

================================================================
== Vivado HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Sat Aug  1 17:19:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   66|   66|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      5|       0|   4219|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     27|    4931|   2787|
|Memory           |       30|      -|       6|      6|
|Multiplexer      |        -|      -|       -|     51|
|Register         |       37|      -|   10189|    930|
+-----------------+---------+-------+--------+-------+
|Total            |       67|     33|   15126|   7993|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       23|     15|      14|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WienerDeblur_mul_Aem_U68  |WienerDeblur_mul_Aem  |        0|      2|  441|  256|
    |WienerDeblur_mul_Bew_U69  |WienerDeblur_mul_Bew  |        0|      2|  441|  256|
    |WienerDeblur_mul_CeG_U70  |WienerDeblur_mul_CeG  |        0|      2|  441|  256|
    |WienerDeblur_mul_DeQ_U71  |WienerDeblur_mul_DeQ  |        0|      2|  441|  256|
    |WienerDeblur_mul_Ee0_U72  |WienerDeblur_mul_Ee0  |        0|      2|  441|  256|
    |WienerDeblur_mul_Ffa_U73  |WienerDeblur_mul_Ffa  |        0|      2|  441|  256|
    |WienerDeblur_mul_Gfk_U74  |WienerDeblur_mul_Gfk  |        0|      3|  219|  149|
    |WienerDeblur_mul_Hfu_U75  |WienerDeblur_mul_Hfu  |        0|      3|  233|   85|
    |WienerDeblur_mul_IfE_U76  |WienerDeblur_mul_IfE  |        0|      3|  237|   87|
    |WienerDeblur_mul_wdI_U64  |WienerDeblur_mul_wdI  |        0|      2|  273|  162|
    |WienerDeblur_mul_xdS_U65  |WienerDeblur_mul_xdS  |        0|      0|  441|  256|
    |WienerDeblur_mul_yd2_U66  |WienerDeblur_mul_yd2  |        0|      2|  441|  256|
    |WienerDeblur_mul_zec_U67  |WienerDeblur_mul_zec  |        0|      2|  441|  256|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     27| 4931| 2787|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |WienerDeblur_mac_JfO_U77  |WienerDeblur_mac_JfO  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |pow_reduce_anonymo_20_U  |pow_generic_doublkbM  |        0|  6|   6|    64|    6|     1|          384|
    |pow_reduce_anonymo_19_U  |pow_generic_doubllbW  |        4|  0|   0|    64|  109|     1|         6976|
    |pow_reduce_anonymo_16_U  |pow_generic_doublmb6  |        3|  0|   0|    16|  105|     1|         1680|
    |pow_reduce_anonymo_17_U  |pow_generic_doublncg  |        3|  0|   0|    64|  102|     1|         6528|
    |pow_reduce_anonymo_9_U   |pow_generic_doublocq  |        3|  0|   0|    64|   97|     1|         6208|
    |pow_reduce_anonymo_12_U  |pow_generic_doublpcA  |        3|  0|   0|    64|   92|     1|         5888|
    |pow_reduce_anonymo_13_U  |pow_generic_doublqcK  |        3|  0|   0|    64|   87|     1|         5568|
    |pow_reduce_anonymo_14_U  |pow_generic_doublrcU  |        3|  0|   0|    64|   82|     1|         5248|
    |pow_reduce_anonymo_15_U  |pow_generic_doublsc4  |        3|  0|   0|    64|   77|     1|         4928|
    |pow_reduce_anonymo_18_U  |pow_generic_doubltde  |        2|  0|   0|   256|   58|     1|        14848|
    |pow_reduce_anonymo_U     |pow_generic_doubludo  |        1|  0|   0|   256|   26|     1|         6656|
    |pow_reduce_anonymo_21_U  |pow_generic_doublvdy  |        2|  0|   0|   256|   42|     1|        10752|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |       30|  6|   6|  1296|  883|    12|        75664|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |r_V_31_fu_1580_p2           |     *    |      5|  0|   29|          40|          40|
    |b_exp_1_fu_774_p2           |     +    |      0|  0|   12|          11|          12|
    |b_exp_fu_636_p2             |     +    |      0|  0|   12|          11|          12|
    |exp_Z1P_m_1_l_V_fu_2040_p2  |     +    |      0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1963_p2    |     +    |      0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1607_p2      |     +    |      0|  0|  121|         109|         109|
    |out_exp_V_fu_2242_p2        |     +    |      0|  0|   13|          10|          11|
    |r_exp_V_fu_2166_p2          |     +    |      0|  0|   17|           2|          13|
    |ret_V_11_fu_1336_p2         |     +    |      0|  0|  138|         131|         131|
    |ret_V_13_fu_1479_p2         |     +    |      0|  0|  121|         136|         136|
    |ret_V_16_fu_1666_p2         |     +    |      0|  0|  121|         121|         121|
    |ret_V_19_fu_1907_p2         |     +    |      0|  0|   43|          36|          36|
    |ret_V_21_fu_2081_p2         |     +    |      0|  0|   66|           5|          59|
    |ret_V_22_fu_2118_p2         |     +    |      0|  0|  115|         108|         108|
    |ret_V_2_fu_914_p2           |     +    |      0|  0|   84|          77|          77|
    |ret_V_38_cast_fu_2124_p2    |     +    |      0|  0|  114|         107|         107|
    |ret_V_4_fu_997_p2           |     +    |      0|  0|  121|          82|          82|
    |ret_V_5_fu_1065_p2          |     +    |      0|  0|  109|         102|         102|
    |ret_V_7_fu_1156_p2          |     +    |      0|  0|  128|         121|         121|
    |ret_V_9_fu_1246_p2          |     +    |      0|  0|  133|         126|         126|
    |ret_V_s_fu_1660_p2          |     +    |      0|  0|  121|         121|         121|
    |tmp15_fu_1550_p2            |     +    |      0|  0|  116|         109|         109|
    |tmp16_fu_1556_p2            |     +    |      0|  0|  110|         103|         103|
    |tmp17_fu_1562_p2            |     +    |      0|  0|  121|          93|          93|
    |tmp18_fu_1506_p2            |     +    |      0|  0|   90|          83|          83|
    |tmp19_fu_1571_p2            |     +    |      0|  0|  121|          93|          93|
    |tmp23_fu_1954_p2            |     +    |      0|  0|   43|          36|          36|
    |tmp24_fu_2031_p2            |     +    |      0|  0|   51|          44|          44|
    |tmp_25_fu_1773_p2           |     +    |      0|  0|   17|           1|          13|
    |tmp_fu_1599_p2              |     +    |      0|  0|  121|         109|         109|
    |ret_V_10_fu_1278_p2         |     -    |      0|  0|  134|         127|         127|
    |ret_V_12_fu_1368_p2         |     -    |      0|  0|  139|         132|         132|
    |ret_V_14_fu_1496_p2         |     -    |      0|  0|  121|         136|         136|
    |ret_V_15_fu_1627_p2         |     -    |      0|  0|  125|         118|         118|
    |ret_V_18_fu_1830_p2         |     -    |      0|  0|   79|          72|          72|
    |ret_V_3_fu_927_p2           |     -    |      0|  0|   85|          78|          78|
    |ret_V_6_fu_1098_p2          |     -    |      0|  0|  110|         103|         103|
    |ret_V_8_fu_1188_p2          |     -    |      0|  0|  129|         122|         122|
    |ret_V_i_i_fu_1014_p2        |     -    |      0|  0|  121|          82|          82|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1779           |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2007           |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2011           |    and   |      0|  0|    2|           1|           1|
    |ap_condition_303            |    and   |      0|  0|    2|           1|           1|
    |ap_condition_3294           |    and   |      0|  0|    2|           1|           1|
    |tmp_154_i1_fu_690_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_5_fu_722_p2             |    and   |      0|  0|    2|           1|           1|
    |x_is_1_fu_654_p2            |    and   |      0|  0|    2|           1|           1|
    |x_is_n1_fu_672_p2           |    and   |      0|  0|    2|           1|           1|
    |x_is_p1_fu_666_p2           |    and   |      0|  0|    2|           1|           1|
    |icmp_fu_2196_p2             |   icmp   |      0|  0|    9|           3|           1|
    |tmp_17_fu_1767_p2           |   icmp   |      0|  0|   18|          18|           1|
    |tmp_1_fu_648_p2             |   icmp   |      0|  0|   29|          52|           1|
    |tmp_24_not_fu_710_p2        |   icmp   |      0|  0|   18|          32|           1|
    |tmp_2_fu_696_p2             |   icmp   |      0|  0|   13|          11|           1|
    |tmp_35_fu_1799_p2           |   icmp   |      0|  0|   71|         130|         130|
    |tmp_37_fu_2207_p2           |   icmp   |      0|  0|   13|          13|          11|
    |tmp_7_fu_736_p2             |   icmp   |      0|  0|   18|          32|           1|
    |tmp_9_fu_750_p2             |   icmp   |      0|  0|   18|          32|           1|
    |tmp_i7_fu_684_p2            |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i9_fu_678_p2            |   icmp   |      0|  0|   13|          11|           2|
    |tmp_s_fu_642_p2             |   icmp   |      0|  0|   13|          12|           1|
    |brmerge_fu_716_p2           |    or    |      0|  0|    2|           1|           1|
    |or_cond1_fu_2202_p2         |    or    |      0|  0|    2|           1|           1|
    |b_exp_3_fu_780_p3           |  select  |      0|  0|   12|           1|          12|
    |b_frac_V_1_fu_813_p3        |  select  |      0|  0|   54|           1|          54|
    |eZ_V_fu_890_p3              |  select  |      0|  0|   76|           1|          76|
    |p_01164_0_in_fu_2171_p3     |  select  |      0|  0|   59|           1|          59|
    |p_cast_fu_2234_p3           |  select  |      0|  0|   63|           1|           1|
    |p_mux_cast_fu_2091_p3       |  select  |      0|  0|   63|           1|          63|
    |r_exp_V_2_fu_2179_p3        |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_1787_p3        |  select  |      0|  0|   13|           1|          13|
    |tmp_26_fu_1779_p3           |  select  |      0|  0|   13|           1|          13|
    |ap_enable_pp0               |    xor   |      0|  0|    2|           1|           2|
    |not_Val2_i_fu_660_p2        |    xor   |      0|  0|    2|           1|           2|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |Total                       |          |      5|  0| 4219|        3615|        3746|
    +----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_1_in_phi_fu_586_p14      |  15|          3|   64|        192|
    |ap_phi_reg_pp0_iter1_p_1_in_reg_580   |  21|          4|   64|        256|
    |ap_phi_reg_pp0_iter66_p_1_in_reg_580  |  15|          3|   64|        192|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  51|         10|  192|        640|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2666                      |   90|   0|   90|          0|
    |Z2_V_reg_2738                         |    8|   0|    8|          0|
    |Z3_V_reg_2745                         |    8|   0|    8|          0|
    |Z3_V_reg_2745_pp0_iter56_reg          |    8|   0|    8|          0|
    |Z4_V_reg_2750                         |   35|   0|   35|          0|
    |a_V_1_reg_2370                        |    6|   0|    6|          0|
    |a_V_2_reg_2402                        |    6|   0|    6|          0|
    |a_V_3_reg_2439                        |    6|   0|    6|          0|
    |a_V_4_reg_2476                        |    6|   0|    6|          0|
    |a_V_5_reg_2513                        |    6|   0|    6|          0|
    |a_V_6_reg_2550                        |    6|   0|    6|          0|
    |a_V_reg_2343                          |    4|   0|    4|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter24_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter25_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter26_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter27_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter28_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter29_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter30_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter31_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter32_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter33_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter34_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter35_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter36_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter37_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter38_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter39_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter40_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter41_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter42_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter43_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter44_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter45_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter46_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter47_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter48_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter49_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter50_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter51_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter52_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter53_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter54_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter55_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter56_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter57_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter58_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter59_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter60_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter61_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter62_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter63_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter64_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter65_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter66_p_1_in_reg_580  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_p_1_in_reg_580   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_p_1_in_reg_580   |   64|   0|   64|          0|
    |b_exp_3_reg_2304                      |   12|   0|   12|          0|
    |b_frac1_V1_reg_2334                   |   54|   0|   54|          0|
    |b_frac_V_1_reg_2319                   |   54|   0|   54|          0|
    |b_frac_tilde_inverse_reg_2324         |    6|   0|    6|          0|
    |brmerge_reg_2287                      |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_2838                |   50|   0|   50|          0|
    |exp_Z1_V_reg_2833                     |   58|   0|   58|          0|
    |exp_Z1_V_reg_2833_pp0_iter63_reg      |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_2843                  |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_2801                |   44|   0|   44|          0|
    |log_sum_V_1_reg_2671                  |  109|   0|  109|          0|
    |m_diff_hi_V_reg_2733                  |    8|   0|    8|          0|
    |m_fix_V_reg_2696                      |   71|   0|   71|          0|
    |m_fix_a_V_reg_2728                    |   71|   0|   71|          0|
    |m_fix_hi_V_reg_2701                   |   16|   0|   16|          0|
    |or_cond1_reg_2879                     |    1|   0|    1|          0|
    |p_Result_25_reg_2706                  |    1|   0|    1|          0|
    |p_Val2_13_reg_2364                    |   73|   0|   73|          0|
    |p_Val2_26_reg_2433                    |   92|   0|   92|          0|
    |p_Val2_32_reg_2621                    |   92|   0|   92|          0|
    |p_Val2_33_reg_2470                    |   87|   0|   87|          0|
    |p_Val2_39_reg_2626                    |   87|   0|   87|          0|
    |p_Val2_40_reg_2507                    |   82|   0|   82|          0|
    |p_Val2_47_reg_2544                    |   77|   0|   77|          0|
    |p_Val2_71_reg_2771                    |   26|   0|   26|          0|
    |r_V_24_reg_2359                       |   75|   0|   75|          0|
    |r_V_25_reg_2391                       |   79|   0|   79|          0|
    |r_V_26_reg_2428                       |   89|   0|   89|          0|
    |r_V_27_reg_2465                       |   98|   0|   98|          0|
    |r_V_28_reg_2502                       |   93|   0|   93|          0|
    |r_V_29_reg_2539                       |   88|   0|   88|          0|
    |r_V_30_reg_2591                       |   83|   0|   83|          0|
    |r_V_36_reg_2863                       |  100|   0|  100|          0|
    |r_exp_V_3_reg_2711                    |   13|   0|   13|          0|
    |ret_V_11_reg_2524                     |  131|   0|  131|          0|
    |ret_V_16_reg_2681                     |  121|   0|  121|          0|
    |ret_V_19_reg_2765                     |   36|   0|   36|          0|
    |ret_V_21_reg_2858                     |   59|   0|   59|          0|
    |ret_V_5_reg_2413                      |  101|   0|  102|          1|
    |ret_V_7_reg_2450                      |  121|   0|  121|          0|
    |ret_V_9_reg_2487                      |  126|   0|  126|          0|
    |ret_V_i_i_reg_2396                    |   82|   0|   82|          0|
    |ssdm_int_V_write_ass_7_reg_2641       |   40|   0|   40|          0|
    |tmp15_reg_2646                        |  109|   0|  109|          0|
    |tmp16_reg_2651                        |  103|   0|  103|          0|
    |tmp18_reg_2631                        |   83|   0|   83|          0|
    |tmp19_reg_2656                        |   93|   0|   93|          0|
    |tmp_13_reg_2376                       |   67|   0|   67|          0|
    |tmp_14_reg_2445                       |   86|   0|   86|          0|
    |tmp_15_reg_2661                       |   79|   0|   79|          0|
    |tmp_16_reg_2676                       |   73|   0|   73|          0|
    |tmp_18_reg_2482                       |   81|   0|   81|          0|
    |tmp_20_reg_2299                       |    1|   0|    1|          0|
    |tmp_22_reg_2519                       |   76|   0|   76|          0|
    |tmp_23_reg_2556                       |   71|   0|   71|          0|
    |tmp_24_not_reg_2282                   |    1|   0|    1|          0|
    |tmp_24_reg_2636                       |   72|   0|   72|          0|
    |tmp_24_reg_2636_pp0_iter46_reg        |   72|   0|   72|          0|
    |tmp_28_reg_2686                       |   78|   0|   78|          0|
    |tmp_32_reg_2691                       |   77|   0|   77|          0|
    |tmp_34_reg_2791                       |   20|   0|   20|          0|
    |tmp_35_reg_2718                       |    1|   0|    1|          0|
    |tmp_37_reg_2883                       |    1|   0|    1|          0|
    |tmp_38_reg_2408                       |   76|   0|   76|          0|
    |tmp_39_reg_2807                       |   40|   0|   40|          0|
    |tmp_3_i_reg_2776                      |   34|   0|   43|          9|
    |tmp_3_i_reg_2776_pp0_iter58_reg       |   34|   0|   43|          9|
    |tmp_40_reg_2828                       |   36|   0|   36|          0|
    |tmp_47_reg_2869                       |   58|   0|   58|          0|
    |tmp_4_reg_2309                        |    6|   0|   64|         58|
    |tmp_51_reg_2892                       |   11|   0|   11|          0|
    |tmp_7_reg_2291                        |    1|   0|    1|          0|
    |tmp_9_reg_2295                        |    1|   0|    1|          0|
    |tmp_V_4_reg_2272                      |   52|   0|   52|          0|
    |tmp_V_reg_2887                        |   52|   0|   52|          0|
    |x_is_p1_reg_2278                      |    1|   0|    1|          0|
    |Z2_V_reg_2738                         |   64|  32|    8|          0|
    |a_V_1_reg_2370                        |   64|  56|    6|          0|
    |a_V_2_reg_2402                        |   64|  32|    6|          0|
    |a_V_3_reg_2439                        |   64|  32|    6|          0|
    |a_V_4_reg_2476                        |   64|  32|    6|          0|
    |a_V_5_reg_2513                        |   64|  32|    6|          0|
    |a_V_6_reg_2550                        |   64|  32|    6|          0|
    |a_V_reg_2343                          |   64|  64|    4|          0|
    |b_exp_3_reg_2304                      |   64|  64|   12|          0|
    |b_frac1_V1_reg_2334                   |    3|   1|   54|          0|
    |brmerge_reg_2287                      |   64|  71|    1|          0|
    |exp_Z2P_m_1_V_reg_2801                |    1|   1|   44|          0|
    |m_diff_hi_V_reg_2733                  |   64|  32|    8|          0|
    |m_fix_V_reg_2696                      |    3|   1|   71|          0|
    |p_Val2_13_reg_2364                    |    3|   1|   73|          0|
    |p_Val2_47_reg_2544                    |    3|   1|   77|          0|
    |r_exp_V_3_reg_2711                    |   64|  32|   13|          0|
    |ret_V_11_reg_2524                     |    2|   1|  131|          0|
    |ret_V_16_reg_2681                     |    4|   2|  121|          0|
    |ret_V_19_reg_2765                     |   64|  32|   36|          0|
    |ret_V_5_reg_2413                      |    2|   1|  102|          1|
    |ret_V_7_reg_2450                      |    2|   1|  121|          0|
    |ret_V_9_reg_2487                      |    2|   1|  126|          0|
    |tmp_13_reg_2376                       |    3|   1|   67|          0|
    |tmp_23_reg_2556                       |    3|   1|   71|          0|
    |tmp_24_not_reg_2282                   |   64|  64|    1|          0|
    |tmp_35_reg_2718                       |   64|  32|    1|          0|
    |tmp_39_reg_2807                       |    1|   1|   40|          0|
    |tmp_4_reg_2309                        |   64|  64|   64|         58|
    |tmp_7_reg_2291                        |   64|  71|    1|          0|
    |tmp_9_reg_2295                        |   64|  71|    1|          0|
    |x_is_p1_reg_2278                      |   64|  71|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |10189| 930|10303|        136|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | pow_generic<double> | return value |
|base_r     |  in |   64|   ap_none  |        base_r       |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 67


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 1, D = 67, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.53>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%base_read = call double @_ssdm_op_Read.ap_auto.double(double %base_r) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:319]   --->   Operation 68 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %base_read to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:323]   --->   Operation 69 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:323]   --->   Operation 70 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:323]   --->   Operation 71 'partselect' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:323]   --->   Operation 72 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i11 %tmp_V_3 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:333]   --->   Operation 73 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.63ns)   --->   "%b_exp = add i12 -1023, %tmp_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:333]   --->   Operation 74 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.99ns)   --->   "%tmp_s = icmp eq i12 %b_exp, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 75 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (2.89ns)   --->   "%tmp_1 = icmp eq i52 %tmp_V_4, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 76 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %tmp_s, %tmp_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 77 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%not_Val2_i = xor i1 %p_Result_s, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 78 'xor' 'not_Val2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, %not_Val2_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 79 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns)   --->   "%x_is_n1 = and i1 %x_is_1, %p_Result_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:370]   --->   Operation 80 'and' 'x_is_n1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.88ns)   --->   "%tmp_i9 = icmp eq i11 %tmp_V_3, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375]   --->   Operation 81 'icmp' 'tmp_i9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.89ns)   --->   "%tmp_i7 = icmp ne i52 %tmp_V_4, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375]   --->   Operation 82 'icmp' 'tmp_i7' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns)   --->   "%tmp_154_i1 = and i1 %tmp_i9, %tmp_i7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375]   --->   Operation 83 'and' 'tmp_154_i1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.88ns)   --->   "%tmp_2 = icmp eq i11 %tmp_V_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 84 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.95ns)   --->   "br i1 %x_is_p1, label %4, label %0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:406]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.95>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_154_i1)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 86 'bitconcatenate' 'tmp_3' <Predicate = (!x_is_p1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.47ns)   --->   "%tmp_24_not = icmp ne i32 %tmp_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 87 'icmp' 'tmp_24_not' <Predicate = (!x_is_p1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_24_not, %x_is_n1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 88 'or' 'brmerge' <Predicate = (!x_is_p1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_5 = and i1 %tmp_i9, %tmp_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:459]   --->   Operation 89 'and' 'tmp_5' <Predicate = (!x_is_p1 & !brmerge)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_5)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:459]   --->   Operation 90 'bitconcatenate' 'tmp_6' <Predicate = (!x_is_p1 & !brmerge)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_7 = icmp eq i32 %tmp_6, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:459]   --->   Operation 91 'icmp' 'tmp_7' <Predicate = (!x_is_p1 & !brmerge)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.95ns)   --->   "br i1 %tmp_7, label %2, label %4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:459]   --->   Operation 92 'br' <Predicate = (!x_is_p1 & !brmerge)> <Delay = 1.95>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_2)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:466]   --->   Operation 93 'bitconcatenate' 'tmp_8' <Predicate = (!x_is_p1 & !brmerge & tmp_7)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %tmp_8, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:466]   --->   Operation 94 'icmp' 'tmp_9' <Predicate = (!x_is_p1 & !brmerge & tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.95ns)   --->   "br i1 %tmp_9, label %_ZN9ap_ufixedILi54ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv, label %4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:466]   --->   Operation 95 'br' <Predicate = (!x_is_p1 & !brmerge & tmp_7)> <Delay = 1.95>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 51)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:503]   --->   Operation 96 'bitselect' 'tmp_20' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%index0_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 46, i32 51)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:509]   --->   Operation 97 'partselect' 'index0_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 -1022, %tmp_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514]   --->   Operation 98 'add' 'b_exp_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.69ns)   --->   "%b_exp_3 = select i1 %tmp_20, i12 %b_exp_1, i12 %b_exp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514]   --->   Operation 99 'select' 'b_exp_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_4 = zext i6 %index0_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:530]   --->   Operation 100 'zext' 'tmp_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_22 = getelementptr [64 x i6]* @pow_reduce_anonymo_20, i64 0, i64 %tmp_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:530]   --->   Operation 101 'getelementptr' 'pow_reduce_anonymo_22' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_22, align 1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:530]   --->   Operation 102 'load' 'b_frac_tilde_inverse' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_24 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_4, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507]   --->   Operation 103 'bitconcatenate' 'p_Result_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !tmp_20)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_4)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 104 'bitconcatenate' 'r_V_s' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_23 = zext i53 %r_V_s to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 105 'zext' 'r_V_23' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %tmp_20, i54 %r_V_23, i54 %p_Result_24" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 106 'select' 'b_frac_V_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_22, align 1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:530]   --->   Operation 107 'load' 'b_frac_tilde_inverse' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = zext i6 %b_frac_tilde_inverse to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 108 'zext' 'tmp_10' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (8.62ns)   --->   "%b_frac1_V1 = mul i54 %b_frac_V_1, %tmp_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 109 'mul' 'b_frac1_V1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 110 [1/2] (8.62ns)   --->   "%b_frac1_V1 = mul i54 %b_frac_V_1, %tmp_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 110 'mul' 'b_frac1_V1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i54.i32.i32(i54 %b_frac1_V1, i32 50, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 111 'partselect' 'a_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%z1_V = call i71 @_ssdm_op_BitConcatenate.i71.i54.i17(i54 %b_frac1_V1, i17 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 112 'bitconcatenate' 'z1_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%r_V = zext i4 %a_V to i75" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 113 'zext' 'r_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_127_i_i = zext i71 %z1_V to i75" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 114 'zext' 'tmp_127_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 115 [5/5] (6.97ns)   --->   "%r_V_24 = mul i75 %tmp_127_i_i, %r_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 115 'mul' 'r_V_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 116 [4/5] (6.97ns)   --->   "%r_V_24 = mul i75 %tmp_127_i_i, %r_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 116 'mul' 'r_V_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 117 [3/5] (6.97ns)   --->   "%r_V_24 = mul i75 %tmp_127_i_i, %r_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 117 'mul' 'r_V_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 118 [2/5] (6.97ns)   --->   "%r_V_24 = mul i75 %tmp_127_i_i, %r_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 118 'mul' 'r_V_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 119 [1/5] (6.97ns)   --->   "%r_V_24 = mul i75 %tmp_127_i_i, %r_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 119 'mul' 'r_V_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.75>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_31 = trunc i54 %b_frac1_V1 to i50" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 120 'trunc' 'tmp_31' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %b_frac1_V1, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 121 'bitselect' 'tmp_36' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%sf = call i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16(i5 -16, i54 %b_frac1_V1, i16 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 122 'bitconcatenate' 'sf' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_11 = call i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17(i5 -16, i54 %b_frac1_V1, i17 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 123 'bitconcatenate' 'tmp_11' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_12 = zext i75 %sf to i76" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 124 'zext' 'tmp_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%eZ_V = select i1 %tmp_36, i76 %tmp_11, i76 %tmp_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:544]   --->   Operation 125 'select' 'eZ_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V = call i75 @_ssdm_op_BitConcatenate.i75.i50.i25(i50 %tmp_31, i25 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 126 'bitconcatenate' 'lhs_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V_1_i_cast = zext i75 %lhs_V to i77" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 127 'zext' 'lhs_V_1_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%rhs_V = zext i76 %eZ_V to i77" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 128 'zext' 'rhs_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (3.86ns) (out node of the LUT)   --->   "%ret_V_2 = add i77 %lhs_V_1_i_cast, %rhs_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 129 'add' 'ret_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i77 %ret_V_2 to i78" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 130 'zext' 'lhs_V_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i75 %r_V_24 to i78" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 131 'zext' 'rhs_V_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (3.89ns)   --->   "%ret_V_3 = sub nsw i78 %lhs_V_1, %rhs_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 132 'sub' 'ret_V_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i73 @_ssdm_op_PartSelect.i73.i78.i32.i32(i78 %ret_V_3, i32 3, i32 75)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 133 'partselect' 'p_Val2_13' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%a_V_1 = call i6 @_ssdm_op_PartSelect.i6.i78.i32.i32(i78 %ret_V_3, i32 70, i32 75)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 134 'partselect' 'a_V_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_13 = call i67 @_ssdm_op_PartSelect.i67.i78.i32.i32(i78 %ret_V_3, i32 3, i32 69)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 135 'partselect' 'tmp_13' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_2 = zext i6 %a_V_1 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 136 'zext' 'r_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_123_i_i = zext i73 %p_Val2_13 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 137 'zext' 'tmp_123_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 138 [5/5] (6.97ns)   --->   "%r_V_25 = mul i79 %tmp_123_i_i, %r_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 138 'mul' 'r_V_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 139 [4/5] (6.97ns)   --->   "%r_V_25 = mul i79 %tmp_123_i_i, %r_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 139 'mul' 'r_V_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 140 [3/5] (6.97ns)   --->   "%r_V_25 = mul i79 %tmp_123_i_i, %r_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 140 'mul' 'r_V_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 141 [2/5] (6.97ns)   --->   "%r_V_25 = mul i79 %tmp_123_i_i, %r_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 141 'mul' 'r_V_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 142 [1/5] (6.97ns)   --->   "%r_V_25 = mul i79 %tmp_123_i_i, %r_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 142 'mul' 'r_V_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.83>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%eZ_V_1 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i73(i8 -128, i73 %p_Val2_13)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 143 'bitconcatenate' 'eZ_V_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i81 @_ssdm_op_BitConcatenate.i81.i67.i14(i67 %tmp_13, i14 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 144 'bitconcatenate' 'lhs_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%lhs_V_4_i_cast = zext i81 %lhs_V_2 to i82" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 145 'zext' 'lhs_V_4_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i81 %eZ_V_1 to i82" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 146 'zext' 'rhs_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i82 %lhs_V_4_i_cast, %rhs_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 147 'add' 'ret_V_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V_1_i_i = call i80 @_ssdm_op_BitConcatenate.i80.i79.i1(i79 %r_V_25, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 148 'bitconcatenate' 'rhs_V_1_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_1_i_i_cast = zext i80 %rhs_V_1_i_i to i82" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 149 'zext' 'rhs_V_1_i_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_i_i = sub i82 %ret_V_4, %rhs_V_1_i_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 150 'sub' 'ret_V_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.83> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%a_V_2 = call i6 @_ssdm_op_PartSelect.i6.i82.i32.i32(i82 %ret_V_i_i, i32 76, i32 81)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 151 'partselect' 'a_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i82 %ret_V_i_i to i76" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 152 'trunc' 'tmp_38' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%p_Val2_19 = call i83 @_ssdm_op_BitConcatenate.i83.i82.i1(i82 %ret_V_i_i, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 153 'bitconcatenate' 'p_Val2_19' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%eZ_V_2 = call i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1(i13 -4096, i82 %ret_V_i_i, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 154 'bitconcatenate' 'eZ_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i101 @_ssdm_op_BitConcatenate.i101.i76.i25(i76 %tmp_38, i25 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 155 'bitconcatenate' 'lhs_V_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%lhs_V_6_i_cast = zext i101 %lhs_V_4 to i102" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 156 'zext' 'lhs_V_6_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i96 %eZ_V_2 to i102" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 157 'zext' 'rhs_V_5' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (4.57ns)   --->   "%ret_V_5 = add i102 %lhs_V_6_i_cast, %rhs_V_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 158 'add' 'ret_V_5' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%r_V_4 = zext i6 %a_V_2 to i89" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 159 'zext' 'r_V_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_142_i_i = zext i83 %p_Val2_19 to i89" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 160 'zext' 'tmp_142_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_17 : Operation 161 [5/5] (6.97ns)   --->   "%r_V_26 = mul i89 %tmp_142_i_i, %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 161 'mul' 'r_V_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 162 [4/5] (6.97ns)   --->   "%r_V_26 = mul i89 %tmp_142_i_i, %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 162 'mul' 'r_V_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 163 [3/5] (6.97ns)   --->   "%r_V_26 = mul i89 %tmp_142_i_i, %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 163 'mul' 'r_V_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 164 [2/5] (6.97ns)   --->   "%r_V_26 = mul i89 %tmp_142_i_i, %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 164 'mul' 'r_V_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 165 [1/5] (6.97ns)   --->   "%r_V_26 = mul i89 %tmp_142_i_i, %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 165 'mul' 'r_V_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.60>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i102 %ret_V_5 to i103" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 166 'zext' 'lhs_V_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i95 @_ssdm_op_BitConcatenate.i95.i89.i6(i89 %r_V_26, i6 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 167 'bitconcatenate' 'rhs_V_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%rhs_V_5_i_cast = zext i95 %rhs_V_6 to i103" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 168 'zext' 'rhs_V_5_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (4.60ns)   --->   "%ret_V_6 = sub nsw i103 %lhs_V_6, %rhs_V_5_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 169 'sub' 'ret_V_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%p_Val2_26 = call i92 @_ssdm_op_PartSelect.i92.i103.i32.i32(i103 %ret_V_6, i32 10, i32 101)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 170 'partselect' 'p_Val2_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%a_V_3 = call i6 @_ssdm_op_PartSelect.i6.i103.i32.i32(i103 %ret_V_6, i32 96, i32 101)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 171 'partselect' 'a_V_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_14 = call i86 @_ssdm_op_PartSelect.i86.i103.i32.i32(i103 %ret_V_6, i32 10, i32 95)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 172 'partselect' 'tmp_14' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%eZ_V_3 = call i110 @_ssdm_op_BitConcatenate.i110.i18.i92(i18 -131072, i92 %p_Val2_26)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 173 'bitconcatenate' 'eZ_V_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%lhs_V_9 = call i120 @_ssdm_op_BitConcatenate.i120.i86.i34(i86 %tmp_14, i34 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 174 'bitconcatenate' 'lhs_V_9' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_V_9_i_cast = zext i120 %lhs_V_9 to i121" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 175 'zext' 'lhs_V_9_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i110 %eZ_V_3 to i121" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 176 'zext' 'rhs_V_7' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (5.12ns)   --->   "%ret_V_7 = add i121 %lhs_V_9_i_cast, %rhs_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 177 'add' 'ret_V_7' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%r_V_6 = zext i6 %a_V_3 to i98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 178 'zext' 'r_V_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_139_i_i = zext i92 %p_Val2_26 to i98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 179 'zext' 'tmp_139_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_23 : Operation 180 [5/5] (6.97ns)   --->   "%r_V_27 = mul i98 %tmp_139_i_i, %r_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 180 'mul' 'r_V_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 181 [4/5] (6.97ns)   --->   "%r_V_27 = mul i98 %tmp_139_i_i, %r_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 181 'mul' 'r_V_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 182 [3/5] (6.97ns)   --->   "%r_V_27 = mul i98 %tmp_139_i_i, %r_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 182 'mul' 'r_V_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 183 [2/5] (6.97ns)   --->   "%r_V_27 = mul i98 %tmp_139_i_i, %r_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 183 'mul' 'r_V_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 184 [1/5] (6.97ns)   --->   "%r_V_27 = mul i98 %tmp_139_i_i, %r_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 184 'mul' 'r_V_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.15>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i121 %ret_V_7 to i122" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 185 'zext' 'lhs_V_10' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i109 @_ssdm_op_BitConcatenate.i109.i98.i11(i98 %r_V_27, i11 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 186 'bitconcatenate' 'rhs_V_8' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%rhs_V_8_i_cast = zext i109 %rhs_V_8 to i122" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 187 'zext' 'rhs_V_8_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (5.15ns)   --->   "%ret_V_8 = sub nsw i122 %lhs_V_10, %rhs_V_8_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 188 'sub' 'ret_V_8' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%p_Val2_33 = call i87 @_ssdm_op_PartSelect.i87.i122.i32.i32(i122 %ret_V_8, i32 34, i32 120)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 189 'partselect' 'p_Val2_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%a_V_4 = call i6 @_ssdm_op_PartSelect.i6.i122.i32.i32(i122 %ret_V_8, i32 115, i32 120)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 190 'partselect' 'a_V_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_18 = call i81 @_ssdm_op_PartSelect.i81.i122.i32.i32(i122 %ret_V_8, i32 34, i32 114)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 191 'partselect' 'tmp_18' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%eZ_V_4 = call i110 @_ssdm_op_BitConcatenate.i110.i23.i87(i23 -4194304, i87 %p_Val2_33)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 192 'bitconcatenate' 'eZ_V_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%lhs_V_11 = call i125 @_ssdm_op_BitConcatenate.i125.i81.i44(i81 %tmp_18, i44 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 193 'bitconcatenate' 'lhs_V_11' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%lhs_V_12_i_cast = zext i125 %lhs_V_11 to i126" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 194 'zext' 'lhs_V_12_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%rhs_V_9 = zext i110 %eZ_V_4 to i126" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 195 'zext' 'rhs_V_9' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (5.26ns)   --->   "%ret_V_9 = add i126 %lhs_V_12_i_cast, %rhs_V_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 196 'add' 'ret_V_9' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%r_V_8 = zext i6 %a_V_4 to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 197 'zext' 'r_V_8' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_136_i_i = zext i87 %p_Val2_33 to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 198 'zext' 'tmp_136_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_29 : Operation 199 [5/5] (6.97ns)   --->   "%r_V_28 = mul i93 %tmp_136_i_i, %r_V_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 199 'mul' 'r_V_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 200 [4/5] (6.97ns)   --->   "%r_V_28 = mul i93 %tmp_136_i_i, %r_V_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 200 'mul' 'r_V_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 201 [3/5] (6.97ns)   --->   "%r_V_28 = mul i93 %tmp_136_i_i, %r_V_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 201 'mul' 'r_V_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 202 [2/5] (6.97ns)   --->   "%r_V_28 = mul i93 %tmp_136_i_i, %r_V_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 202 'mul' 'r_V_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 203 [1/5] (6.97ns)   --->   "%r_V_28 = mul i93 %tmp_136_i_i, %r_V_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 203 'mul' 'r_V_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.29>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%lhs_V_12 = zext i126 %ret_V_9 to i127" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 204 'zext' 'lhs_V_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i109 @_ssdm_op_BitConcatenate.i109.i93.i16(i93 %r_V_28, i16 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 205 'bitconcatenate' 'rhs_V_10' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%rhs_V_11_i_cast = zext i109 %rhs_V_10 to i127" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 206 'zext' 'rhs_V_11_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_34 : Operation 207 [1/1] (5.29ns)   --->   "%ret_V_10 = sub nsw i127 %lhs_V_12, %rhs_V_11_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 207 'sub' 'ret_V_10' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%p_Val2_40 = call i82 @_ssdm_op_PartSelect.i82.i127.i32.i32(i127 %ret_V_10, i32 44, i32 125)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 208 'partselect' 'p_Val2_40' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%a_V_5 = call i6 @_ssdm_op_PartSelect.i6.i127.i32.i32(i127 %ret_V_10, i32 120, i32 125)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 209 'partselect' 'a_V_5' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_22 = call i76 @_ssdm_op_PartSelect.i76.i127.i32.i32(i127 %ret_V_10, i32 44, i32 119)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 210 'partselect' 'tmp_22' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%eZ_V_5 = call i110 @_ssdm_op_BitConcatenate.i110.i28.i82(i28 -134217728, i82 %p_Val2_40)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 211 'bitconcatenate' 'eZ_V_5' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%lhs_V_13 = call i130 @_ssdm_op_BitConcatenate.i130.i76.i54(i76 %tmp_22, i54 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 212 'bitconcatenate' 'lhs_V_13' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_V_15_i_cast = zext i130 %lhs_V_13 to i131" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 213 'zext' 'lhs_V_15_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_V_11 = zext i110 %eZ_V_5 to i131" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 214 'zext' 'rhs_V_11' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (5.41ns)   --->   "%ret_V_11 = add i131 %lhs_V_15_i_cast, %rhs_V_11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 215 'add' 'ret_V_11' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%r_V_10 = zext i6 %a_V_5 to i88" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 216 'zext' 'r_V_10' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_133_i_i = zext i82 %p_Val2_40 to i88" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 217 'zext' 'tmp_133_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_35 : Operation 218 [5/5] (6.97ns)   --->   "%r_V_29 = mul i88 %tmp_133_i_i, %r_V_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 218 'mul' 'r_V_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 219 [4/5] (6.97ns)   --->   "%r_V_29 = mul i88 %tmp_133_i_i, %r_V_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 219 'mul' 'r_V_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.97>
ST_37 : Operation 220 [3/5] (6.97ns)   --->   "%r_V_29 = mul i88 %tmp_133_i_i, %r_V_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 220 'mul' 'r_V_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 221 [2/5] (6.97ns)   --->   "%r_V_29 = mul i88 %tmp_133_i_i, %r_V_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 221 'mul' 'r_V_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 222 [1/5] (6.97ns)   --->   "%r_V_29 = mul i88 %tmp_133_i_i, %r_V_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 222 'mul' 'r_V_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.43>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "%lhs_V_14 = zext i131 %ret_V_11 to i132" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 223 'zext' 'lhs_V_14' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i109 @_ssdm_op_BitConcatenate.i109.i88.i21(i88 %r_V_29, i21 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 224 'bitconcatenate' 'rhs_V_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%rhs_V_14_i_cast = zext i109 %rhs_V_12 to i132" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 225 'zext' 'rhs_V_14_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (5.43ns)   --->   "%ret_V_12 = sub nsw i132 %lhs_V_14, %rhs_V_14_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 226 'sub' 'ret_V_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 227 [1/1] (0.00ns)   --->   "%p_Val2_47 = call i77 @_ssdm_op_PartSelect.i77.i132.i32.i32(i132 %ret_V_12, i32 54, i32 130)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 227 'partselect' 'p_Val2_47' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_40 : Operation 228 [1/1] (0.00ns)   --->   "%a_V_6 = call i6 @_ssdm_op_PartSelect.i6.i132.i32.i32(i132 %ret_V_12, i32 125, i32 130)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:66->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 228 'partselect' 'a_V_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_40 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_23 = call i71 @_ssdm_op_PartSelect.i71.i132.i32.i32(i132 %ret_V_12, i32 54, i32 124)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 229 'partselect' 'tmp_23' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 230 [1/1] (0.00ns)   --->   "%r_V_12 = zext i6 %a_V_6 to i83" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 230 'zext' 'r_V_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_41 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_130_i_i = zext i77 %p_Val2_47 to i83" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 231 'zext' 'tmp_130_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_41 : Operation 232 [5/5] (6.97ns)   --->   "%r_V_30 = mul i83 %tmp_130_i_i, %r_V_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 232 'mul' 'r_V_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 233 [4/5] (6.97ns)   --->   "%r_V_30 = mul i83 %tmp_130_i_i, %r_V_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 233 'mul' 'r_V_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.97>
ST_43 : Operation 234 [3/5] (6.97ns)   --->   "%r_V_30 = mul i83 %tmp_130_i_i, %r_V_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 234 'mul' 'r_V_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i12 %b_exp_3 to i90" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 235 'sext' 'tmp_46_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_44 : Operation 236 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 418981761686000620659953, %tmp_46_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 236 'mul' 'Elog2_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 237 [2/5] (6.97ns)   --->   "%r_V_30 = mul i83 %tmp_130_i_i, %r_V_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 237 'mul' 'r_V_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 238 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 418981761686000620659953, %tmp_46_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 238 'mul' 'Elog2_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_141_i_i = zext i6 %a_V_3 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 239 'zext' 'tmp_141_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 240 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_27 = getelementptr [64 x i92]* @pow_reduce_anonymo_12, i64 0, i64 %tmp_141_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 240 'getelementptr' 'pow_reduce_anonymo_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 241 [2/2] (3.25ns)   --->   "%p_Val2_32 = load i92* %pow_reduce_anonymo_27, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 241 'load' 'p_Val2_32' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_45 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_138_i_i = zext i6 %a_V_4 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 242 'zext' 'tmp_138_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 243 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_28 = getelementptr [64 x i87]* @pow_reduce_anonymo_13, i64 0, i64 %tmp_138_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 243 'getelementptr' 'pow_reduce_anonymo_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 244 [2/2] (3.25ns)   --->   "%p_Val2_39 = load i87* %pow_reduce_anonymo_28, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 244 'load' 'p_Val2_39' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_45 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_135_i_i = zext i6 %a_V_5 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 245 'zext' 'tmp_135_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_29 = getelementptr [64 x i82]* @pow_reduce_anonymo_14, i64 0, i64 %tmp_135_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 246 'getelementptr' 'pow_reduce_anonymo_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 247 [2/2] (3.25ns)   --->   "%p_Val2_46 = load i82* %pow_reduce_anonymo_29, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 247 'load' 'p_Val2_46' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_45 : Operation 248 [1/5] (6.97ns)   --->   "%r_V_30 = mul i83 %tmp_130_i_i, %r_V_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 248 'mul' 'r_V_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_132_i_i = zext i6 %a_V_6 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 249 'zext' 'tmp_132_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_30 = getelementptr [64 x i77]* @pow_reduce_anonymo_15, i64 0, i64 %tmp_132_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymo_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_45 : Operation 251 [2/2] (3.25ns)   --->   "%p_Val2_53 = load i77* %pow_reduce_anonymo_30, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 251 'load' 'p_Val2_53' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 46 <SV = 45> <Delay = 7.42>
ST_46 : Operation 252 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 418981761686000620659953, %tmp_46_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 252 'mul' 'Elog2_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_23 = getelementptr [64 x i109]* @pow_reduce_anonymo_19, i64 0, i64 %tmp_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymo_23' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 254 [2/2] (3.25ns)   --->   "%log_sum_V = load i109* %pow_reduce_anonymo_23, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 254 'load' 'log_sum_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_129_i_i = zext i4 %a_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 255 'zext' 'tmp_129_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 256 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_24 = getelementptr [16 x i105]* @pow_reduce_anonymo_16, i64 0, i64 %tmp_129_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 256 'getelementptr' 'pow_reduce_anonymo_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 257 [2/2] (3.25ns)   --->   "%p_Val2_12 = load i105* %pow_reduce_anonymo_24, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 257 'load' 'p_Val2_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_124_i_i = zext i6 %a_V_1 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 258 'zext' 'tmp_124_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 259 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_25 = getelementptr [64 x i102]* @pow_reduce_anonymo_17, i64 0, i64 %tmp_124_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 259 'getelementptr' 'pow_reduce_anonymo_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 260 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i102* %pow_reduce_anonymo_25, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 260 'load' 'p_Val2_18' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_144_i_i = zext i6 %a_V_2 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 261 'zext' 'tmp_144_i_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_26 = getelementptr [64 x i97]* @pow_reduce_anonymo_9, i64 0, i64 %tmp_144_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 262 'getelementptr' 'pow_reduce_anonymo_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 263 [2/2] (3.25ns)   --->   "%p_Val2_25 = load i97* %pow_reduce_anonymo_26, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 263 'load' 'p_Val2_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 264 [1/2] (3.25ns)   --->   "%p_Val2_32 = load i92* %pow_reduce_anonymo_27, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 264 'load' 'p_Val2_32' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 265 [1/2] (3.25ns)   --->   "%p_Val2_39 = load i87* %pow_reduce_anonymo_28, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 265 'load' 'p_Val2_39' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 266 [1/2] (3.25ns)   --->   "%p_Val2_46 = load i82* %pow_reduce_anonymo_29, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 266 'load' 'p_Val2_46' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 267 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_5 = zext i82 %p_Val2_46 to i83" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 267 'zext' 'ssdm_int_V_write_ass_5' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 268 [1/1] (0.00ns)   --->   "%eZ_V_6 = call i110 @_ssdm_op_BitConcatenate.i110.i33.i77(i33 -4294967296, i77 %p_Val2_47)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 268 'bitconcatenate' 'eZ_V_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 269 [1/1] (0.00ns)   --->   "%lhs_V_15 = call i135 @_ssdm_op_BitConcatenate.i135.i71.i64(i71 %tmp_23, i64 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 269 'bitconcatenate' 'lhs_V_15' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 270 [1/1] (0.00ns)   --->   "%lhs_V_18_i_cast = zext i135 %lhs_V_15 to i136" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 270 'zext' 'lhs_V_18_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_V_13 = zext i110 %eZ_V_6 to i136" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 271 'zext' 'rhs_V_13' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_13 = add i136 %lhs_V_18_i_cast, %rhs_V_13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 272 'add' 'ret_V_13' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "%rhs_V_14 = call i109 @_ssdm_op_BitConcatenate.i109.i83.i26(i83 %r_V_30, i26 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 273 'bitconcatenate' 'rhs_V_14' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 274 [1/1] (0.00ns)   --->   "%rhs_V_17_i_cast = zext i109 %rhs_V_14 to i136" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 274 'zext' 'rhs_V_17_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 275 [1/1] (7.42ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_13, %rhs_V_17_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 275 'sub' 'ret_V_14' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 7.42> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 276 [1/2] (3.25ns)   --->   "%p_Val2_53 = load i77* %pow_reduce_anonymo_30, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 276 'load' 'p_Val2_53' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_46 : Operation 277 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_6 = zext i77 %p_Val2_53 to i83" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 277 'zext' 'ssdm_int_V_write_ass_6' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 278 [1/1] (4.03ns)   --->   "%tmp18 = add i83 %ssdm_int_V_write_ass_5, %ssdm_int_V_write_ass_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 278 'add' 'tmp18' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_24 = call i72 @_ssdm_op_PartSelect.i72.i136.i32.i32(i136 %ret_V_14, i32 64, i32 135)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 279 'partselect' 'tmp_24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_46 : Operation 280 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_7 = call i40 @_ssdm_op_PartSelect.i40.i136.i32.i32(i136 %ret_V_14, i32 96, i32 135)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 280 'partselect' 'ssdm_int_V_write_ass_7' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.51>
ST_47 : Operation 281 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 418981761686000620659953, %tmp_46_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 281 'mul' 'Elog2_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 282 [1/2] (3.25ns)   --->   "%log_sum_V = load i109* %pow_reduce_anonymo_23, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 282 'load' 'log_sum_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_47 : Operation 283 [1/2] (3.25ns)   --->   "%p_Val2_12 = load i105* %pow_reduce_anonymo_24, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 283 'load' 'p_Val2_12' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_47 : Operation 284 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = zext i105 %p_Val2_12 to i109" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 284 'zext' 'ssdm_int_V_write_ass' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 285 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i102* %pow_reduce_anonymo_25, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 285 'load' 'p_Val2_18' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_1 = zext i102 %p_Val2_18 to i103" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 286 'zext' 'ssdm_int_V_write_ass_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 287 [1/2] (3.25ns)   --->   "%p_Val2_25 = load i97* %pow_reduce_anonymo_26, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 287 'load' 'p_Val2_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_47 : Operation 288 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_2 = zext i97 %p_Val2_25 to i103" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 288 'zext' 'ssdm_int_V_write_ass_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 289 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_3 = zext i92 %p_Val2_32 to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 289 'zext' 'ssdm_int_V_write_ass_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 290 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_4 = zext i87 %p_Val2_39 to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:74->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 290 'zext' 'ssdm_int_V_write_ass_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 291 [1/1] (4.80ns)   --->   "%tmp15 = add i109 %ssdm_int_V_write_ass, %log_sum_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 291 'add' 'tmp15' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 292 [1/1] (4.60ns)   --->   "%tmp16 = add i103 %ssdm_int_V_write_ass_1, %ssdm_int_V_write_ass_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 292 'add' 'tmp16' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i93 %ssdm_int_V_write_ass_3, %ssdm_int_V_write_ass_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 293 'add' 'tmp17' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 294 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i83 %tmp18 to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 294 'zext' 'tmp22_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 295 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%tmp19 = add i93 %tmp22_cast, %tmp17" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 295 'add' 'tmp19' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.15> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 296 [1/1] (0.00ns)   --->   "%r_V_cast = zext i40 %ssdm_int_V_write_ass_7 to i80" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 296 'zext' 'r_V_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_47 : Operation 297 [1/1] (8.51ns)   --->   "%r_V_31 = mul i80 %r_V_cast, %r_V_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 297 'mul' 'r_V_31' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_15 = call i79 @_ssdm_op_PartSelect.i79.i80.i32.i32(i80 %r_V_31, i32 1, i32 79)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 298 'partselect' 'tmp_15' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 299 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 418981761686000620659953, %tmp_46_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 299 'mul' 'Elog2_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 300 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i103 %tmp16 to i109" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 300 'zext' 'tmp19_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_48 : Operation 301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i109 %tmp19_cast, %tmp15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 301 'add' 'tmp' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 302 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i93 %tmp19 to i109" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 302 'zext' 'tmp20_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_48 : Operation 303 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %tmp20_cast, %tmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 303 'add' 'log_sum_V_1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.62> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 304 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i117 @_ssdm_op_BitConcatenate.i117.i72.i45(i72 %tmp_24, i45 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 304 'bitconcatenate' 'lhs_V_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_48 : Operation 305 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i117 %lhs_V_3 to i118" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 305 'zext' 'lhs_V_3_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_48 : Operation 306 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i79 %tmp_15 to i118" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 306 'zext' 'rhs_V_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_48 : Operation 307 [1/1] (5.03ns)   --->   "%ret_V_15 = sub i118 %lhs_V_3_cast, %rhs_V_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 307 'sub' 'ret_V_15' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 5.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_16 = call i73 @_ssdm_op_PartSelect.i73.i118.i32.i32(i118 %ret_V_15, i32 45, i32 117)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 308 'partselect' 'tmp_16' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.97>
ST_49 : Operation 309 [1/1] (0.00ns)   --->   "%log_sum_V_i_cast = sext i109 %log_sum_V_1 to i121" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547]   --->   Operation 309 'sext' 'log_sum_V_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 310 [1/1] (0.00ns)   --->   "%sum_V = sext i73 %tmp_16 to i121" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:550]   --->   Operation 310 'sext' 'sum_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i120 @_ssdm_op_BitConcatenate.i120.i90.i30(i90 %Elog2_V, i30 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 311 'bitconcatenate' 'lhs_V_5' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%lhs_V_5_cast = sext i120 %lhs_V_5 to i121" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 312 'sext' 'lhs_V_5_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_s = add i121 %lhs_V_5_cast, %log_sum_V_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 313 'add' 'ret_V_s' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 314 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_16 = add i121 %ret_V_s, %sum_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 314 'add' 'ret_V_16' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_28 = call i78 @_ssdm_op_PartSelect.i78.i121.i32.i32(i121 %ret_V_16, i32 43, i32 120)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 315 'partselect' 'tmp_28' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_32 = call i77 @_ssdm_op_PartSelect.i77.i121.i32.i32(i121 %ret_V_16, i32 43, i32 119)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 316 'partselect' 'tmp_32' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 317 [1/1] (0.00ns)   --->   "%m_fix_V = call i71 @_ssdm_op_PartSelect.i71.i121.i32.i32(i121 %ret_V_16, i32 49, i32 119)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 317 'partselect' 'm_fix_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 318 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %ret_V_16, i32 104, i32 119)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 318 'partselect' 'm_fix_hi_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_49 : Operation 319 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %ret_V_16, i32 119)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:588]   --->   Operation 319 'bitselect' 'p_Result_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 9.51>
ST_50 : Operation 320 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i130 @_ssdm_op_BitConcatenate.i130.i78.i52(i78 %tmp_28, i52 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:567]   --->   Operation 320 'bitconcatenate' 'm_frac_l_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 321 [1/1] (0.00ns)   --->   "%m_fix_l_V1 = call i129 @_ssdm_op_BitConcatenate.i129.i77.i52(i77 %tmp_32, i52 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 321 'bitconcatenate' 'm_fix_l_V1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 322 [1/1] (0.00ns)   --->   "%r_V_15 = sext i16 %m_fix_hi_V to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 322 'sext' 'r_V_15' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 323 [1/1] (3.36ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_32 = mul i31 23637, %r_V_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 323 'mul' 'r_V_32' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 324 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_25, i18 -131072)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 324 'bitconcatenate' 'rhs_V_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 325 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = sext i19 %rhs_V_3 to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 325 'sext' 'rhs_V_3_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 326 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_17 = add i31 %rhs_V_3_cast, %r_V_32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 326 'add' 'ret_V_17' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_21 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_17, i32 18, i32 30)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 327 'partselect' 'tmp_21' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_17, i32 30)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 328 'bitselect' 'p_Result_17' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i31 %ret_V_17 to i18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 329 'trunc' 'tmp_44' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 330 [1/1] (2.43ns)   --->   "%tmp_17 = icmp eq i18 %tmp_44, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 330 'icmp' 'tmp_17' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 331 [1/1] (1.67ns)   --->   "%tmp_25 = add i13 1, %tmp_21" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 331 'add' 'tmp_25' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%tmp_26 = select i1 %tmp_17, i13 %tmp_21, i13 %tmp_25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 332 'select' 'tmp_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 333 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_17, i13 %tmp_26, i13 %tmp_21" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591]   --->   Operation 333 'select' 'r_exp_V_3' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_75_cast = sext i129 %m_fix_l_V1 to i130" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 334 'sext' 'tmp_75_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_50 : Operation 335 [1/1] (3.49ns)   --->   "%tmp_35 = icmp ne i130 %tmp_75_cast, %m_frac_l_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 335 'icmp' 'tmp_35' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.97>
ST_51 : Operation 336 [1/1] (0.00ns)   --->   "%r_V_34_cast = sext i13 %r_exp_V_3 to i83" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 336 'sext' 'r_V_34_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_51 : Operation 337 [5/5] (6.97ns)   --->   "%r_V_33 = mul i83 1636647506585939924452, %r_V_34_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 337 'mul' 'r_V_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 338 [4/5] (6.97ns)   --->   "%r_V_33 = mul i83 1636647506585939924452, %r_V_34_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 338 'mul' 'r_V_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.97>
ST_53 : Operation 339 [3/5] (6.97ns)   --->   "%r_V_33 = mul i83 1636647506585939924452, %r_V_34_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 339 'mul' 'r_V_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.97>
ST_54 : Operation 340 [2/5] (6.97ns)   --->   "%r_V_33 = mul i83 1636647506585939924452, %r_V_34_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 340 'mul' 'r_V_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 341 [1/5] (6.97ns)   --->   "%r_V_33 = mul i83 1636647506585939924452, %r_V_34_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 341 'mul' 'r_V_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 342 [1/1] (0.00ns)   --->   "%m_fix_a_V = call i71 @_ssdm_op_PartSelect.i71.i83.i32.i32(i83 %r_V_33, i32 12, i32 82)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:596]   --->   Operation 342 'partselect' 'm_fix_a_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 343 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i71 %m_fix_V to i72" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:602]   --->   Operation 343 'sext' 'lhs_V_7' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 344 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i71 %m_fix_a_V to i72" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:602]   --->   Operation 344 'sext' 'rhs_V_4' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 345 [1/1] (3.72ns)   --->   "%ret_V_18 = sub nsw i72 %lhs_V_7, %rhs_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:602]   --->   Operation 345 'sub' 'ret_V_18' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 346 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_18, i32 51, i32 58)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:633]   --->   Operation 346 'partselect' 'm_diff_hi_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 347 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_18, i32 43, i32 50)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:258->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 347 'partselect' 'Z2_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 348 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_18, i32 35, i32 42)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:260->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 348 'partselect' 'Z3_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 349 [1/1] (0.00ns)   --->   "%Z4_V = trunc i72 %ret_V_18 to i35" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:261->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 349 'trunc' 'Z4_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 350 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_18, i32 27, i32 34)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:276->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 350 'partselect' 'Z4_ind_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i8 %Z4_ind_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:277->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 351 'zext' 'tmp_1_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 352 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_32 = getelementptr [256 x i26]* @pow_reduce_anonymo, i64 0, i64 %tmp_1_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:277->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 352 'getelementptr' 'pow_reduce_anonymo_32' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 353 [2/2] (3.25ns)   --->   "%pow_reduce_anonymo_33 = load i26* %pow_reduce_anonymo_32, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:277->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 353 'load' 'pow_reduce_anonymo_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_56 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i8 %Z3_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:282->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 354 'zext' 'tmp_2_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 355 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_34 = getelementptr [256 x i26]* @pow_reduce_anonymo, i64 0, i64 %tmp_2_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:282->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 355 'getelementptr' 'pow_reduce_anonymo_34' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_56 : Operation 356 [2/2] (3.25ns)   --->   "%p_Val2_71 = load i26* %pow_reduce_anonymo_34, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:282->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 356 'load' 'p_Val2_71' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 57 <SV = 56> <Delay = 5.92>
ST_57 : Operation 357 [1/2] (3.25ns)   --->   "%pow_reduce_anonymo_33 = load i26* %pow_reduce_anonymo_32, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:277->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 357 'load' 'pow_reduce_anonymo_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_57 : Operation 358 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %pow_reduce_anonymo_33, i32 16, i32 25)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:277->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 358 'partselect' 'f_Z4_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_57 : Operation 359 [1/1] (0.00ns)   --->   "%lhs_V_16 = zext i35 %Z4_V to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 359 'zext' 'lhs_V_16' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_57 : Operation 360 [1/1] (0.00ns)   --->   "%rhs_V_15 = zext i10 %f_Z4_V to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 360 'zext' 'rhs_V_15' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_57 : Operation 361 [1/1] (2.67ns)   --->   "%ret_V_19 = add i36 %lhs_V_16, %rhs_V_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 361 'add' 'ret_V_19' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 362 [1/2] (3.25ns)   --->   "%p_Val2_71 = load i26* %pow_reduce_anonymo_34, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:282->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 362 'load' 'p_Val2_71' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 58 <SV = 57> <Delay = 8.05>
ST_58 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_3_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_71) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:260->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 363 'bitconcatenate' 'tmp_3_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_58 : Operation 364 [1/1] (0.00ns)   --->   "%r_V_37_cast = zext i43 %tmp_3_i to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:286->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 364 'zext' 'r_V_37_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_58 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_4_i_cast = zext i36 %ret_V_19 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:286->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 365 'zext' 'tmp_4_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_58 : Operation 366 [2/2] (8.05ns)   --->   "%r_V_34 = mul i79 %r_V_37_cast, %tmp_4_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:286->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 366 'mul' 'r_V_34' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.05>
ST_59 : Operation 367 [1/2] (8.05ns)   --->   "%r_V_34 = mul i79 %r_V_37_cast, %tmp_4_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:286->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 367 'mul' 'r_V_34' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_34 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_34, i32 59, i32 78)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:286->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 368 'partselect' 'tmp_34' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_59 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i8 %Z2_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:301->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 369 'zext' 'tmp_9_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_59 : Operation 370 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_35 = getelementptr [256 x i42]* @pow_reduce_anonymo_21, i64 0, i64 %tmp_9_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:301->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 370 'getelementptr' 'pow_reduce_anonymo_35' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_59 : Operation 371 [2/2] (3.25ns)   --->   "%p_Val2_78 = load i42* %pow_reduce_anonymo_35, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:301->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 371 'load' 'p_Val2_78' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 60 <SV = 59> <Delay = 5.67>
ST_60 : Operation 372 [1/1] (0.00ns)   --->   "%ret_V_20 = zext i43 %tmp_3_i to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:283->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 372 'zext' 'ret_V_20' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_60 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_7_i_cast = zext i20 %tmp_34 to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:293->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 373 'zext' 'tmp_7_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_60 : Operation 374 [1/1] (2.71ns)   --->   "%tmp23 = add i36 %ret_V_19, %tmp_7_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:293->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 374 'add' 'tmp23' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 375 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i36 %tmp23 to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:293->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 375 'zext' 'tmp23_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_60 : Operation 376 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %tmp23_cast, %ret_V_20" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:293->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 376 'add' 'exp_Z2P_m_1_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 377 [1/2] (3.25ns)   --->   "%p_Val2_78 = load i42* %pow_reduce_anonymo_35, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:301->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 377 'load' 'p_Val2_78' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_60 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_39 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_78, i32 2, i32 41)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:301->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 378 'partselect' 'tmp_39' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 8.62>
ST_61 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_11_i = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_39)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:302->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 379 'bitconcatenate' 'tmp_11_i' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_61 : Operation 380 [1/1] (0.00ns)   --->   "%r_V_39_cast = zext i49 %tmp_11_i to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:305->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 380 'zext' 'r_V_39_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_61 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_12_i_cast = zext i44 %exp_Z2P_m_1_V to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:305->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 381 'zext' 'tmp_12_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_61 : Operation 382 [2/2] (8.62ns)   --->   "%r_V_35 = mul i93 %r_V_39_cast, %tmp_12_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:305->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 382 'mul' 'r_V_35' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.62>
ST_62 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %m_diff_hi_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639]   --->   Operation 383 'zext' 'tmp_19' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_62 : Operation 384 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_31 = getelementptr [256 x i58]* @pow_reduce_anonymo_18, i64 0, i64 %tmp_19" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639]   --->   Operation 384 'getelementptr' 'pow_reduce_anonymo_31' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_62 : Operation 385 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %pow_reduce_anonymo_31, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639]   --->   Operation 385 'load' 'exp_Z1_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_62 : Operation 386 [1/2] (8.62ns)   --->   "%r_V_35 = mul i93 %r_V_39_cast, %tmp_12_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:305->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 386 'mul' 'r_V_35' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_40 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_35, i32 57, i32 92)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:305->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 387 'partselect' 'tmp_40' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 6.17>
ST_63 : Operation 388 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %pow_reduce_anonymo_31, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639]   --->   Operation 388 'load' 'exp_Z1_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_63 : Operation 389 [1/1] (0.00ns)   --->   "%lhs_V_17 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_39, i2 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:308->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 389 'bitconcatenate' 'lhs_V_17' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_63 : Operation 390 [1/1] (0.00ns)   --->   "%lhs_V_22_cast = zext i51 %lhs_V_17 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:308->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 390 'zext' 'lhs_V_22_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_63 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_14_i_cast = zext i36 %tmp_40 to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:308->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 391 'zext' 'tmp_14_i_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_63 : Operation 392 [1/1] (2.98ns)   --->   "%tmp24 = add i44 %exp_Z2P_m_1_V, %tmp_14_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:308->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 392 'add' 'tmp24' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 393 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i44 %tmp24 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:308->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 393 'zext' 'tmp24_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_63 : Operation 394 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %tmp24_cast, %lhs_V_22_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:308->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 394 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 395 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:312->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 395 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_63 : Operation 396 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 396 'partselect' 'exp_Z1_hi_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 8.62>
ST_64 : Operation 397 [1/1] (0.00ns)   --->   "%r_V_20 = zext i50 %exp_Z1_hi_V to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 397 'zext' 'r_V_20' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_64 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_27 = zext i50 %exp_Z1P_m_1_V to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 398 'zext' 'tmp_27' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_64 : Operation 399 [2/2] (8.62ns)   --->   "%r_V_36 = mul i100 %r_V_20, %tmp_27" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 399 'mul' 'r_V_36' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.62>
ST_65 : Operation 400 [1/1] (0.00ns)   --->   "%lhs_V_8 = zext i58 %exp_Z1_V to i59" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 400 'zext' 'lhs_V_8' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_65 : Operation 401 [1/1] (3.36ns)   --->   "%ret_V_21 = add i59 16, %lhs_V_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 401 'add' 'ret_V_21' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 402 [1/2] (8.62ns)   --->   "%r_V_36 = mul i100 %r_V_20, %tmp_27" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 402 'mul' 'r_V_36' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i59 %ret_V_21 to i58" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 403 'trunc' 'tmp_47' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 7.55>
ST_66 : Operation 404 [1/1] (1.48ns)   --->   "%p_mux_cast = select i1 %tmp_24_not, i64 9223372036854775807, i64 4607182418800017408" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 404 'select' 'p_mux_cast' <Predicate = (!x_is_p1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 405 [1/1] (1.95ns)   --->   "br i1 %brmerge, label %4, label %1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 405 'br' <Predicate = (!x_is_p1)> <Delay = 1.95>
ST_66 : Operation 406 [1/1] (0.00ns)   --->   "%lhs_V_18 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_21, i49 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 406 'bitconcatenate' 'lhs_V_18' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 407 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i100 %r_V_36 to i108" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 407 'zext' 'rhs_V_5_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_29 = zext i100 %r_V_36 to i107" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 408 'zext' 'tmp_29' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_30 = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %tmp_47, i49 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 409 'bitconcatenate' 'tmp_30' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 410 [1/1] (4.77ns)   --->   "%ret_V_22 = add i108 %lhs_V_18, %rhs_V_5_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 410 'add' 'ret_V_22' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 411 [1/1] (4.75ns)   --->   "%ret_V_38_cast = add i107 %tmp_29, %tmp_30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 411 'add' 'ret_V_38_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 4.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_70_cast = call i59 @_ssdm_op_PartSelect.i59.i108.i32.i32(i108 %ret_V_22, i32 49, i32 107)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 412 'partselect' 'tmp_70_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %ret_V_38_cast, i32 106)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:650]   --->   Operation 413 'bitselect' 'tmp_48' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_41 = call i58 @_ssdm_op_PartSelect.i58.i108.i32.i32(i108 %ret_V_22, i32 49, i32 106)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 414 'partselect' 'tmp_41' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_33 = call i59 @_ssdm_op_BitConcatenate.i59.i58.i1(i58 %tmp_41, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 415 'bitconcatenate' 'tmp_33' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 416 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:652]   --->   Operation 416 'add' 'r_exp_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 417 [1/1] (1.14ns)   --->   "%p_01164_0_in = select i1 %tmp_48, i59 %tmp_70_cast, i59 %tmp_33" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 417 'select' 'p_01164_0_in' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 1.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 418 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_48, i13 %r_exp_V_3, i13 %r_exp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:652]   --->   Operation 418 'select' 'r_exp_V_2' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_49 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 419 'partselect' 'tmp_49' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 420 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i3 %tmp_49, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 420 'icmp' 'icmp' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 421 [1/1] (0.97ns)   --->   "%or_cond1 = or i1 %tmp_35, %icmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 421 'or' 'or_cond1' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %._crit_edge13, label %._crit_edge14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 422 'br' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9)> <Delay = 0.00>
ST_66 : Operation 423 [1/1] (2.09ns)   --->   "%tmp_37 = icmp slt i13 %r_exp_V_2, -1022" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:673]   --->   Operation 423 'icmp' 'tmp_37' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_V = call i52 @_ssdm_op_PartSelect.i52.i59.i32.i32(i59 %p_01164_0_in, i32 5, i32 56)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:684]   --->   Operation 424 'partselect' 'tmp_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1 & !tmp_37)> <Delay = 0.00>
ST_66 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i13 %r_exp_V_2 to i11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:685]   --->   Operation 425 'trunc' 'tmp_51' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1 & !tmp_37)> <Delay = 0.00>
ST_66 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %ret_V_16, i32 120)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 426 'bitselect' 'tmp_50' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & or_cond1)> <Delay = 0.00>
ST_66 : Operation 427 [1/1] (1.48ns)   --->   "%p_cast = select i1 %tmp_50, i64 0, i64 9218868437227405312" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 427 'select' 'p_cast' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & or_cond1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 428 [1/1] (1.95ns)   --->   "br label %4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 428 'br' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & or_cond1)> <Delay = 1.95>

State 67 <SV = 66> <Delay = 3.59>
ST_67 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1812) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:321]   --->   Operation 429 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 430 [1/1] (1.95ns)   --->   "br i1 %tmp_37, label %4, label %3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:673]   --->   Operation 430 'br' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1)> <Delay = 1.95>
ST_67 : Operation 431 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 1023, %tmp_51" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:685]   --->   Operation 431 'add' 'out_exp_V' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1 & !tmp_37)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 432 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:687]   --->   Operation 432 'bitconcatenate' 'p_Result_26' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1 & !tmp_37)> <Delay = 0.00>
ST_67 : Operation 433 [1/1] (1.95ns)   --->   "br label %4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:687]   --->   Operation 433 'br' <Predicate = (!x_is_p1 & !brmerge & tmp_7 & tmp_9 & !or_cond1 & !tmp_37)> <Delay = 1.95>
ST_67 : Operation 434 [1/1] (0.00ns)   --->   "%p_1_in = phi i64 [ %p_Result_26, %3 ], [ 4607182418800017408, %._crit_edge_ifconv ], [ %p_mux_cast, %0 ], [ 9218868437227405312, %1 ], [ 0, %2 ], [ 0, %._crit_edge14 ], [ %p_cast, %._crit_edge13 ]"   --->   Operation 434 'phi' 'p_1_in' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 435 [1/1] (0.00ns)   --->   "%p_1 = bitcast i64 %p_1_in to double" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:687]   --->   Operation 435 'bitcast' 'p_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 436 [1/1] (0.00ns)   --->   "ret double %p_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:689]   --->   Operation 436 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read              (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s               (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s             (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_3                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_4                (trunc         ) [ 01100000000000000000000000000000000000000000000000000000000000000000]
tmp_i_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
b_exp                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
x_is_1                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
not_Val2_i             (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
x_is_n1                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_i9                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_i7                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_154_i1             (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
StgValue_85            (br            ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
tmp_3                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_not             (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
brmerge                (or            ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
tmp_5                  (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                  (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
StgValue_92            (br            ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
tmp_8                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                  (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
StgValue_95            (br            ) [ 01111111111111111111111111111111111111111111111111111111111111111111]
tmp_20                 (bitselect     ) [ 01100000000000000000000000000000000000000000000000000000000000000000]
index0_V               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
b_exp_1                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
b_exp_3                (select        ) [ 01111111111111111111111111111111111111111111100000000000000000000000]
tmp_4                  (zext          ) [ 01111111111111111111111111111111111111111111111000000000000000000000]
pow_reduce_anonymo_22  (getelementptr ) [ 01100000000000000000000000000000000000000000000000000000000000000000]
p_Result_24            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V_s                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V_23                 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
b_frac_V_1             (select        ) [ 01011000000000000000000000000000000000000000000000000000000000000000]
b_frac_tilde_inverse   (load          ) [ 01010000000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (zext          ) [ 01001000000000000000000000000000000000000000000000000000000000000000]
b_frac1_V1             (mul           ) [ 01000111111000000000000000000000000000000000000000000000000000000000]
a_V                    (partselect    ) [ 01000111111111111111111111111111111111111111111000000000000000000000]
z1_V                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V                    (zext          ) [ 01000011110000000000000000000000000000000000000000000000000000000000]
tmp_127_i_i            (zext          ) [ 01000011110000000000000000000000000000000000000000000000000000000000]
r_V_24                 (mul           ) [ 01000000001000000000000000000000000000000000000000000000000000000000]
tmp_31                 (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_36                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
sf                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
eZ_V                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_1_i_cast         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V                  (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_1                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_1                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_3                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_13              (partselect    ) [ 01000000000111111000000000000000000000000000000000000000000000000000]
a_V_1                  (partselect    ) [ 01000000000111111111111111111111111111111111111000000000000000000000]
tmp_13                 (partselect    ) [ 01000000000111111000000000000000000000000000000000000000000000000000]
r_V_2                  (zext          ) [ 01000000000011110000000000000000000000000000000000000000000000000000]
tmp_123_i_i            (zext          ) [ 01000000000011110000000000000000000000000000000000000000000000000000]
r_V_25                 (mul           ) [ 01000000000000001000000000000000000000000000000000000000000000000000]
eZ_V_1                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_2                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_4_i_cast         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_2                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_4                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_1_i_i            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_1_i_i_cast       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_i_i              (sub           ) [ 01000000000000000100000000000000000000000000000000000000000000000000]
a_V_2                  (partselect    ) [ 01000000000000000111111111111111111111111111111000000000000000000000]
tmp_38                 (trunc         ) [ 01000000000000000100000000000000000000000000000000000000000000000000]
p_Val2_19              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
eZ_V_2                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_4                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_6_i_cast         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_5                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_5                (add           ) [ 01000000000000000011111000000000000000000000000000000000000000000000]
r_V_4                  (zext          ) [ 01000000000000000011110000000000000000000000000000000000000000000000]
tmp_142_i_i            (zext          ) [ 01000000000000000011110000000000000000000000000000000000000000000000]
r_V_26                 (mul           ) [ 01000000000000000000001000000000000000000000000000000000000000000000]
lhs_V_6                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_6                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_5_i_cast         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_26              (partselect    ) [ 01000000000000000000000100000000000000000000000000000000000000000000]
a_V_3                  (partselect    ) [ 01000000000000000000000111111111111111111111110000000000000000000000]
tmp_14                 (partselect    ) [ 01000000000000000000000100000000000000000000000000000000000000000000]
eZ_V_3                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_9                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_9_i_cast         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_7                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_7                (add           ) [ 01000000000000000000000011111000000000000000000000000000000000000000]
r_V_6                  (zext          ) [ 01000000000000000000000011110000000000000000000000000000000000000000]
tmp_139_i_i            (zext          ) [ 01000000000000000000000011110000000000000000000000000000000000000000]
r_V_27                 (mul           ) [ 01000000000000000000000000001000000000000000000000000000000000000000]
lhs_V_10               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_8                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_8_i_cast         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_8                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_33              (partselect    ) [ 01000000000000000000000000000100000000000000000000000000000000000000]
a_V_4                  (partselect    ) [ 01000000000000000000000000000111111111111111110000000000000000000000]
tmp_18                 (partselect    ) [ 01000000000000000000000000000100000000000000000000000000000000000000]
eZ_V_4                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_11               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_12_i_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_9                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_9                (add           ) [ 01000000000000000000000000000011111000000000000000000000000000000000]
r_V_8                  (zext          ) [ 01000000000000000000000000000011110000000000000000000000000000000000]
tmp_136_i_i            (zext          ) [ 01000000000000000000000000000011110000000000000000000000000000000000]
r_V_28                 (mul           ) [ 01000000000000000000000000000000001000000000000000000000000000000000]
lhs_V_12               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_10               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_11_i_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_40              (partselect    ) [ 01000000000000000000000000000000000100000000000000000000000000000000]
a_V_5                  (partselect    ) [ 01000000000000000000000000000000000111111111110000000000000000000000]
tmp_22                 (partselect    ) [ 01000000000000000000000000000000000100000000000000000000000000000000]
eZ_V_5                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_13               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_15_i_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_11               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_11               (add           ) [ 01000000000000000000000000000000000011111000000000000000000000000000]
r_V_10                 (zext          ) [ 01000000000000000000000000000000000011110000000000000000000000000000]
tmp_133_i_i            (zext          ) [ 01000000000000000000000000000000000011110000000000000000000000000000]
r_V_29                 (mul           ) [ 01000000000000000000000000000000000000001000000000000000000000000000]
lhs_V_14               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_12               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_14_i_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_47              (partselect    ) [ 01000000000000000000000000000000000000000111111000000000000000000000]
a_V_6                  (partselect    ) [ 01000000000000000000000000000000000000000111110000000000000000000000]
tmp_23                 (partselect    ) [ 01000000000000000000000000000000000000000111111000000000000000000000]
r_V_12                 (zext          ) [ 01000000000000000000000000000000000000000011110000000000000000000000]
tmp_130_i_i            (zext          ) [ 01000000000000000000000000000000000000000011110000000000000000000000]
tmp_46_cast            (sext          ) [ 01000000000000000000000000000000000000000000011110000000000000000000]
tmp_141_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_27  (getelementptr ) [ 01000000000000000000000000000000000000000000001000000000000000000000]
tmp_138_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_28  (getelementptr ) [ 01000000000000000000000000000000000000000000001000000000000000000000]
tmp_135_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_29  (getelementptr ) [ 01000000000000000000000000000000000000000000001000000000000000000000]
r_V_30                 (mul           ) [ 01000000000000000000000000000000000000000000001000000000000000000000]
tmp_132_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_30  (getelementptr ) [ 01000000000000000000000000000000000000000000001000000000000000000000]
pow_reduce_anonymo_23  (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
tmp_129_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_24  (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
tmp_124_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_25  (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
tmp_144_i_i            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_26  (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
p_Val2_32              (load          ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
p_Val2_39              (load          ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
p_Val2_46              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass_5 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
eZ_V_6                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_15               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_18_i_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_13               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_13               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_14               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_17_i_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_53              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass_6 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp18                  (add           ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
tmp_24                 (partselect    ) [ 01000000000000000000000000000000000000000000000110000000000000000000]
ssdm_int_V_write_ass_7 (partselect    ) [ 01000000000000000000000000000000000000000000000100000000000000000000]
log_sum_V              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_12              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass   (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_18              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass_1 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_25              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass_2 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass_3 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_V_write_ass_4 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp15                  (add           ) [ 01000000000000000000000000000000000000000000000010000000000000000000]
tmp16                  (add           ) [ 01000000000000000000000000000000000000000000000010000000000000000000]
tmp17                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp22_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp19                  (add           ) [ 01000000000000000000000000000000000000000000000010000000000000000000]
r_V_cast               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V_31                 (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                 (partselect    ) [ 01000000000000000000000000000000000000000000000010000000000000000000]
Elog2_V                (mul           ) [ 01000000000000000000000000000000000000000000000001000000000000000000]
tmp19_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp20_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
log_sum_V_1            (add           ) [ 01000000000000000000000000000000000000000000000001000000000000000000]
lhs_V_3                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_3_cast           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_15               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                 (partselect    ) [ 01000000000000000000000000000000000000000000000001000000000000000000]
log_sum_V_i_cast       (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
sum_V                  (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_5                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_5_cast           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_s                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_16               (add           ) [ 01000000000000000000000000000000000000000000000000111111111111111110]
tmp_28                 (partselect    ) [ 01000000000000000000000000000000000000000000000000100000000000000000]
tmp_32                 (partselect    ) [ 01000000000000000000000000000000000000000000000000100000000000000000]
m_fix_V                (partselect    ) [ 01000000000000000000000000000000000000000000000000111111100000000000]
m_fix_hi_V             (partselect    ) [ 01000000000000000000000000000000000000000000000000100000000000000000]
p_Result_25            (bitselect     ) [ 01000000000000000000000000000000000000000000000000100000000000000000]
m_frac_l_V             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
m_fix_l_V1             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V_15                 (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V_32                 (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_3                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_3_cast           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_17               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Result_17            (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_44                 (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                 (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                 (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_3              (select        ) [ 01000000000000000000000000000000000000000000000000011111111111111110]
tmp_75_cast            (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                 (icmp          ) [ 01000000000000000000000000000000000000000000000000011111111111111110]
r_V_34_cast            (sext          ) [ 01000000000000000000000000000000000000000000000000001111000000000000]
r_V_33                 (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
m_fix_a_V              (partselect    ) [ 01000000000000000000000000000000000000000000000000000000100000000000]
lhs_V_7                (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_4                (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_18               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi_V            (partselect    ) [ 01000000000000000000000000000000000000000000000000000000011111100000]
Z2_V                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000011111110000]
Z3_V                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000011000000000]
Z4_V                   (trunc         ) [ 01000000000000000000000000000000000000000000000000000000010000000000]
Z4_ind_V               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_32  (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000010000000000]
tmp_2_i                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_34  (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000010000000000]
pow_reduce_anonymo_33  (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
f_Z4_V                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_16               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_15               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_19               (add           ) [ 01000000000000000000000000000000000000000000000000000000001110000000]
p_Val2_71              (load          ) [ 01000000000000000000000000000000000000000000000000000000001000000000]
tmp_3_i                (bitconcatenate) [ 01000000000000000000000000000000000000000000000000000000000110000000]
r_V_37_cast            (zext          ) [ 01000000000000000000000000000000000000000000000000000000000100000000]
tmp_4_i_cast           (zext          ) [ 01000000000000000000000000000000000000000000000000000000000100000000]
r_V_34                 (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                 (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000010000000]
tmp_9_i                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_35  (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000010000000]
ret_V_20               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_i_cast           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp23                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp23_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1_V          (add           ) [ 01000000000000000000000000000000000000000000000000000000000001110000]
p_Val2_78              (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_39                 (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000001110000]
tmp_11_i               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_V_39_cast            (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000100000]
tmp_12_i_cast          (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000100000]
tmp_19                 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymo_31  (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000010000]
r_V_35                 (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_40                 (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000010000]
exp_Z1_V               (load          ) [ 01000000000000000000000000000000000000000000000000000000000000001100]
lhs_V_17               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_22_cast          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_14_i_cast          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp24                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp24_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l_V        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_V          (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000001000]
exp_Z1_hi_V            (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000001000]
r_V_20                 (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000100]
tmp_27                 (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000100]
lhs_V_8                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_21               (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000010]
r_V_36                 (mul           ) [ 01000000000000000000000000000000000000000000000000000000000000000010]
tmp_47                 (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000010]
p_mux_cast             (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000011]
StgValue_405           (br            ) [ 01000000000000000000000000000000000000000000000000000000000000000011]
lhs_V_18               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_5_cast           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_29                 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_22               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_V_38_cast          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_70_cast            (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_48                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_41                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_33                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_01164_0_in           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_2              (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_49                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
icmp                   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
or_cond1               (or            ) [ 01000000000000000000000000000000000000000000000000000000000000000011]
StgValue_422           (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_37                 (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000000011]
tmp_V                  (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000001]
tmp_51                 (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000001]
tmp_50                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_cast                 (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000011]
StgValue_428           (br            ) [ 01000000000000000000000000000000000000000000000000000000000000000011]
StgValue_429           (specpipeline  ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
StgValue_430           (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
out_exp_V              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_Result_26            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000]
StgValue_433           (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
p_1_in                 (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000001]
p_1                    (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
StgValue_436           (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i8.i73"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i103.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i103.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i103.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i18.i92"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i122.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i122.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i122.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i127.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i127.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i127.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i132.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i132.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i132.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i121.i32"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i78.i52"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i129.i77.i52"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i83.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="406" class="1004" name="base_read_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="pow_reduce_anonymo_22_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_22/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="pow_reduce_anonymo_27_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="92" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_27/45 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_32/45 "/>
</bind>
</comp>

<comp id="438" class="1004" name="pow_reduce_anonymo_28_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="87" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_28/45 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_39/45 "/>
</bind>
</comp>

<comp id="451" class="1004" name="pow_reduce_anonymo_29_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="82" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_29/45 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_46/45 "/>
</bind>
</comp>

<comp id="464" class="1004" name="pow_reduce_anonymo_30_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="77" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_30/45 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_53/45 "/>
</bind>
</comp>

<comp id="477" class="1004" name="pow_reduce_anonymo_23_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="109" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="45"/>
<pin id="481" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_23/46 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/46 "/>
</bind>
</comp>

<comp id="490" class="1004" name="pow_reduce_anonymo_24_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="105" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_24/46 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_access_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_12/46 "/>
</bind>
</comp>

<comp id="503" class="1004" name="pow_reduce_anonymo_25_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="102" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_25/46 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/46 "/>
</bind>
</comp>

<comp id="516" class="1004" name="pow_reduce_anonymo_26_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="97" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_26/46 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/46 "/>
</bind>
</comp>

<comp id="529" class="1004" name="pow_reduce_anonymo_32_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="26" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_32/56 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="0" slack="0"/>
<pin id="549" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="550" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="551" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="26" slack="0"/>
<pin id="552" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymo_33/56 p_Val2_71/56 "/>
</bind>
</comp>

<comp id="542" class="1004" name="pow_reduce_anonymo_34_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="26" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_34/56 "/>
</bind>
</comp>

<comp id="554" class="1004" name="pow_reduce_anonymo_35_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="42" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_35/59 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_access_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_78/59 "/>
</bind>
</comp>

<comp id="567" class="1004" name="pow_reduce_anonymo_31_gep_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="58" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="8" slack="0"/>
<pin id="571" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_31/62 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/62 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_1_in_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="66"/>
<pin id="582" dir="1" index="1" bw="64" slack="66"/>
</pin_list>
<bind>
<opset="p_1_in (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_1_in_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="63" slack="66"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="4" bw="64" slack="1"/>
<pin id="592" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="6" bw="64" slack="66"/>
<pin id="594" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="8" bw="1" slack="66"/>
<pin id="596" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="10" bw="1" slack="0"/>
<pin id="598" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="12" bw="64" slack="1"/>
<pin id="600" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="14" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_in/67 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Val2_s_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Result_s_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="0"/>
<pin id="613" dir="0" index="2" bw="7" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_V_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_V_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_4/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_i_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="b_exp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="0" index="1" bw="11" slack="0"/>
<pin id="639" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="0"/>
<pin id="644" dir="0" index="1" bw="12" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="52" slack="0"/>
<pin id="650" dir="0" index="1" bw="52" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="x_is_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="not_Val2_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Val2_i/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="x_is_p1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="x_is_n1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_i9_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="0"/>
<pin id="680" dir="0" index="1" bw="11" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i9/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_i7_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="52" slack="0"/>
<pin id="686" dir="0" index="1" bw="52" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i7/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_154_i1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_154_i1/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="11" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_24_not_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_not/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="brmerge_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_6_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_8_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_9_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_20_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="index0_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="0"/>
<pin id="766" dir="0" index="1" bw="64" slack="0"/>
<pin id="767" dir="0" index="2" bw="7" slack="0"/>
<pin id="768" dir="0" index="3" bw="7" slack="0"/>
<pin id="769" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="b_exp_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="0"/>
<pin id="776" dir="0" index="1" bw="11" slack="0"/>
<pin id="777" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="b_exp_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="12" slack="0"/>
<pin id="783" dir="0" index="2" bw="12" slack="0"/>
<pin id="784" dir="1" index="3" bw="12" slack="43"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_3/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_Result_24_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="54" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="0" index="2" bw="52" slack="1"/>
<pin id="797" dir="0" index="3" bw="1" slack="0"/>
<pin id="798" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="r_V_s_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="53" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="52" slack="1"/>
<pin id="806" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="r_V_23_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="53" slack="0"/>
<pin id="811" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_23/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="b_frac_V_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="0" index="1" bw="54" slack="0"/>
<pin id="816" dir="0" index="2" bw="54" slack="0"/>
<pin id="817" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_10_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="1"/>
<pin id="822" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="grp_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="54" slack="1"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="b_frac1_V1/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="a_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="0" index="1" bw="54" slack="0"/>
<pin id="831" dir="0" index="2" bw="7" slack="0"/>
<pin id="832" dir="0" index="3" bw="7" slack="0"/>
<pin id="833" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="z1_V_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="71" slack="0"/>
<pin id="840" dir="0" index="1" bw="54" slack="1"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="r_V_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="1"/>
<pin id="847" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_127_i_i_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="71" slack="0"/>
<pin id="850" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127_i_i/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="71" slack="0"/>
<pin id="854" dir="0" index="1" bw="4" slack="0"/>
<pin id="855" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_31_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="54" slack="6"/>
<pin id="860" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_36_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="54" slack="6"/>
<pin id="864" dir="0" index="2" bw="7" slack="0"/>
<pin id="865" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sf_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="75" slack="0"/>
<pin id="870" dir="0" index="1" bw="5" slack="0"/>
<pin id="871" dir="0" index="2" bw="54" slack="6"/>
<pin id="872" dir="0" index="3" bw="1" slack="0"/>
<pin id="873" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_11_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="76" slack="0"/>
<pin id="879" dir="0" index="1" bw="5" slack="0"/>
<pin id="880" dir="0" index="2" bw="54" slack="6"/>
<pin id="881" dir="0" index="3" bw="1" slack="0"/>
<pin id="882" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_12_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="75" slack="0"/>
<pin id="888" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="eZ_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="76" slack="0"/>
<pin id="893" dir="0" index="2" bw="76" slack="0"/>
<pin id="894" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eZ_V/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="lhs_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="75" slack="0"/>
<pin id="900" dir="0" index="1" bw="50" slack="0"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="lhs_V_1_i_cast_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="75" slack="0"/>
<pin id="908" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_i_cast/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="rhs_V_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="76" slack="0"/>
<pin id="912" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="ret_V_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="75" slack="0"/>
<pin id="916" dir="0" index="1" bw="76" slack="0"/>
<pin id="917" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="920" class="1004" name="lhs_V_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="77" slack="0"/>
<pin id="922" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="rhs_V_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="75" slack="1"/>
<pin id="926" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="ret_V_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="77" slack="0"/>
<pin id="929" dir="0" index="1" bw="75" slack="0"/>
<pin id="930" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="p_Val2_13_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="73" slack="0"/>
<pin id="935" dir="0" index="1" bw="78" slack="0"/>
<pin id="936" dir="0" index="2" bw="3" slack="0"/>
<pin id="937" dir="0" index="3" bw="8" slack="0"/>
<pin id="938" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="a_V_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="0"/>
<pin id="945" dir="0" index="1" bw="78" slack="0"/>
<pin id="946" dir="0" index="2" bw="8" slack="0"/>
<pin id="947" dir="0" index="3" bw="8" slack="0"/>
<pin id="948" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_1/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_13_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="67" slack="0"/>
<pin id="955" dir="0" index="1" bw="78" slack="0"/>
<pin id="956" dir="0" index="2" bw="3" slack="0"/>
<pin id="957" dir="0" index="3" bw="8" slack="0"/>
<pin id="958" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="r_V_2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="1"/>
<pin id="965" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_123_i_i_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="73" slack="1"/>
<pin id="968" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_123_i_i/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="grp_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="73" slack="0"/>
<pin id="971" dir="0" index="1" bw="6" slack="0"/>
<pin id="972" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/11 "/>
</bind>
</comp>

<comp id="975" class="1004" name="eZ_V_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="81" slack="0"/>
<pin id="977" dir="0" index="1" bw="8" slack="0"/>
<pin id="978" dir="0" index="2" bw="73" slack="6"/>
<pin id="979" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_1/16 "/>
</bind>
</comp>

<comp id="982" class="1004" name="lhs_V_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="81" slack="0"/>
<pin id="984" dir="0" index="1" bw="67" slack="6"/>
<pin id="985" dir="0" index="2" bw="1" slack="0"/>
<pin id="986" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/16 "/>
</bind>
</comp>

<comp id="989" class="1004" name="lhs_V_4_i_cast_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="81" slack="0"/>
<pin id="991" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4_i_cast/16 "/>
</bind>
</comp>

<comp id="993" class="1004" name="rhs_V_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="81" slack="0"/>
<pin id="995" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/16 "/>
</bind>
</comp>

<comp id="997" class="1004" name="ret_V_4_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="81" slack="0"/>
<pin id="999" dir="0" index="1" bw="81" slack="0"/>
<pin id="1000" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/16 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="rhs_V_1_i_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="80" slack="0"/>
<pin id="1005" dir="0" index="1" bw="79" slack="1"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1_i_i/16 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="rhs_V_1_i_i_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="80" slack="0"/>
<pin id="1012" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_i_i_cast/16 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="ret_V_i_i_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="82" slack="0"/>
<pin id="1016" dir="0" index="1" bw="80" slack="0"/>
<pin id="1017" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_i_i/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="a_V_2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="6" slack="0"/>
<pin id="1022" dir="0" index="1" bw="82" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="0" index="3" bw="8" slack="0"/>
<pin id="1025" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_2/16 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_38_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="82" slack="0"/>
<pin id="1032" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="p_Val2_19_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="83" slack="0"/>
<pin id="1036" dir="0" index="1" bw="82" slack="1"/>
<pin id="1037" dir="0" index="2" bw="1" slack="0"/>
<pin id="1038" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_19/17 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="eZ_V_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="96" slack="0"/>
<pin id="1043" dir="0" index="1" bw="13" slack="0"/>
<pin id="1044" dir="0" index="2" bw="82" slack="1"/>
<pin id="1045" dir="0" index="3" bw="1" slack="0"/>
<pin id="1046" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_2/17 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="lhs_V_4_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="101" slack="0"/>
<pin id="1052" dir="0" index="1" bw="76" slack="1"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/17 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="lhs_V_6_i_cast_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="101" slack="0"/>
<pin id="1059" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_6_i_cast/17 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="rhs_V_5_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="96" slack="0"/>
<pin id="1063" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/17 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="ret_V_5_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="101" slack="0"/>
<pin id="1067" dir="0" index="1" bw="96" slack="0"/>
<pin id="1068" dir="1" index="2" bw="102" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/17 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="r_V_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="1"/>
<pin id="1073" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/17 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_142_i_i_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="83" slack="0"/>
<pin id="1076" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_142_i_i/17 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="grp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="83" slack="0"/>
<pin id="1080" dir="0" index="1" bw="6" slack="0"/>
<pin id="1081" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/17 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="lhs_V_6_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="102" slack="5"/>
<pin id="1086" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_6/22 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="rhs_V_6_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="95" slack="0"/>
<pin id="1089" dir="0" index="1" bw="89" slack="1"/>
<pin id="1090" dir="0" index="2" bw="1" slack="0"/>
<pin id="1091" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/22 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="rhs_V_5_i_cast_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="95" slack="0"/>
<pin id="1096" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_i_cast/22 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="ret_V_6_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="102" slack="0"/>
<pin id="1100" dir="0" index="1" bw="95" slack="0"/>
<pin id="1101" dir="1" index="2" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/22 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="p_Val2_26_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="92" slack="0"/>
<pin id="1106" dir="0" index="1" bw="103" slack="0"/>
<pin id="1107" dir="0" index="2" bw="5" slack="0"/>
<pin id="1108" dir="0" index="3" bw="8" slack="0"/>
<pin id="1109" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_26/22 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="a_V_3_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="0"/>
<pin id="1116" dir="0" index="1" bw="103" slack="0"/>
<pin id="1117" dir="0" index="2" bw="8" slack="0"/>
<pin id="1118" dir="0" index="3" bw="8" slack="0"/>
<pin id="1119" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_3/22 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_14_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="86" slack="0"/>
<pin id="1126" dir="0" index="1" bw="103" slack="0"/>
<pin id="1127" dir="0" index="2" bw="5" slack="0"/>
<pin id="1128" dir="0" index="3" bw="8" slack="0"/>
<pin id="1129" dir="1" index="4" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/22 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="eZ_V_3_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="110" slack="0"/>
<pin id="1136" dir="0" index="1" bw="18" slack="0"/>
<pin id="1137" dir="0" index="2" bw="92" slack="1"/>
<pin id="1138" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_3/23 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="lhs_V_9_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="120" slack="0"/>
<pin id="1143" dir="0" index="1" bw="86" slack="1"/>
<pin id="1144" dir="0" index="2" bw="1" slack="0"/>
<pin id="1145" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_9/23 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="lhs_V_9_i_cast_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="120" slack="0"/>
<pin id="1150" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9_i_cast/23 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="rhs_V_7_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="110" slack="0"/>
<pin id="1154" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7/23 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="ret_V_7_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="120" slack="0"/>
<pin id="1158" dir="0" index="1" bw="110" slack="0"/>
<pin id="1159" dir="1" index="2" bw="121" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/23 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="r_V_6_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="1"/>
<pin id="1164" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_6/23 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_139_i_i_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="92" slack="1"/>
<pin id="1167" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_139_i_i/23 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="grp_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="92" slack="0"/>
<pin id="1170" dir="0" index="1" bw="6" slack="0"/>
<pin id="1171" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/23 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="lhs_V_10_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="121" slack="5"/>
<pin id="1176" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_10/28 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="rhs_V_8_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="109" slack="0"/>
<pin id="1179" dir="0" index="1" bw="98" slack="1"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/28 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="rhs_V_8_i_cast_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="109" slack="0"/>
<pin id="1186" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8_i_cast/28 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="ret_V_8_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="121" slack="0"/>
<pin id="1190" dir="0" index="1" bw="109" slack="0"/>
<pin id="1191" dir="1" index="2" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/28 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_Val2_33_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="87" slack="0"/>
<pin id="1196" dir="0" index="1" bw="122" slack="0"/>
<pin id="1197" dir="0" index="2" bw="7" slack="0"/>
<pin id="1198" dir="0" index="3" bw="8" slack="0"/>
<pin id="1199" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_33/28 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="a_V_4_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="6" slack="0"/>
<pin id="1206" dir="0" index="1" bw="122" slack="0"/>
<pin id="1207" dir="0" index="2" bw="8" slack="0"/>
<pin id="1208" dir="0" index="3" bw="8" slack="0"/>
<pin id="1209" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_4/28 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_18_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="81" slack="0"/>
<pin id="1216" dir="0" index="1" bw="122" slack="0"/>
<pin id="1217" dir="0" index="2" bw="7" slack="0"/>
<pin id="1218" dir="0" index="3" bw="8" slack="0"/>
<pin id="1219" dir="1" index="4" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/28 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="eZ_V_4_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="110" slack="0"/>
<pin id="1226" dir="0" index="1" bw="23" slack="0"/>
<pin id="1227" dir="0" index="2" bw="87" slack="1"/>
<pin id="1228" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_4/29 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="lhs_V_11_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="125" slack="0"/>
<pin id="1233" dir="0" index="1" bw="81" slack="1"/>
<pin id="1234" dir="0" index="2" bw="1" slack="0"/>
<pin id="1235" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/29 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="lhs_V_12_i_cast_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="125" slack="0"/>
<pin id="1240" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_12_i_cast/29 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="rhs_V_9_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="110" slack="0"/>
<pin id="1244" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_9/29 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="ret_V_9_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="125" slack="0"/>
<pin id="1248" dir="0" index="1" bw="110" slack="0"/>
<pin id="1249" dir="1" index="2" bw="126" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/29 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="r_V_8_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="6" slack="1"/>
<pin id="1254" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_8/29 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_136_i_i_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="87" slack="1"/>
<pin id="1257" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_136_i_i/29 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="grp_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="87" slack="0"/>
<pin id="1260" dir="0" index="1" bw="6" slack="0"/>
<pin id="1261" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/29 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="lhs_V_12_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="126" slack="5"/>
<pin id="1266" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_12/34 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="rhs_V_10_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="109" slack="0"/>
<pin id="1269" dir="0" index="1" bw="93" slack="1"/>
<pin id="1270" dir="0" index="2" bw="1" slack="0"/>
<pin id="1271" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/34 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="rhs_V_11_i_cast_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="109" slack="0"/>
<pin id="1276" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_11_i_cast/34 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="ret_V_10_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="126" slack="0"/>
<pin id="1280" dir="0" index="1" bw="109" slack="0"/>
<pin id="1281" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/34 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="p_Val2_40_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="82" slack="0"/>
<pin id="1286" dir="0" index="1" bw="127" slack="0"/>
<pin id="1287" dir="0" index="2" bw="7" slack="0"/>
<pin id="1288" dir="0" index="3" bw="8" slack="0"/>
<pin id="1289" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_40/34 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="a_V_5_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="6" slack="0"/>
<pin id="1296" dir="0" index="1" bw="127" slack="0"/>
<pin id="1297" dir="0" index="2" bw="8" slack="0"/>
<pin id="1298" dir="0" index="3" bw="8" slack="0"/>
<pin id="1299" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_5/34 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_22_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="76" slack="0"/>
<pin id="1306" dir="0" index="1" bw="127" slack="0"/>
<pin id="1307" dir="0" index="2" bw="7" slack="0"/>
<pin id="1308" dir="0" index="3" bw="8" slack="0"/>
<pin id="1309" dir="1" index="4" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/34 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="eZ_V_5_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="110" slack="0"/>
<pin id="1316" dir="0" index="1" bw="28" slack="0"/>
<pin id="1317" dir="0" index="2" bw="82" slack="1"/>
<pin id="1318" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_5/35 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="lhs_V_13_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="130" slack="0"/>
<pin id="1323" dir="0" index="1" bw="76" slack="1"/>
<pin id="1324" dir="0" index="2" bw="1" slack="0"/>
<pin id="1325" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_13/35 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="lhs_V_15_i_cast_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="130" slack="0"/>
<pin id="1330" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_15_i_cast/35 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="rhs_V_11_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="110" slack="0"/>
<pin id="1334" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_11/35 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="ret_V_11_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="130" slack="0"/>
<pin id="1338" dir="0" index="1" bw="110" slack="0"/>
<pin id="1339" dir="1" index="2" bw="131" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/35 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="r_V_10_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="6" slack="1"/>
<pin id="1344" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_10/35 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_133_i_i_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="82" slack="1"/>
<pin id="1347" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_133_i_i/35 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="82" slack="0"/>
<pin id="1350" dir="0" index="1" bw="6" slack="0"/>
<pin id="1351" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/35 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="lhs_V_14_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="131" slack="5"/>
<pin id="1356" dir="1" index="1" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_14/40 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="rhs_V_12_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="109" slack="0"/>
<pin id="1359" dir="0" index="1" bw="88" slack="1"/>
<pin id="1360" dir="0" index="2" bw="1" slack="0"/>
<pin id="1361" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_12/40 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="rhs_V_14_i_cast_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="109" slack="0"/>
<pin id="1366" dir="1" index="1" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_14_i_cast/40 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="ret_V_12_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="131" slack="0"/>
<pin id="1370" dir="0" index="1" bw="109" slack="0"/>
<pin id="1371" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/40 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="p_Val2_47_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="77" slack="0"/>
<pin id="1376" dir="0" index="1" bw="132" slack="0"/>
<pin id="1377" dir="0" index="2" bw="7" slack="0"/>
<pin id="1378" dir="0" index="3" bw="9" slack="0"/>
<pin id="1379" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_47/40 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="a_V_6_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="6" slack="0"/>
<pin id="1386" dir="0" index="1" bw="132" slack="0"/>
<pin id="1387" dir="0" index="2" bw="8" slack="0"/>
<pin id="1388" dir="0" index="3" bw="9" slack="0"/>
<pin id="1389" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_6/40 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_23_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="71" slack="0"/>
<pin id="1396" dir="0" index="1" bw="132" slack="0"/>
<pin id="1397" dir="0" index="2" bw="7" slack="0"/>
<pin id="1398" dir="0" index="3" bw="8" slack="0"/>
<pin id="1399" dir="1" index="4" bw="71" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/40 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="r_V_12_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="6" slack="1"/>
<pin id="1406" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_12/41 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_130_i_i_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="77" slack="1"/>
<pin id="1409" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_130_i_i/41 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="grp_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="77" slack="0"/>
<pin id="1412" dir="0" index="1" bw="6" slack="0"/>
<pin id="1413" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/41 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="tmp_46_cast_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="12" slack="43"/>
<pin id="1418" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46_cast/44 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="grp_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="80" slack="0"/>
<pin id="1421" dir="0" index="1" bw="12" slack="0"/>
<pin id="1422" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/44 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="tmp_141_i_i_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="6" slack="23"/>
<pin id="1427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_i_i/45 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp_138_i_i_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="6" slack="17"/>
<pin id="1431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_i_i/45 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="tmp_135_i_i_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="6" slack="11"/>
<pin id="1435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_135_i_i/45 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_132_i_i_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="6" slack="5"/>
<pin id="1439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132_i_i/45 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="tmp_129_i_i_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="4" slack="42"/>
<pin id="1443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129_i_i/46 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="tmp_124_i_i_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="6" slack="36"/>
<pin id="1447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_124_i_i/46 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="tmp_144_i_i_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="6" slack="30"/>
<pin id="1451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144_i_i/46 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="ssdm_int_V_write_ass_5_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="82" slack="0"/>
<pin id="1455" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_5/46 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="eZ_V_6_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="110" slack="0"/>
<pin id="1459" dir="0" index="1" bw="33" slack="0"/>
<pin id="1460" dir="0" index="2" bw="77" slack="6"/>
<pin id="1461" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_6/46 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="lhs_V_15_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="135" slack="0"/>
<pin id="1466" dir="0" index="1" bw="71" slack="6"/>
<pin id="1467" dir="0" index="2" bw="1" slack="0"/>
<pin id="1468" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_15/46 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="lhs_V_18_i_cast_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="135" slack="0"/>
<pin id="1473" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_18_i_cast/46 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="rhs_V_13_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="110" slack="0"/>
<pin id="1477" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_13/46 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="ret_V_13_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="135" slack="0"/>
<pin id="1481" dir="0" index="1" bw="110" slack="0"/>
<pin id="1482" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/46 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="rhs_V_14_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="109" slack="0"/>
<pin id="1487" dir="0" index="1" bw="83" slack="1"/>
<pin id="1488" dir="0" index="2" bw="1" slack="0"/>
<pin id="1489" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_14/46 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="rhs_V_17_i_cast_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="109" slack="0"/>
<pin id="1494" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_17_i_cast/46 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="ret_V_14_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="136" slack="0"/>
<pin id="1498" dir="0" index="1" bw="109" slack="0"/>
<pin id="1499" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/46 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="ssdm_int_V_write_ass_6_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="77" slack="0"/>
<pin id="1504" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_6/46 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="tmp18_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="82" slack="0"/>
<pin id="1508" dir="0" index="1" bw="77" slack="0"/>
<pin id="1509" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/46 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="tmp_24_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="72" slack="0"/>
<pin id="1514" dir="0" index="1" bw="136" slack="0"/>
<pin id="1515" dir="0" index="2" bw="8" slack="0"/>
<pin id="1516" dir="0" index="3" bw="9" slack="0"/>
<pin id="1517" dir="1" index="4" bw="72" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/46 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="ssdm_int_V_write_ass_7_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="40" slack="0"/>
<pin id="1524" dir="0" index="1" bw="136" slack="0"/>
<pin id="1525" dir="0" index="2" bw="8" slack="0"/>
<pin id="1526" dir="0" index="3" bw="9" slack="0"/>
<pin id="1527" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass_7/46 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="ssdm_int_V_write_ass_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="105" slack="0"/>
<pin id="1534" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass/47 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="ssdm_int_V_write_ass_1_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="102" slack="0"/>
<pin id="1538" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_1/47 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="ssdm_int_V_write_ass_2_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="97" slack="0"/>
<pin id="1542" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_2/47 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="ssdm_int_V_write_ass_3_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="92" slack="1"/>
<pin id="1546" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_3/47 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="ssdm_int_V_write_ass_4_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="87" slack="1"/>
<pin id="1549" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_4/47 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp15_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="105" slack="0"/>
<pin id="1552" dir="0" index="1" bw="109" slack="0"/>
<pin id="1553" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/47 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="tmp16_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="102" slack="0"/>
<pin id="1558" dir="0" index="1" bw="97" slack="0"/>
<pin id="1559" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/47 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="tmp17_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="92" slack="0"/>
<pin id="1564" dir="0" index="1" bw="87" slack="0"/>
<pin id="1565" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/47 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="tmp22_cast_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="83" slack="1"/>
<pin id="1570" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp22_cast/47 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="tmp19_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="83" slack="0"/>
<pin id="1573" dir="0" index="1" bw="93" slack="0"/>
<pin id="1574" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/47 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="r_V_cast_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="40" slack="1"/>
<pin id="1579" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/47 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="r_V_31_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="40" slack="0"/>
<pin id="1582" dir="0" index="1" bw="40" slack="0"/>
<pin id="1583" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/47 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="tmp_15_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="79" slack="0"/>
<pin id="1588" dir="0" index="1" bw="80" slack="0"/>
<pin id="1589" dir="0" index="2" bw="1" slack="0"/>
<pin id="1590" dir="0" index="3" bw="8" slack="0"/>
<pin id="1591" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/47 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="tmp19_cast_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="103" slack="1"/>
<pin id="1598" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp19_cast/48 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="tmp_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="103" slack="0"/>
<pin id="1601" dir="0" index="1" bw="109" slack="1"/>
<pin id="1602" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/48 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="tmp20_cast_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="93" slack="1"/>
<pin id="1606" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp20_cast/48 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="log_sum_V_1_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="93" slack="0"/>
<pin id="1609" dir="0" index="1" bw="109" slack="0"/>
<pin id="1610" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/48 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="lhs_V_3_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="117" slack="0"/>
<pin id="1615" dir="0" index="1" bw="72" slack="2"/>
<pin id="1616" dir="0" index="2" bw="1" slack="0"/>
<pin id="1617" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/48 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="lhs_V_3_cast_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="117" slack="0"/>
<pin id="1622" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/48 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="rhs_V_cast_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="79" slack="1"/>
<pin id="1626" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/48 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="ret_V_15_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="117" slack="0"/>
<pin id="1629" dir="0" index="1" bw="79" slack="0"/>
<pin id="1630" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_15/48 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="tmp_16_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="73" slack="0"/>
<pin id="1635" dir="0" index="1" bw="118" slack="0"/>
<pin id="1636" dir="0" index="2" bw="7" slack="0"/>
<pin id="1637" dir="0" index="3" bw="8" slack="0"/>
<pin id="1638" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/48 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="log_sum_V_i_cast_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="109" slack="1"/>
<pin id="1645" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="log_sum_V_i_cast/49 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="sum_V_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="73" slack="1"/>
<pin id="1648" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V/49 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="lhs_V_5_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="120" slack="0"/>
<pin id="1651" dir="0" index="1" bw="90" slack="1"/>
<pin id="1652" dir="0" index="2" bw="1" slack="0"/>
<pin id="1653" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/49 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="lhs_V_5_cast_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="120" slack="0"/>
<pin id="1658" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5_cast/49 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="ret_V_s_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="120" slack="0"/>
<pin id="1662" dir="0" index="1" bw="109" slack="0"/>
<pin id="1663" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_s/49 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="ret_V_16_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="121" slack="0"/>
<pin id="1668" dir="0" index="1" bw="73" slack="0"/>
<pin id="1669" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/49 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="tmp_28_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="78" slack="0"/>
<pin id="1674" dir="0" index="1" bw="121" slack="0"/>
<pin id="1675" dir="0" index="2" bw="7" slack="0"/>
<pin id="1676" dir="0" index="3" bw="8" slack="0"/>
<pin id="1677" dir="1" index="4" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/49 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="tmp_32_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="77" slack="0"/>
<pin id="1684" dir="0" index="1" bw="121" slack="0"/>
<pin id="1685" dir="0" index="2" bw="7" slack="0"/>
<pin id="1686" dir="0" index="3" bw="8" slack="0"/>
<pin id="1687" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/49 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="m_fix_V_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="71" slack="0"/>
<pin id="1694" dir="0" index="1" bw="121" slack="0"/>
<pin id="1695" dir="0" index="2" bw="7" slack="0"/>
<pin id="1696" dir="0" index="3" bw="8" slack="0"/>
<pin id="1697" dir="1" index="4" bw="71" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_V/49 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="m_fix_hi_V_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="16" slack="0"/>
<pin id="1704" dir="0" index="1" bw="121" slack="0"/>
<pin id="1705" dir="0" index="2" bw="8" slack="0"/>
<pin id="1706" dir="0" index="3" bw="8" slack="0"/>
<pin id="1707" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/49 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="p_Result_25_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1714" dir="0" index="1" bw="121" slack="0"/>
<pin id="1715" dir="0" index="2" bw="8" slack="0"/>
<pin id="1716" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/49 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="m_frac_l_V_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="130" slack="0"/>
<pin id="1722" dir="0" index="1" bw="78" slack="1"/>
<pin id="1723" dir="0" index="2" bw="1" slack="0"/>
<pin id="1724" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/50 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="m_fix_l_V1_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="129" slack="0"/>
<pin id="1729" dir="0" index="1" bw="77" slack="1"/>
<pin id="1730" dir="0" index="2" bw="1" slack="0"/>
<pin id="1731" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_fix_l_V1/50 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="r_V_15_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="16" slack="1"/>
<pin id="1736" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15/50 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="rhs_V_3_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="19" slack="0"/>
<pin id="1739" dir="0" index="1" bw="1" slack="1"/>
<pin id="1740" dir="0" index="2" bw="18" slack="0"/>
<pin id="1741" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/50 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="rhs_V_3_cast_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="19" slack="0"/>
<pin id="1746" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_cast/50 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="tmp_21_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="13" slack="0"/>
<pin id="1750" dir="0" index="1" bw="31" slack="0"/>
<pin id="1751" dir="0" index="2" bw="6" slack="0"/>
<pin id="1752" dir="0" index="3" bw="6" slack="0"/>
<pin id="1753" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/50 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="p_Result_17_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="0"/>
<pin id="1759" dir="0" index="1" bw="31" slack="0"/>
<pin id="1760" dir="0" index="2" bw="6" slack="0"/>
<pin id="1761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/50 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="tmp_44_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="31" slack="0"/>
<pin id="1766" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/50 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="tmp_17_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="18" slack="0"/>
<pin id="1769" dir="0" index="1" bw="18" slack="0"/>
<pin id="1770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/50 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="tmp_25_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="0"/>
<pin id="1775" dir="0" index="1" bw="13" slack="0"/>
<pin id="1776" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/50 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="tmp_26_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="0"/>
<pin id="1781" dir="0" index="1" bw="13" slack="0"/>
<pin id="1782" dir="0" index="2" bw="13" slack="0"/>
<pin id="1783" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/50 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="r_exp_V_3_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="1" slack="0"/>
<pin id="1789" dir="0" index="1" bw="13" slack="0"/>
<pin id="1790" dir="0" index="2" bw="13" slack="0"/>
<pin id="1791" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/50 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="tmp_75_cast_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="129" slack="0"/>
<pin id="1797" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_75_cast/50 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="tmp_35_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="130" slack="0"/>
<pin id="1801" dir="0" index="1" bw="130" slack="0"/>
<pin id="1802" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/50 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="r_V_34_cast_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="13" slack="1"/>
<pin id="1807" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_34_cast/51 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="grp_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="72" slack="0"/>
<pin id="1810" dir="0" index="1" bw="13" slack="0"/>
<pin id="1811" dir="1" index="2" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/51 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="m_fix_a_V_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="71" slack="0"/>
<pin id="1816" dir="0" index="1" bw="83" slack="0"/>
<pin id="1817" dir="0" index="2" bw="5" slack="0"/>
<pin id="1818" dir="0" index="3" bw="8" slack="0"/>
<pin id="1819" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a_V/55 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="lhs_V_7_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="71" slack="7"/>
<pin id="1826" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_7/56 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="rhs_V_4_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="71" slack="1"/>
<pin id="1829" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/56 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="ret_V_18_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="71" slack="0"/>
<pin id="1832" dir="0" index="1" bw="71" slack="0"/>
<pin id="1833" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_18/56 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="m_diff_hi_V_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="8" slack="0"/>
<pin id="1838" dir="0" index="1" bw="72" slack="0"/>
<pin id="1839" dir="0" index="2" bw="7" slack="0"/>
<pin id="1840" dir="0" index="3" bw="7" slack="0"/>
<pin id="1841" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/56 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="Z2_V_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="8" slack="0"/>
<pin id="1848" dir="0" index="1" bw="72" slack="0"/>
<pin id="1849" dir="0" index="2" bw="7" slack="0"/>
<pin id="1850" dir="0" index="3" bw="7" slack="0"/>
<pin id="1851" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/56 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="Z3_V_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="8" slack="0"/>
<pin id="1858" dir="0" index="1" bw="72" slack="0"/>
<pin id="1859" dir="0" index="2" bw="7" slack="0"/>
<pin id="1860" dir="0" index="3" bw="7" slack="0"/>
<pin id="1861" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/56 "/>
</bind>
</comp>

<comp id="1866" class="1004" name="Z4_V_fu_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="72" slack="0"/>
<pin id="1868" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/56 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="Z4_ind_V_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="8" slack="0"/>
<pin id="1872" dir="0" index="1" bw="72" slack="0"/>
<pin id="1873" dir="0" index="2" bw="6" slack="0"/>
<pin id="1874" dir="0" index="3" bw="7" slack="0"/>
<pin id="1875" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/56 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="tmp_1_i_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="8" slack="0"/>
<pin id="1882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/56 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="tmp_2_i_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="8" slack="0"/>
<pin id="1887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/56 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="f_Z4_V_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="10" slack="0"/>
<pin id="1892" dir="0" index="1" bw="26" slack="0"/>
<pin id="1893" dir="0" index="2" bw="6" slack="0"/>
<pin id="1894" dir="0" index="3" bw="6" slack="0"/>
<pin id="1895" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/57 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="lhs_V_16_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="35" slack="1"/>
<pin id="1902" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_16/57 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="rhs_V_15_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="10" slack="0"/>
<pin id="1905" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_15/57 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="ret_V_19_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="35" slack="0"/>
<pin id="1909" dir="0" index="1" bw="10" slack="0"/>
<pin id="1910" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/57 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="tmp_3_i_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="43" slack="0"/>
<pin id="1915" dir="0" index="1" bw="8" slack="2"/>
<pin id="1916" dir="0" index="2" bw="1" slack="0"/>
<pin id="1917" dir="0" index="3" bw="26" slack="1"/>
<pin id="1918" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/58 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="r_V_37_cast_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="43" slack="0"/>
<pin id="1923" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_37_cast/58 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="tmp_4_i_cast_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="36" slack="1"/>
<pin id="1927" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast/58 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="grp_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="43" slack="0"/>
<pin id="1930" dir="0" index="1" bw="36" slack="0"/>
<pin id="1931" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/58 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="tmp_34_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="20" slack="0"/>
<pin id="1936" dir="0" index="1" bw="79" slack="0"/>
<pin id="1937" dir="0" index="2" bw="7" slack="0"/>
<pin id="1938" dir="0" index="3" bw="8" slack="0"/>
<pin id="1939" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/59 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="tmp_9_i_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="8" slack="3"/>
<pin id="1946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/59 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="ret_V_20_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="43" slack="2"/>
<pin id="1950" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_20/60 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="tmp_7_i_cast_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="20" slack="1"/>
<pin id="1953" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_cast/60 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="tmp23_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="36" slack="3"/>
<pin id="1956" dir="0" index="1" bw="20" slack="0"/>
<pin id="1957" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/60 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="tmp23_cast_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="36" slack="0"/>
<pin id="1961" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp23_cast/60 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="exp_Z2P_m_1_V_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="36" slack="0"/>
<pin id="1965" dir="0" index="1" bw="43" slack="0"/>
<pin id="1966" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/60 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="tmp_39_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="40" slack="0"/>
<pin id="1971" dir="0" index="1" bw="42" slack="0"/>
<pin id="1972" dir="0" index="2" bw="3" slack="0"/>
<pin id="1973" dir="0" index="3" bw="7" slack="0"/>
<pin id="1974" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/60 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="tmp_11_i_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="49" slack="0"/>
<pin id="1981" dir="0" index="1" bw="8" slack="5"/>
<pin id="1982" dir="0" index="2" bw="1" slack="0"/>
<pin id="1983" dir="0" index="3" bw="40" slack="1"/>
<pin id="1984" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/61 "/>
</bind>
</comp>

<comp id="1987" class="1004" name="r_V_39_cast_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="49" slack="0"/>
<pin id="1989" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_39_cast/61 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="tmp_12_i_cast_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="44" slack="1"/>
<pin id="1993" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_i_cast/61 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="grp_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="49" slack="0"/>
<pin id="1996" dir="0" index="1" bw="44" slack="0"/>
<pin id="1997" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/61 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="tmp_19_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="8" slack="6"/>
<pin id="2002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/62 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="tmp_40_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="36" slack="0"/>
<pin id="2006" dir="0" index="1" bw="93" slack="0"/>
<pin id="2007" dir="0" index="2" bw="7" slack="0"/>
<pin id="2008" dir="0" index="3" bw="8" slack="0"/>
<pin id="2009" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/62 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="lhs_V_17_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="51" slack="0"/>
<pin id="2016" dir="0" index="1" bw="8" slack="7"/>
<pin id="2017" dir="0" index="2" bw="1" slack="0"/>
<pin id="2018" dir="0" index="3" bw="40" slack="3"/>
<pin id="2019" dir="0" index="4" bw="1" slack="0"/>
<pin id="2020" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_17/63 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="lhs_V_22_cast_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="51" slack="0"/>
<pin id="2026" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_22_cast/63 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="tmp_14_i_cast_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="36" slack="1"/>
<pin id="2030" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i_cast/63 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="tmp24_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="44" slack="3"/>
<pin id="2033" dir="0" index="1" bw="36" slack="0"/>
<pin id="2034" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/63 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="tmp24_cast_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="44" slack="0"/>
<pin id="2038" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp24_cast/63 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="exp_Z1P_m_1_l_V_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="44" slack="0"/>
<pin id="2042" dir="0" index="1" bw="51" slack="0"/>
<pin id="2043" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/63 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="exp_Z1P_m_1_V_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="50" slack="0"/>
<pin id="2048" dir="0" index="1" bw="52" slack="0"/>
<pin id="2049" dir="0" index="2" bw="3" slack="0"/>
<pin id="2050" dir="0" index="3" bw="7" slack="0"/>
<pin id="2051" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/63 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="exp_Z1_hi_V_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="50" slack="0"/>
<pin id="2058" dir="0" index="1" bw="58" slack="0"/>
<pin id="2059" dir="0" index="2" bw="5" slack="0"/>
<pin id="2060" dir="0" index="3" bw="7" slack="0"/>
<pin id="2061" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/63 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="r_V_20_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="50" slack="1"/>
<pin id="2068" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_20/64 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="tmp_27_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="50" slack="1"/>
<pin id="2071" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/64 "/>
</bind>
</comp>

<comp id="2072" class="1004" name="grp_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="50" slack="0"/>
<pin id="2074" dir="0" index="1" bw="50" slack="0"/>
<pin id="2075" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/64 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="lhs_V_8_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="58" slack="2"/>
<pin id="2080" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_8/65 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="ret_V_21_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="6" slack="0"/>
<pin id="2083" dir="0" index="1" bw="58" slack="0"/>
<pin id="2084" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_21/65 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="tmp_47_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="59" slack="0"/>
<pin id="2089" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/65 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="p_mux_cast_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="1" slack="65"/>
<pin id="2093" dir="0" index="1" bw="64" slack="0"/>
<pin id="2094" dir="0" index="2" bw="64" slack="0"/>
<pin id="2095" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_cast/66 "/>
</bind>
</comp>

<comp id="2098" class="1004" name="lhs_V_18_fu_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="108" slack="0"/>
<pin id="2100" dir="0" index="1" bw="59" slack="1"/>
<pin id="2101" dir="0" index="2" bw="1" slack="0"/>
<pin id="2102" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_18/66 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="rhs_V_5_cast_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="100" slack="1"/>
<pin id="2107" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast/66 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="tmp_29_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="100" slack="1"/>
<pin id="2110" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/66 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="tmp_30_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="107" slack="0"/>
<pin id="2113" dir="0" index="1" bw="58" slack="1"/>
<pin id="2114" dir="0" index="2" bw="1" slack="0"/>
<pin id="2115" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/66 "/>
</bind>
</comp>

<comp id="2118" class="1004" name="ret_V_22_fu_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="108" slack="0"/>
<pin id="2120" dir="0" index="1" bw="100" slack="0"/>
<pin id="2121" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/66 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="ret_V_38_cast_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="100" slack="0"/>
<pin id="2126" dir="0" index="1" bw="107" slack="0"/>
<pin id="2127" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38_cast/66 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="tmp_70_cast_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="59" slack="0"/>
<pin id="2132" dir="0" index="1" bw="108" slack="0"/>
<pin id="2133" dir="0" index="2" bw="7" slack="0"/>
<pin id="2134" dir="0" index="3" bw="8" slack="0"/>
<pin id="2135" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70_cast/66 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="tmp_48_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="1" slack="0"/>
<pin id="2142" dir="0" index="1" bw="107" slack="0"/>
<pin id="2143" dir="0" index="2" bw="8" slack="0"/>
<pin id="2144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/66 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="tmp_41_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="58" slack="0"/>
<pin id="2150" dir="0" index="1" bw="108" slack="0"/>
<pin id="2151" dir="0" index="2" bw="7" slack="0"/>
<pin id="2152" dir="0" index="3" bw="8" slack="0"/>
<pin id="2153" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/66 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="tmp_33_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="59" slack="0"/>
<pin id="2160" dir="0" index="1" bw="58" slack="0"/>
<pin id="2161" dir="0" index="2" bw="1" slack="0"/>
<pin id="2162" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/66 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="r_exp_V_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="1" slack="0"/>
<pin id="2168" dir="0" index="1" bw="13" slack="16"/>
<pin id="2169" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/66 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="p_01164_0_in_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="1" slack="0"/>
<pin id="2173" dir="0" index="1" bw="59" slack="0"/>
<pin id="2174" dir="0" index="2" bw="59" slack="0"/>
<pin id="2175" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_01164_0_in/66 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="r_exp_V_2_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="1" slack="0"/>
<pin id="2181" dir="0" index="1" bw="13" slack="16"/>
<pin id="2182" dir="0" index="2" bw="13" slack="0"/>
<pin id="2183" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/66 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="tmp_49_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="3" slack="0"/>
<pin id="2188" dir="0" index="1" bw="13" slack="0"/>
<pin id="2189" dir="0" index="2" bw="5" slack="0"/>
<pin id="2190" dir="0" index="3" bw="5" slack="0"/>
<pin id="2191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/66 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="icmp_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="3" slack="0"/>
<pin id="2198" dir="0" index="1" bw="3" slack="0"/>
<pin id="2199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/66 "/>
</bind>
</comp>

<comp id="2202" class="1004" name="or_cond1_fu_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="1" slack="16"/>
<pin id="2204" dir="0" index="1" bw="1" slack="0"/>
<pin id="2205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/66 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="tmp_37_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="13" slack="0"/>
<pin id="2209" dir="0" index="1" bw="13" slack="0"/>
<pin id="2210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/66 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="tmp_V_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="52" slack="0"/>
<pin id="2215" dir="0" index="1" bw="59" slack="0"/>
<pin id="2216" dir="0" index="2" bw="4" slack="0"/>
<pin id="2217" dir="0" index="3" bw="7" slack="0"/>
<pin id="2218" dir="1" index="4" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/66 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="tmp_51_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="13" slack="0"/>
<pin id="2225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/66 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="tmp_50_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="1" slack="0"/>
<pin id="2229" dir="0" index="1" bw="121" slack="17"/>
<pin id="2230" dir="0" index="2" bw="8" slack="0"/>
<pin id="2231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/66 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="p_cast_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="1" slack="0"/>
<pin id="2236" dir="0" index="1" bw="64" slack="0"/>
<pin id="2237" dir="0" index="2" bw="64" slack="0"/>
<pin id="2238" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast/66 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="out_exp_V_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="11" slack="0"/>
<pin id="2244" dir="0" index="1" bw="11" slack="1"/>
<pin id="2245" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/67 "/>
</bind>
</comp>

<comp id="2247" class="1004" name="p_Result_26_fu_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="64" slack="0"/>
<pin id="2249" dir="0" index="1" bw="1" slack="0"/>
<pin id="2250" dir="0" index="2" bw="11" slack="0"/>
<pin id="2251" dir="0" index="3" bw="52" slack="1"/>
<pin id="2252" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/67 "/>
</bind>
</comp>

<comp id="2257" class="1004" name="p_1_fu_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="64" slack="0"/>
<pin id="2259" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_1/67 "/>
</bind>
</comp>

<comp id="2261" class="1007" name="grp_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="31" slack="0"/>
<pin id="2263" dir="0" index="1" bw="16" slack="0"/>
<pin id="2264" dir="0" index="2" bw="19" slack="0"/>
<pin id="2265" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_32/50 ret_V_17/50 "/>
</bind>
</comp>

<comp id="2272" class="1005" name="tmp_V_4_reg_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="52" slack="1"/>
<pin id="2274" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="2278" class="1005" name="x_is_p1_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="1" slack="1"/>
<pin id="2280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="tmp_24_not_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="1" slack="65"/>
<pin id="2284" dir="1" index="1" bw="1" slack="65"/>
</pin_list>
<bind>
<opset="tmp_24_not "/>
</bind>
</comp>

<comp id="2287" class="1005" name="brmerge_reg_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="1" slack="1"/>
<pin id="2289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2291" class="1005" name="tmp_7_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="1" slack="1"/>
<pin id="2293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2295" class="1005" name="tmp_9_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="1" slack="1"/>
<pin id="2297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="tmp_20_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="1" slack="1"/>
<pin id="2301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2304" class="1005" name="b_exp_3_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="12" slack="43"/>
<pin id="2306" dir="1" index="1" bw="12" slack="43"/>
</pin_list>
<bind>
<opset="b_exp_3 "/>
</bind>
</comp>

<comp id="2309" class="1005" name="tmp_4_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="64" slack="45"/>
<pin id="2311" dir="1" index="1" bw="64" slack="45"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2314" class="1005" name="pow_reduce_anonymo_22_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="6" slack="1"/>
<pin id="2316" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_22 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="b_frac_V_1_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="54" slack="1"/>
<pin id="2321" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_V_1 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="b_frac_tilde_inverse_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="6" slack="1"/>
<pin id="2326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse "/>
</bind>
</comp>

<comp id="2329" class="1005" name="tmp_10_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="54" slack="1"/>
<pin id="2331" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="b_frac1_V1_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="54" slack="1"/>
<pin id="2336" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac1_V1 "/>
</bind>
</comp>

<comp id="2343" class="1005" name="a_V_reg_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="4" slack="1"/>
<pin id="2345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="2349" class="1005" name="r_V_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="75" slack="1"/>
<pin id="2351" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2354" class="1005" name="tmp_127_i_i_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="75" slack="1"/>
<pin id="2356" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127_i_i "/>
</bind>
</comp>

<comp id="2359" class="1005" name="r_V_24_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="75" slack="1"/>
<pin id="2361" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="p_Val2_13_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="73" slack="1"/>
<pin id="2366" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="a_V_1_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="6" slack="1"/>
<pin id="2372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="2376" class="1005" name="tmp_13_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="67" slack="6"/>
<pin id="2378" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2381" class="1005" name="r_V_2_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="79" slack="1"/>
<pin id="2383" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="2386" class="1005" name="tmp_123_i_i_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="79" slack="1"/>
<pin id="2388" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123_i_i "/>
</bind>
</comp>

<comp id="2391" class="1005" name="r_V_25_reg_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="79" slack="1"/>
<pin id="2393" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2396" class="1005" name="ret_V_i_i_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="82" slack="1"/>
<pin id="2398" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_i_i "/>
</bind>
</comp>

<comp id="2402" class="1005" name="a_V_2_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="6" slack="1"/>
<pin id="2404" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="tmp_38_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="76" slack="1"/>
<pin id="2410" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="ret_V_5_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="102" slack="5"/>
<pin id="2415" dir="1" index="1" bw="102" slack="5"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="r_V_4_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="89" slack="1"/>
<pin id="2420" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="tmp_142_i_i_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="89" slack="1"/>
<pin id="2425" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142_i_i "/>
</bind>
</comp>

<comp id="2428" class="1005" name="r_V_26_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="89" slack="1"/>
<pin id="2430" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="p_Val2_26_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="92" slack="1"/>
<pin id="2435" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="a_V_3_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="6" slack="1"/>
<pin id="2441" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_3 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="tmp_14_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="86" slack="1"/>
<pin id="2447" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="ret_V_7_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="121" slack="5"/>
<pin id="2452" dir="1" index="1" bw="121" slack="5"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="r_V_6_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="98" slack="1"/>
<pin id="2457" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="tmp_139_i_i_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="98" slack="1"/>
<pin id="2462" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139_i_i "/>
</bind>
</comp>

<comp id="2465" class="1005" name="r_V_27_reg_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="98" slack="1"/>
<pin id="2467" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2470" class="1005" name="p_Val2_33_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="87" slack="1"/>
<pin id="2472" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="2476" class="1005" name="a_V_4_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="6" slack="1"/>
<pin id="2478" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_4 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="tmp_18_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="81" slack="1"/>
<pin id="2484" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="ret_V_9_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="126" slack="5"/>
<pin id="2489" dir="1" index="1" bw="126" slack="5"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="r_V_8_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="93" slack="1"/>
<pin id="2494" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="tmp_136_i_i_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="93" slack="1"/>
<pin id="2499" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="tmp_136_i_i "/>
</bind>
</comp>

<comp id="2502" class="1005" name="r_V_28_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="93" slack="1"/>
<pin id="2504" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="2507" class="1005" name="p_Val2_40_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="82" slack="1"/>
<pin id="2509" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_40 "/>
</bind>
</comp>

<comp id="2513" class="1005" name="a_V_5_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="6" slack="1"/>
<pin id="2515" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_5 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="tmp_22_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="76" slack="1"/>
<pin id="2521" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="ret_V_11_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="131" slack="5"/>
<pin id="2526" dir="1" index="1" bw="131" slack="5"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="2529" class="1005" name="r_V_10_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="88" slack="1"/>
<pin id="2531" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="2534" class="1005" name="tmp_133_i_i_reg_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="88" slack="1"/>
<pin id="2536" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133_i_i "/>
</bind>
</comp>

<comp id="2539" class="1005" name="r_V_29_reg_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="88" slack="1"/>
<pin id="2541" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="2544" class="1005" name="p_Val2_47_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="77" slack="1"/>
<pin id="2546" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_47 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="a_V_6_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="6" slack="1"/>
<pin id="2552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_6 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="tmp_23_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="71" slack="6"/>
<pin id="2558" dir="1" index="1" bw="71" slack="6"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="2561" class="1005" name="r_V_12_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="83" slack="1"/>
<pin id="2563" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="tmp_130_i_i_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="83" slack="1"/>
<pin id="2568" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="tmp_130_i_i "/>
</bind>
</comp>

<comp id="2571" class="1005" name="tmp_46_cast_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="90" slack="1"/>
<pin id="2573" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="2576" class="1005" name="pow_reduce_anonymo_27_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="6" slack="1"/>
<pin id="2578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_27 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="pow_reduce_anonymo_28_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="6" slack="1"/>
<pin id="2583" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_28 "/>
</bind>
</comp>

<comp id="2586" class="1005" name="pow_reduce_anonymo_29_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="6" slack="1"/>
<pin id="2588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_29 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="r_V_30_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="83" slack="1"/>
<pin id="2593" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="2596" class="1005" name="pow_reduce_anonymo_30_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="6" slack="1"/>
<pin id="2598" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_30 "/>
</bind>
</comp>

<comp id="2601" class="1005" name="pow_reduce_anonymo_23_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="6" slack="1"/>
<pin id="2603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_23 "/>
</bind>
</comp>

<comp id="2606" class="1005" name="pow_reduce_anonymo_24_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="4" slack="1"/>
<pin id="2608" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_24 "/>
</bind>
</comp>

<comp id="2611" class="1005" name="pow_reduce_anonymo_25_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="6" slack="1"/>
<pin id="2613" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_25 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="pow_reduce_anonymo_26_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="6" slack="1"/>
<pin id="2618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_26 "/>
</bind>
</comp>

<comp id="2621" class="1005" name="p_Val2_32_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="92" slack="1"/>
<pin id="2623" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_32 "/>
</bind>
</comp>

<comp id="2626" class="1005" name="p_Val2_39_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="87" slack="1"/>
<pin id="2628" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_39 "/>
</bind>
</comp>

<comp id="2631" class="1005" name="tmp18_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="83" slack="1"/>
<pin id="2633" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="tmp18 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="tmp_24_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="72" slack="2"/>
<pin id="2638" dir="1" index="1" bw="72" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="ssdm_int_V_write_ass_7_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="40" slack="1"/>
<pin id="2643" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ssdm_int_V_write_ass_7 "/>
</bind>
</comp>

<comp id="2646" class="1005" name="tmp15_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="109" slack="1"/>
<pin id="2648" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="tmp15 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="tmp16_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="103" slack="1"/>
<pin id="2653" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="tmp19_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="93" slack="1"/>
<pin id="2658" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="tmp19 "/>
</bind>
</comp>

<comp id="2661" class="1005" name="tmp_15_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="79" slack="1"/>
<pin id="2663" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2666" class="1005" name="Elog2_V_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="90" slack="1"/>
<pin id="2668" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2671" class="1005" name="log_sum_V_1_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="109" slack="1"/>
<pin id="2673" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="2676" class="1005" name="tmp_16_reg_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="73" slack="1"/>
<pin id="2678" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2681" class="1005" name="ret_V_16_reg_2681">
<pin_list>
<pin id="2682" dir="0" index="0" bw="121" slack="17"/>
<pin id="2683" dir="1" index="1" bw="121" slack="17"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="2686" class="1005" name="tmp_28_reg_2686">
<pin_list>
<pin id="2687" dir="0" index="0" bw="78" slack="1"/>
<pin id="2688" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="2691" class="1005" name="tmp_32_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="77" slack="1"/>
<pin id="2693" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="2696" class="1005" name="m_fix_V_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="71" slack="7"/>
<pin id="2698" dir="1" index="1" bw="71" slack="7"/>
</pin_list>
<bind>
<opset="m_fix_V "/>
</bind>
</comp>

<comp id="2701" class="1005" name="m_fix_hi_V_reg_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="16" slack="1"/>
<pin id="2703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="2706" class="1005" name="p_Result_25_reg_2706">
<pin_list>
<pin id="2707" dir="0" index="0" bw="1" slack="1"/>
<pin id="2708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_25 "/>
</bind>
</comp>

<comp id="2711" class="1005" name="r_exp_V_3_reg_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="13" slack="1"/>
<pin id="2713" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="2718" class="1005" name="tmp_35_reg_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="1" slack="16"/>
<pin id="2720" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="r_V_34_cast_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="83" slack="1"/>
<pin id="2725" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_34_cast "/>
</bind>
</comp>

<comp id="2728" class="1005" name="m_fix_a_V_reg_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="71" slack="1"/>
<pin id="2730" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a_V "/>
</bind>
</comp>

<comp id="2733" class="1005" name="m_diff_hi_V_reg_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="8" slack="6"/>
<pin id="2735" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2738" class="1005" name="Z2_V_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="8" slack="3"/>
<pin id="2740" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2745" class="1005" name="Z3_V_reg_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="8" slack="2"/>
<pin id="2747" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2750" class="1005" name="Z4_V_reg_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="35" slack="1"/>
<pin id="2752" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="2755" class="1005" name="pow_reduce_anonymo_32_reg_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="8" slack="1"/>
<pin id="2757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_32 "/>
</bind>
</comp>

<comp id="2760" class="1005" name="pow_reduce_anonymo_34_reg_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="8" slack="1"/>
<pin id="2762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_34 "/>
</bind>
</comp>

<comp id="2765" class="1005" name="ret_V_19_reg_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="36" slack="1"/>
<pin id="2767" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="2771" class="1005" name="p_Val2_71_reg_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="26" slack="1"/>
<pin id="2773" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_71 "/>
</bind>
</comp>

<comp id="2776" class="1005" name="tmp_3_i_reg_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="43" slack="2"/>
<pin id="2778" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="2781" class="1005" name="r_V_37_cast_reg_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="79" slack="1"/>
<pin id="2783" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37_cast "/>
</bind>
</comp>

<comp id="2786" class="1005" name="tmp_4_i_cast_reg_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="79" slack="1"/>
<pin id="2788" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_cast "/>
</bind>
</comp>

<comp id="2791" class="1005" name="tmp_34_reg_2791">
<pin_list>
<pin id="2792" dir="0" index="0" bw="20" slack="1"/>
<pin id="2793" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="2796" class="1005" name="pow_reduce_anonymo_35_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="8" slack="1"/>
<pin id="2798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_35 "/>
</bind>
</comp>

<comp id="2801" class="1005" name="exp_Z2P_m_1_V_reg_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="44" slack="1"/>
<pin id="2803" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2807" class="1005" name="tmp_39_reg_2807">
<pin_list>
<pin id="2808" dir="0" index="0" bw="40" slack="1"/>
<pin id="2809" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="2813" class="1005" name="r_V_39_cast_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="93" slack="1"/>
<pin id="2815" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_39_cast "/>
</bind>
</comp>

<comp id="2818" class="1005" name="tmp_12_i_cast_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="93" slack="1"/>
<pin id="2820" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i_cast "/>
</bind>
</comp>

<comp id="2823" class="1005" name="pow_reduce_anonymo_31_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="8" slack="1"/>
<pin id="2825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_31 "/>
</bind>
</comp>

<comp id="2828" class="1005" name="tmp_40_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="36" slack="1"/>
<pin id="2830" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="2833" class="1005" name="exp_Z1_V_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="58" slack="2"/>
<pin id="2835" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2838" class="1005" name="exp_Z1P_m_1_V_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="50" slack="1"/>
<pin id="2840" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="2843" class="1005" name="exp_Z1_hi_V_reg_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="50" slack="1"/>
<pin id="2845" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="2848" class="1005" name="r_V_20_reg_2848">
<pin_list>
<pin id="2849" dir="0" index="0" bw="100" slack="1"/>
<pin id="2850" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="2853" class="1005" name="tmp_27_reg_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="100" slack="1"/>
<pin id="2855" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2858" class="1005" name="ret_V_21_reg_2858">
<pin_list>
<pin id="2859" dir="0" index="0" bw="59" slack="1"/>
<pin id="2860" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="2863" class="1005" name="r_V_36_reg_2863">
<pin_list>
<pin id="2864" dir="0" index="0" bw="100" slack="1"/>
<pin id="2865" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="2869" class="1005" name="tmp_47_reg_2869">
<pin_list>
<pin id="2870" dir="0" index="0" bw="58" slack="1"/>
<pin id="2871" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="2874" class="1005" name="p_mux_cast_reg_2874">
<pin_list>
<pin id="2875" dir="0" index="0" bw="64" slack="1"/>
<pin id="2876" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_mux_cast "/>
</bind>
</comp>

<comp id="2879" class="1005" name="or_cond1_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="1" slack="1"/>
<pin id="2881" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="2883" class="1005" name="tmp_37_reg_2883">
<pin_list>
<pin id="2884" dir="0" index="0" bw="1" slack="1"/>
<pin id="2885" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="2887" class="1005" name="tmp_V_reg_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="52" slack="1"/>
<pin id="2889" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="2892" class="1005" name="tmp_51_reg_2892">
<pin_list>
<pin id="2893" dir="0" index="0" bw="11" slack="1"/>
<pin id="2894" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="2897" class="1005" name="p_cast_reg_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="64" slack="1"/>
<pin id="2899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="410"><net_src comp="26" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="0" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="12" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="14" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="4" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="477" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="6" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="8" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="10" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="22" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="22" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="559"><net_src comp="24" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="64" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="20" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="360" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="394" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="64" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="602"><net_src comp="580" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="603"><net_src comp="580" pin="1"/><net_sink comp="586" pin=6"/></net>

<net id="604"><net_src comp="580" pin="1"/><net_sink comp="586" pin=8"/></net>

<net id="605"><net_src comp="64" pin="0"/><net_sink comp="586" pin=10"/></net>

<net id="609"><net_src comp="406" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="30" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="624"><net_src comp="32" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="606" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="36" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="606" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="618" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="38" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="628" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="642" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="610" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="44" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="654" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="654" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="610" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="618" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="46" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="628" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="42" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="678" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="618" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="50" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="52" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="690" pin="2"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="54" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="672" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="678" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="648" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="52" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="54" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="50" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="52" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="696" pin="2"/><net_sink comp="742" pin=2"/></net>

<net id="754"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="54" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="28" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="606" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="56" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="770"><net_src comp="58" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="606" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="60" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="56" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="778"><net_src comp="62" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="632" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="756" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="636" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="764" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="44" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="68" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="807"><net_src comp="70" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="44" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="793" pin="4"/><net_sink comp="813" pin=2"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="72" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="823" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="74" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="76" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="843"><net_src comp="78" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="80" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="851"><net_src comp="838" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="845" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="866"><net_src comp="82" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="76" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="874"><net_src comp="84" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="86" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="88" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="883"><net_src comp="90" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="86" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="80" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="889"><net_src comp="868" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="861" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="877" pin="4"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="886" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="903"><net_src comp="92" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="858" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="94" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="909"><net_src comp="898" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="890" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="906" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="931"><net_src comp="920" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="939"><net_src comp="96" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="98" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="100" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="949"><net_src comp="102" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="927" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="104" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="100" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="959"><net_src comp="106" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="927" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="98" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="962"><net_src comp="108" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="973"><net_src comp="966" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="963" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="110" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="112" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="987"><net_src comp="114" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="116" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="992"><net_src comp="982" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="975" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="989" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="993" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1008"><net_src comp="118" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="68" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1013"><net_src comp="1003" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="997" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1026"><net_src comp="120" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="122" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1029"><net_src comp="124" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1033"><net_src comp="1014" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="126" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="68" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1047"><net_src comp="128" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="130" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1049"><net_src comp="68" pin="0"/><net_sink comp="1041" pin=3"/></net>

<net id="1055"><net_src comp="132" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="94" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1060"><net_src comp="1050" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="1041" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="1057" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1061" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1077"><net_src comp="1034" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1071" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1092"><net_src comp="134" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="136" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1097"><net_src comp="1087" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1084" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1110"><net_src comp="138" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1112"><net_src comp="140" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1113"><net_src comp="142" pin="0"/><net_sink comp="1104" pin=3"/></net>

<net id="1120"><net_src comp="144" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1098" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="146" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="142" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1130"><net_src comp="148" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1098" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="140" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="150" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1139"><net_src comp="152" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="154" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1146"><net_src comp="156" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="158" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1151"><net_src comp="1141" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="1134" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1148" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1162" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1182"><net_src comp="160" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="48" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1187"><net_src comp="1177" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="1174" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1184" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1200"><net_src comp="162" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="164" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="166" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1210"><net_src comp="168" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1188" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="170" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="166" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1220"><net_src comp="172" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="1188" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="164" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1223"><net_src comp="174" pin="0"/><net_sink comp="1214" pin=3"/></net>

<net id="1229"><net_src comp="176" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="178" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1236"><net_src comp="180" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="182" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1241"><net_src comp="1231" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="1224" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1238" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1262"><net_src comp="1255" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1252" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1272"><net_src comp="184" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1273"><net_src comp="88" pin="0"/><net_sink comp="1267" pin=2"/></net>

<net id="1277"><net_src comp="1267" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1282"><net_src comp="1264" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="1274" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1290"><net_src comp="186" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="1278" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1292"><net_src comp="188" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1293"><net_src comp="190" pin="0"/><net_sink comp="1284" pin=3"/></net>

<net id="1300"><net_src comp="192" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="1278" pin="2"/><net_sink comp="1294" pin=1"/></net>

<net id="1302"><net_src comp="166" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1303"><net_src comp="190" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1310"><net_src comp="194" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1278" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1312"><net_src comp="188" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1313"><net_src comp="196" pin="0"/><net_sink comp="1304" pin=3"/></net>

<net id="1319"><net_src comp="198" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="200" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1326"><net_src comp="202" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="204" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1331"><net_src comp="1321" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="1314" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1328" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1332" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1352"><net_src comp="1345" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="1342" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1362"><net_src comp="206" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="208" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1367"><net_src comp="1357" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1372"><net_src comp="1354" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1364" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1380"><net_src comp="210" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1381"><net_src comp="1368" pin="2"/><net_sink comp="1374" pin=1"/></net>

<net id="1382"><net_src comp="212" pin="0"/><net_sink comp="1374" pin=2"/></net>

<net id="1383"><net_src comp="214" pin="0"/><net_sink comp="1374" pin=3"/></net>

<net id="1390"><net_src comp="216" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="1368" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1392"><net_src comp="190" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1393"><net_src comp="214" pin="0"/><net_sink comp="1384" pin=3"/></net>

<net id="1400"><net_src comp="218" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="1368" pin="2"/><net_sink comp="1394" pin=1"/></net>

<net id="1402"><net_src comp="212" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1403"><net_src comp="220" pin="0"/><net_sink comp="1394" pin=3"/></net>

<net id="1414"><net_src comp="1407" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="1404" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1423"><net_src comp="222" pin="0"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="1416" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1428"><net_src comp="1425" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1432"><net_src comp="1429" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1436"><net_src comp="1433" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1440"><net_src comp="1437" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1444"><net_src comp="1441" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1448"><net_src comp="1445" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1452"><net_src comp="1449" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1456"><net_src comp="458" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1462"><net_src comp="224" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="226" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1469"><net_src comp="228" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1470"><net_src comp="64" pin="0"/><net_sink comp="1464" pin=2"/></net>

<net id="1474"><net_src comp="1464" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1478"><net_src comp="1457" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1483"><net_src comp="1471" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="1475" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1490"><net_src comp="230" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1491"><net_src comp="232" pin="0"/><net_sink comp="1485" pin=2"/></net>

<net id="1495"><net_src comp="1485" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1500"><net_src comp="1479" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1501"><net_src comp="1492" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1505"><net_src comp="471" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1510"><net_src comp="1453" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1502" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1518"><net_src comp="234" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="1496" pin="2"/><net_sink comp="1512" pin=1"/></net>

<net id="1520"><net_src comp="236" pin="0"/><net_sink comp="1512" pin=2"/></net>

<net id="1521"><net_src comp="238" pin="0"/><net_sink comp="1512" pin=3"/></net>

<net id="1528"><net_src comp="240" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1529"><net_src comp="1496" pin="2"/><net_sink comp="1522" pin=1"/></net>

<net id="1530"><net_src comp="146" pin="0"/><net_sink comp="1522" pin=2"/></net>

<net id="1531"><net_src comp="238" pin="0"/><net_sink comp="1522" pin=3"/></net>

<net id="1535"><net_src comp="497" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="510" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="523" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1554"><net_src comp="1532" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="484" pin="3"/><net_sink comp="1550" pin=1"/></net>

<net id="1560"><net_src comp="1536" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1540" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="1566"><net_src comp="1544" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="1547" pin="1"/><net_sink comp="1562" pin=1"/></net>

<net id="1575"><net_src comp="1568" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="1562" pin="2"/><net_sink comp="1571" pin=1"/></net>

<net id="1584"><net_src comp="1577" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1585"><net_src comp="1577" pin="1"/><net_sink comp="1580" pin=1"/></net>

<net id="1592"><net_src comp="242" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1593"><net_src comp="1580" pin="2"/><net_sink comp="1586" pin=1"/></net>

<net id="1594"><net_src comp="244" pin="0"/><net_sink comp="1586" pin=2"/></net>

<net id="1595"><net_src comp="246" pin="0"/><net_sink comp="1586" pin=3"/></net>

<net id="1603"><net_src comp="1596" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1611"><net_src comp="1604" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1612"><net_src comp="1599" pin="2"/><net_sink comp="1607" pin=1"/></net>

<net id="1618"><net_src comp="248" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1619"><net_src comp="250" pin="0"/><net_sink comp="1613" pin=2"/></net>

<net id="1623"><net_src comp="1613" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1631"><net_src comp="1620" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="1624" pin="1"/><net_sink comp="1627" pin=1"/></net>

<net id="1639"><net_src comp="252" pin="0"/><net_sink comp="1633" pin=0"/></net>

<net id="1640"><net_src comp="1627" pin="2"/><net_sink comp="1633" pin=1"/></net>

<net id="1641"><net_src comp="254" pin="0"/><net_sink comp="1633" pin=2"/></net>

<net id="1642"><net_src comp="256" pin="0"/><net_sink comp="1633" pin=3"/></net>

<net id="1654"><net_src comp="258" pin="0"/><net_sink comp="1649" pin=0"/></net>

<net id="1655"><net_src comp="260" pin="0"/><net_sink comp="1649" pin=2"/></net>

<net id="1659"><net_src comp="1649" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1664"><net_src comp="1656" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1665"><net_src comp="1643" pin="1"/><net_sink comp="1660" pin=1"/></net>

<net id="1670"><net_src comp="1660" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1671"><net_src comp="1646" pin="1"/><net_sink comp="1666" pin=1"/></net>

<net id="1678"><net_src comp="262" pin="0"/><net_sink comp="1672" pin=0"/></net>

<net id="1679"><net_src comp="1666" pin="2"/><net_sink comp="1672" pin=1"/></net>

<net id="1680"><net_src comp="264" pin="0"/><net_sink comp="1672" pin=2"/></net>

<net id="1681"><net_src comp="166" pin="0"/><net_sink comp="1672" pin=3"/></net>

<net id="1688"><net_src comp="266" pin="0"/><net_sink comp="1682" pin=0"/></net>

<net id="1689"><net_src comp="1666" pin="2"/><net_sink comp="1682" pin=1"/></net>

<net id="1690"><net_src comp="264" pin="0"/><net_sink comp="1682" pin=2"/></net>

<net id="1691"><net_src comp="196" pin="0"/><net_sink comp="1682" pin=3"/></net>

<net id="1698"><net_src comp="268" pin="0"/><net_sink comp="1692" pin=0"/></net>

<net id="1699"><net_src comp="1666" pin="2"/><net_sink comp="1692" pin=1"/></net>

<net id="1700"><net_src comp="270" pin="0"/><net_sink comp="1692" pin=2"/></net>

<net id="1701"><net_src comp="196" pin="0"/><net_sink comp="1692" pin=3"/></net>

<net id="1708"><net_src comp="272" pin="0"/><net_sink comp="1702" pin=0"/></net>

<net id="1709"><net_src comp="1666" pin="2"/><net_sink comp="1702" pin=1"/></net>

<net id="1710"><net_src comp="274" pin="0"/><net_sink comp="1702" pin=2"/></net>

<net id="1711"><net_src comp="196" pin="0"/><net_sink comp="1702" pin=3"/></net>

<net id="1717"><net_src comp="276" pin="0"/><net_sink comp="1712" pin=0"/></net>

<net id="1718"><net_src comp="1666" pin="2"/><net_sink comp="1712" pin=1"/></net>

<net id="1719"><net_src comp="196" pin="0"/><net_sink comp="1712" pin=2"/></net>

<net id="1725"><net_src comp="278" pin="0"/><net_sink comp="1720" pin=0"/></net>

<net id="1726"><net_src comp="42" pin="0"/><net_sink comp="1720" pin=2"/></net>

<net id="1732"><net_src comp="280" pin="0"/><net_sink comp="1727" pin=0"/></net>

<net id="1733"><net_src comp="42" pin="0"/><net_sink comp="1727" pin=2"/></net>

<net id="1742"><net_src comp="284" pin="0"/><net_sink comp="1737" pin=0"/></net>

<net id="1743"><net_src comp="154" pin="0"/><net_sink comp="1737" pin=2"/></net>

<net id="1747"><net_src comp="1737" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1754"><net_src comp="286" pin="0"/><net_sink comp="1748" pin=0"/></net>

<net id="1755"><net_src comp="288" pin="0"/><net_sink comp="1748" pin=2"/></net>

<net id="1756"><net_src comp="290" pin="0"/><net_sink comp="1748" pin=3"/></net>

<net id="1762"><net_src comp="292" pin="0"/><net_sink comp="1757" pin=0"/></net>

<net id="1763"><net_src comp="290" pin="0"/><net_sink comp="1757" pin=2"/></net>

<net id="1771"><net_src comp="1764" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1772"><net_src comp="294" pin="0"/><net_sink comp="1767" pin=1"/></net>

<net id="1777"><net_src comp="296" pin="0"/><net_sink comp="1773" pin=0"/></net>

<net id="1778"><net_src comp="1748" pin="4"/><net_sink comp="1773" pin=1"/></net>

<net id="1784"><net_src comp="1767" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1785"><net_src comp="1748" pin="4"/><net_sink comp="1779" pin=1"/></net>

<net id="1786"><net_src comp="1773" pin="2"/><net_sink comp="1779" pin=2"/></net>

<net id="1792"><net_src comp="1757" pin="3"/><net_sink comp="1787" pin=0"/></net>

<net id="1793"><net_src comp="1779" pin="3"/><net_sink comp="1787" pin=1"/></net>

<net id="1794"><net_src comp="1748" pin="4"/><net_sink comp="1787" pin=2"/></net>

<net id="1798"><net_src comp="1727" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1803"><net_src comp="1795" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="1804"><net_src comp="1720" pin="3"/><net_sink comp="1799" pin=1"/></net>

<net id="1812"><net_src comp="298" pin="0"/><net_sink comp="1808" pin=0"/></net>

<net id="1813"><net_src comp="1805" pin="1"/><net_sink comp="1808" pin=1"/></net>

<net id="1820"><net_src comp="300" pin="0"/><net_sink comp="1814" pin=0"/></net>

<net id="1821"><net_src comp="1808" pin="2"/><net_sink comp="1814" pin=1"/></net>

<net id="1822"><net_src comp="302" pin="0"/><net_sink comp="1814" pin=2"/></net>

<net id="1823"><net_src comp="304" pin="0"/><net_sink comp="1814" pin=3"/></net>

<net id="1834"><net_src comp="1824" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="1827" pin="1"/><net_sink comp="1830" pin=1"/></net>

<net id="1842"><net_src comp="306" pin="0"/><net_sink comp="1836" pin=0"/></net>

<net id="1843"><net_src comp="1830" pin="2"/><net_sink comp="1836" pin=1"/></net>

<net id="1844"><net_src comp="56" pin="0"/><net_sink comp="1836" pin=2"/></net>

<net id="1845"><net_src comp="308" pin="0"/><net_sink comp="1836" pin=3"/></net>

<net id="1852"><net_src comp="306" pin="0"/><net_sink comp="1846" pin=0"/></net>

<net id="1853"><net_src comp="1830" pin="2"/><net_sink comp="1846" pin=1"/></net>

<net id="1854"><net_src comp="264" pin="0"/><net_sink comp="1846" pin=2"/></net>

<net id="1855"><net_src comp="74" pin="0"/><net_sink comp="1846" pin=3"/></net>

<net id="1862"><net_src comp="306" pin="0"/><net_sink comp="1856" pin=0"/></net>

<net id="1863"><net_src comp="1830" pin="2"/><net_sink comp="1856" pin=1"/></net>

<net id="1864"><net_src comp="310" pin="0"/><net_sink comp="1856" pin=2"/></net>

<net id="1865"><net_src comp="312" pin="0"/><net_sink comp="1856" pin=3"/></net>

<net id="1869"><net_src comp="1830" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1876"><net_src comp="306" pin="0"/><net_sink comp="1870" pin=0"/></net>

<net id="1877"><net_src comp="1830" pin="2"/><net_sink comp="1870" pin=1"/></net>

<net id="1878"><net_src comp="314" pin="0"/><net_sink comp="1870" pin=2"/></net>

<net id="1879"><net_src comp="164" pin="0"/><net_sink comp="1870" pin=3"/></net>

<net id="1883"><net_src comp="1870" pin="4"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1888"><net_src comp="1856" pin="4"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1896"><net_src comp="316" pin="0"/><net_sink comp="1890" pin=0"/></net>

<net id="1897"><net_src comp="536" pin="3"/><net_sink comp="1890" pin=1"/></net>

<net id="1898"><net_src comp="318" pin="0"/><net_sink comp="1890" pin=2"/></net>

<net id="1899"><net_src comp="320" pin="0"/><net_sink comp="1890" pin=3"/></net>

<net id="1906"><net_src comp="1890" pin="4"/><net_sink comp="1903" pin=0"/></net>

<net id="1911"><net_src comp="1900" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="1903" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="1919"><net_src comp="322" pin="0"/><net_sink comp="1913" pin=0"/></net>

<net id="1920"><net_src comp="324" pin="0"/><net_sink comp="1913" pin=2"/></net>

<net id="1924"><net_src comp="1913" pin="4"/><net_sink comp="1921" pin=0"/></net>

<net id="1932"><net_src comp="1921" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1933"><net_src comp="1925" pin="1"/><net_sink comp="1928" pin=1"/></net>

<net id="1940"><net_src comp="326" pin="0"/><net_sink comp="1934" pin=0"/></net>

<net id="1941"><net_src comp="1928" pin="2"/><net_sink comp="1934" pin=1"/></net>

<net id="1942"><net_src comp="328" pin="0"/><net_sink comp="1934" pin=2"/></net>

<net id="1943"><net_src comp="330" pin="0"/><net_sink comp="1934" pin=3"/></net>

<net id="1947"><net_src comp="1944" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1958"><net_src comp="1951" pin="1"/><net_sink comp="1954" pin=1"/></net>

<net id="1962"><net_src comp="1954" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1967"><net_src comp="1959" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1968"><net_src comp="1948" pin="1"/><net_sink comp="1963" pin=1"/></net>

<net id="1975"><net_src comp="332" pin="0"/><net_sink comp="1969" pin=0"/></net>

<net id="1976"><net_src comp="561" pin="3"/><net_sink comp="1969" pin=1"/></net>

<net id="1977"><net_src comp="334" pin="0"/><net_sink comp="1969" pin=2"/></net>

<net id="1978"><net_src comp="336" pin="0"/><net_sink comp="1969" pin=3"/></net>

<net id="1985"><net_src comp="338" pin="0"/><net_sink comp="1979" pin=0"/></net>

<net id="1986"><net_src comp="68" pin="0"/><net_sink comp="1979" pin=2"/></net>

<net id="1990"><net_src comp="1979" pin="4"/><net_sink comp="1987" pin=0"/></net>

<net id="1998"><net_src comp="1987" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="1991" pin="1"/><net_sink comp="1994" pin=1"/></net>

<net id="2003"><net_src comp="2000" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="2010"><net_src comp="340" pin="0"/><net_sink comp="2004" pin=0"/></net>

<net id="2011"><net_src comp="1994" pin="2"/><net_sink comp="2004" pin=1"/></net>

<net id="2012"><net_src comp="342" pin="0"/><net_sink comp="2004" pin=2"/></net>

<net id="2013"><net_src comp="344" pin="0"/><net_sink comp="2004" pin=3"/></net>

<net id="2021"><net_src comp="346" pin="0"/><net_sink comp="2014" pin=0"/></net>

<net id="2022"><net_src comp="68" pin="0"/><net_sink comp="2014" pin=2"/></net>

<net id="2023"><net_src comp="348" pin="0"/><net_sink comp="2014" pin=4"/></net>

<net id="2027"><net_src comp="2014" pin="5"/><net_sink comp="2024" pin=0"/></net>

<net id="2035"><net_src comp="2028" pin="1"/><net_sink comp="2031" pin=1"/></net>

<net id="2039"><net_src comp="2031" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2044"><net_src comp="2036" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2045"><net_src comp="2024" pin="1"/><net_sink comp="2040" pin=1"/></net>

<net id="2052"><net_src comp="350" pin="0"/><net_sink comp="2046" pin=0"/></net>

<net id="2053"><net_src comp="2040" pin="2"/><net_sink comp="2046" pin=1"/></net>

<net id="2054"><net_src comp="334" pin="0"/><net_sink comp="2046" pin=2"/></net>

<net id="2055"><net_src comp="56" pin="0"/><net_sink comp="2046" pin=3"/></net>

<net id="2062"><net_src comp="352" pin="0"/><net_sink comp="2056" pin=0"/></net>

<net id="2063"><net_src comp="574" pin="3"/><net_sink comp="2056" pin=1"/></net>

<net id="2064"><net_src comp="354" pin="0"/><net_sink comp="2056" pin=2"/></net>

<net id="2065"><net_src comp="342" pin="0"/><net_sink comp="2056" pin=3"/></net>

<net id="2076"><net_src comp="2066" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2077"><net_src comp="2069" pin="1"/><net_sink comp="2072" pin=1"/></net>

<net id="2085"><net_src comp="356" pin="0"/><net_sink comp="2081" pin=0"/></net>

<net id="2086"><net_src comp="2078" pin="1"/><net_sink comp="2081" pin=1"/></net>

<net id="2090"><net_src comp="2081" pin="2"/><net_sink comp="2087" pin=0"/></net>

<net id="2096"><net_src comp="358" pin="0"/><net_sink comp="2091" pin=1"/></net>

<net id="2097"><net_src comp="360" pin="0"/><net_sink comp="2091" pin=2"/></net>

<net id="2103"><net_src comp="362" pin="0"/><net_sink comp="2098" pin=0"/></net>

<net id="2104"><net_src comp="364" pin="0"/><net_sink comp="2098" pin=2"/></net>

<net id="2116"><net_src comp="366" pin="0"/><net_sink comp="2111" pin=0"/></net>

<net id="2117"><net_src comp="364" pin="0"/><net_sink comp="2111" pin=2"/></net>

<net id="2122"><net_src comp="2098" pin="3"/><net_sink comp="2118" pin=0"/></net>

<net id="2123"><net_src comp="2105" pin="1"/><net_sink comp="2118" pin=1"/></net>

<net id="2128"><net_src comp="2108" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="2111" pin="3"/><net_sink comp="2124" pin=1"/></net>

<net id="2136"><net_src comp="368" pin="0"/><net_sink comp="2130" pin=0"/></net>

<net id="2137"><net_src comp="2118" pin="2"/><net_sink comp="2130" pin=1"/></net>

<net id="2138"><net_src comp="270" pin="0"/><net_sink comp="2130" pin=2"/></net>

<net id="2139"><net_src comp="370" pin="0"/><net_sink comp="2130" pin=3"/></net>

<net id="2145"><net_src comp="372" pin="0"/><net_sink comp="2140" pin=0"/></net>

<net id="2146"><net_src comp="2124" pin="2"/><net_sink comp="2140" pin=1"/></net>

<net id="2147"><net_src comp="374" pin="0"/><net_sink comp="2140" pin=2"/></net>

<net id="2154"><net_src comp="376" pin="0"/><net_sink comp="2148" pin=0"/></net>

<net id="2155"><net_src comp="2118" pin="2"/><net_sink comp="2148" pin=1"/></net>

<net id="2156"><net_src comp="270" pin="0"/><net_sink comp="2148" pin=2"/></net>

<net id="2157"><net_src comp="374" pin="0"/><net_sink comp="2148" pin=3"/></net>

<net id="2163"><net_src comp="378" pin="0"/><net_sink comp="2158" pin=0"/></net>

<net id="2164"><net_src comp="2148" pin="4"/><net_sink comp="2158" pin=1"/></net>

<net id="2165"><net_src comp="68" pin="0"/><net_sink comp="2158" pin=2"/></net>

<net id="2170"><net_src comp="380" pin="0"/><net_sink comp="2166" pin=0"/></net>

<net id="2176"><net_src comp="2140" pin="3"/><net_sink comp="2171" pin=0"/></net>

<net id="2177"><net_src comp="2130" pin="4"/><net_sink comp="2171" pin=1"/></net>

<net id="2178"><net_src comp="2158" pin="3"/><net_sink comp="2171" pin=2"/></net>

<net id="2184"><net_src comp="2140" pin="3"/><net_sink comp="2179" pin=0"/></net>

<net id="2185"><net_src comp="2166" pin="2"/><net_sink comp="2179" pin=2"/></net>

<net id="2192"><net_src comp="382" pin="0"/><net_sink comp="2186" pin=0"/></net>

<net id="2193"><net_src comp="2179" pin="3"/><net_sink comp="2186" pin=1"/></net>

<net id="2194"><net_src comp="140" pin="0"/><net_sink comp="2186" pin=2"/></net>

<net id="2195"><net_src comp="302" pin="0"/><net_sink comp="2186" pin=3"/></net>

<net id="2200"><net_src comp="2186" pin="4"/><net_sink comp="2196" pin=0"/></net>

<net id="2201"><net_src comp="384" pin="0"/><net_sink comp="2196" pin=1"/></net>

<net id="2206"><net_src comp="2196" pin="2"/><net_sink comp="2202" pin=1"/></net>

<net id="2211"><net_src comp="2179" pin="3"/><net_sink comp="2207" pin=0"/></net>

<net id="2212"><net_src comp="386" pin="0"/><net_sink comp="2207" pin=1"/></net>

<net id="2219"><net_src comp="388" pin="0"/><net_sink comp="2213" pin=0"/></net>

<net id="2220"><net_src comp="2171" pin="3"/><net_sink comp="2213" pin=1"/></net>

<net id="2221"><net_src comp="390" pin="0"/><net_sink comp="2213" pin=2"/></net>

<net id="2222"><net_src comp="392" pin="0"/><net_sink comp="2213" pin=3"/></net>

<net id="2226"><net_src comp="2179" pin="3"/><net_sink comp="2223" pin=0"/></net>

<net id="2232"><net_src comp="276" pin="0"/><net_sink comp="2227" pin=0"/></net>

<net id="2233"><net_src comp="166" pin="0"/><net_sink comp="2227" pin=2"/></net>

<net id="2239"><net_src comp="2227" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2240"><net_src comp="64" pin="0"/><net_sink comp="2234" pin=1"/></net>

<net id="2241"><net_src comp="394" pin="0"/><net_sink comp="2234" pin=2"/></net>

<net id="2246"><net_src comp="402" pin="0"/><net_sink comp="2242" pin=0"/></net>

<net id="2253"><net_src comp="404" pin="0"/><net_sink comp="2247" pin=0"/></net>

<net id="2254"><net_src comp="68" pin="0"/><net_sink comp="2247" pin=1"/></net>

<net id="2255"><net_src comp="2242" pin="2"/><net_sink comp="2247" pin=2"/></net>

<net id="2256"><net_src comp="2247" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="2260"><net_src comp="586" pin="14"/><net_sink comp="2257" pin=0"/></net>

<net id="2266"><net_src comp="282" pin="0"/><net_sink comp="2261" pin=0"/></net>

<net id="2267"><net_src comp="1734" pin="1"/><net_sink comp="2261" pin=1"/></net>

<net id="2268"><net_src comp="1744" pin="1"/><net_sink comp="2261" pin=2"/></net>

<net id="2269"><net_src comp="2261" pin="3"/><net_sink comp="1748" pin=1"/></net>

<net id="2270"><net_src comp="2261" pin="3"/><net_sink comp="1757" pin=1"/></net>

<net id="2271"><net_src comp="2261" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="2275"><net_src comp="628" pin="1"/><net_sink comp="2272" pin=0"/></net>

<net id="2276"><net_src comp="2272" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="2277"><net_src comp="2272" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="2281"><net_src comp="666" pin="2"/><net_sink comp="2278" pin=0"/></net>

<net id="2285"><net_src comp="710" pin="2"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2290"><net_src comp="716" pin="2"/><net_sink comp="2287" pin=0"/></net>

<net id="2294"><net_src comp="736" pin="2"/><net_sink comp="2291" pin=0"/></net>

<net id="2298"><net_src comp="750" pin="2"/><net_sink comp="2295" pin=0"/></net>

<net id="2302"><net_src comp="756" pin="3"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="2307"><net_src comp="780" pin="3"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="2312"><net_src comp="788" pin="1"/><net_sink comp="2309" pin=0"/></net>

<net id="2313"><net_src comp="2309" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="2317"><net_src comp="412" pin="3"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2322"><net_src comp="813" pin="3"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="2327"><net_src comp="419" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="2332"><net_src comp="820" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="2337"><net_src comp="823" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="2339"><net_src comp="2334" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="2340"><net_src comp="2334" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="2341"><net_src comp="2334" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="2342"><net_src comp="2334" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="2346"><net_src comp="828" pin="4"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="2348"><net_src comp="2343" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="2352"><net_src comp="845" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="2357"><net_src comp="848" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2362"><net_src comp="852" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="2367"><net_src comp="933" pin="4"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="2369"><net_src comp="2364" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="2373"><net_src comp="943" pin="4"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="2375"><net_src comp="2370" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="2379"><net_src comp="953" pin="4"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="2384"><net_src comp="963" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="2389"><net_src comp="966" pin="1"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="2394"><net_src comp="969" pin="2"/><net_sink comp="2391" pin=0"/></net>

<net id="2395"><net_src comp="2391" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="2399"><net_src comp="1014" pin="2"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="2401"><net_src comp="2396" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="2405"><net_src comp="1020" pin="4"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="2407"><net_src comp="2402" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="2411"><net_src comp="1030" pin="1"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="2416"><net_src comp="1065" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="2421"><net_src comp="1071" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="2426"><net_src comp="1074" pin="1"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="2431"><net_src comp="1078" pin="2"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="2436"><net_src comp="1104" pin="4"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="2438"><net_src comp="2433" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="2442"><net_src comp="1114" pin="4"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="2444"><net_src comp="2439" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="2448"><net_src comp="1124" pin="4"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="2453"><net_src comp="1156" pin="2"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="2458"><net_src comp="1162" pin="1"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="2463"><net_src comp="1165" pin="1"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="2468"><net_src comp="1168" pin="2"/><net_sink comp="2465" pin=0"/></net>

<net id="2469"><net_src comp="2465" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="2473"><net_src comp="1194" pin="4"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="1224" pin=2"/></net>

<net id="2475"><net_src comp="2470" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="2479"><net_src comp="1204" pin="4"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="2481"><net_src comp="2476" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="2485"><net_src comp="1214" pin="4"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="2490"><net_src comp="1246" pin="2"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="2495"><net_src comp="1252" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="2500"><net_src comp="1255" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="2505"><net_src comp="1258" pin="2"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="2510"><net_src comp="1284" pin="4"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="1314" pin=2"/></net>

<net id="2512"><net_src comp="2507" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2516"><net_src comp="1294" pin="4"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="2518"><net_src comp="2513" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="2522"><net_src comp="1304" pin="4"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="2527"><net_src comp="1336" pin="2"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="2532"><net_src comp="1342" pin="1"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="2537"><net_src comp="1345" pin="1"/><net_sink comp="2534" pin=0"/></net>

<net id="2538"><net_src comp="2534" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="2542"><net_src comp="1348" pin="2"/><net_sink comp="2539" pin=0"/></net>

<net id="2543"><net_src comp="2539" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="2547"><net_src comp="1374" pin="4"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="2549"><net_src comp="2544" pin="1"/><net_sink comp="1457" pin=2"/></net>

<net id="2553"><net_src comp="1384" pin="4"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="2555"><net_src comp="2550" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="2559"><net_src comp="1394" pin="4"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="2564"><net_src comp="1404" pin="1"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="2569"><net_src comp="1407" pin="1"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2574"><net_src comp="1416" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="2579"><net_src comp="425" pin="3"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="2584"><net_src comp="438" pin="3"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="2589"><net_src comp="451" pin="3"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="2594"><net_src comp="1410" pin="2"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="1485" pin=1"/></net>

<net id="2599"><net_src comp="464" pin="3"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="2604"><net_src comp="477" pin="3"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="2609"><net_src comp="490" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2610"><net_src comp="2606" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="2614"><net_src comp="503" pin="3"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="2619"><net_src comp="516" pin="3"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="2624"><net_src comp="432" pin="3"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="2629"><net_src comp="445" pin="3"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="2634"><net_src comp="1506" pin="2"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="2639"><net_src comp="1512" pin="4"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="2644"><net_src comp="1522" pin="4"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="2649"><net_src comp="1550" pin="2"/><net_sink comp="2646" pin=0"/></net>

<net id="2650"><net_src comp="2646" pin="1"/><net_sink comp="1599" pin=1"/></net>

<net id="2654"><net_src comp="1556" pin="2"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="2659"><net_src comp="1571" pin="2"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="2664"><net_src comp="1586" pin="4"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="2669"><net_src comp="1419" pin="2"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="1649" pin=1"/></net>

<net id="2674"><net_src comp="1607" pin="2"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="2679"><net_src comp="1633" pin="4"/><net_sink comp="2676" pin=0"/></net>

<net id="2680"><net_src comp="2676" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="2684"><net_src comp="1666" pin="2"/><net_sink comp="2681" pin=0"/></net>

<net id="2685"><net_src comp="2681" pin="1"/><net_sink comp="2227" pin=1"/></net>

<net id="2689"><net_src comp="1672" pin="4"/><net_sink comp="2686" pin=0"/></net>

<net id="2690"><net_src comp="2686" pin="1"/><net_sink comp="1720" pin=1"/></net>

<net id="2694"><net_src comp="1682" pin="4"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="2699"><net_src comp="1692" pin="4"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="2704"><net_src comp="1702" pin="4"/><net_sink comp="2701" pin=0"/></net>

<net id="2705"><net_src comp="2701" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="2709"><net_src comp="1712" pin="3"/><net_sink comp="2706" pin=0"/></net>

<net id="2710"><net_src comp="2706" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="2714"><net_src comp="1787" pin="3"/><net_sink comp="2711" pin=0"/></net>

<net id="2715"><net_src comp="2711" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="2716"><net_src comp="2711" pin="1"/><net_sink comp="2166" pin=1"/></net>

<net id="2717"><net_src comp="2711" pin="1"/><net_sink comp="2179" pin=1"/></net>

<net id="2721"><net_src comp="1799" pin="2"/><net_sink comp="2718" pin=0"/></net>

<net id="2722"><net_src comp="2718" pin="1"/><net_sink comp="2202" pin=0"/></net>

<net id="2726"><net_src comp="1805" pin="1"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="1808" pin=1"/></net>

<net id="2731"><net_src comp="1814" pin="4"/><net_sink comp="2728" pin=0"/></net>

<net id="2732"><net_src comp="2728" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="2736"><net_src comp="1836" pin="4"/><net_sink comp="2733" pin=0"/></net>

<net id="2737"><net_src comp="2733" pin="1"/><net_sink comp="2000" pin=0"/></net>

<net id="2741"><net_src comp="1846" pin="4"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="2743"><net_src comp="2738" pin="1"/><net_sink comp="1979" pin=1"/></net>

<net id="2744"><net_src comp="2738" pin="1"/><net_sink comp="2014" pin=1"/></net>

<net id="2748"><net_src comp="1856" pin="4"/><net_sink comp="2745" pin=0"/></net>

<net id="2749"><net_src comp="2745" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="2753"><net_src comp="1866" pin="1"/><net_sink comp="2750" pin=0"/></net>

<net id="2754"><net_src comp="2750" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="2758"><net_src comp="529" pin="3"/><net_sink comp="2755" pin=0"/></net>

<net id="2759"><net_src comp="2755" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="2763"><net_src comp="542" pin="3"/><net_sink comp="2760" pin=0"/></net>

<net id="2764"><net_src comp="2760" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="2768"><net_src comp="1907" pin="2"/><net_sink comp="2765" pin=0"/></net>

<net id="2769"><net_src comp="2765" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="2770"><net_src comp="2765" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="2774"><net_src comp="536" pin="7"/><net_sink comp="2771" pin=0"/></net>

<net id="2775"><net_src comp="2771" pin="1"/><net_sink comp="1913" pin=3"/></net>

<net id="2779"><net_src comp="1913" pin="4"/><net_sink comp="2776" pin=0"/></net>

<net id="2780"><net_src comp="2776" pin="1"/><net_sink comp="1948" pin=0"/></net>

<net id="2784"><net_src comp="1921" pin="1"/><net_sink comp="2781" pin=0"/></net>

<net id="2785"><net_src comp="2781" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="2789"><net_src comp="1925" pin="1"/><net_sink comp="2786" pin=0"/></net>

<net id="2790"><net_src comp="2786" pin="1"/><net_sink comp="1928" pin=1"/></net>

<net id="2794"><net_src comp="1934" pin="4"/><net_sink comp="2791" pin=0"/></net>

<net id="2795"><net_src comp="2791" pin="1"/><net_sink comp="1951" pin=0"/></net>

<net id="2799"><net_src comp="554" pin="3"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="2804"><net_src comp="1963" pin="2"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="2806"><net_src comp="2801" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="2810"><net_src comp="1969" pin="4"/><net_sink comp="2807" pin=0"/></net>

<net id="2811"><net_src comp="2807" pin="1"/><net_sink comp="1979" pin=3"/></net>

<net id="2812"><net_src comp="2807" pin="1"/><net_sink comp="2014" pin=3"/></net>

<net id="2816"><net_src comp="1987" pin="1"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="2821"><net_src comp="1991" pin="1"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="1994" pin=1"/></net>

<net id="2826"><net_src comp="567" pin="3"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="2831"><net_src comp="2004" pin="4"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2836"><net_src comp="574" pin="3"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2841"><net_src comp="2046" pin="4"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="2069" pin=0"/></net>

<net id="2846"><net_src comp="2056" pin="4"/><net_sink comp="2843" pin=0"/></net>

<net id="2847"><net_src comp="2843" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="2851"><net_src comp="2066" pin="1"/><net_sink comp="2848" pin=0"/></net>

<net id="2852"><net_src comp="2848" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2856"><net_src comp="2069" pin="1"/><net_sink comp="2853" pin=0"/></net>

<net id="2857"><net_src comp="2853" pin="1"/><net_sink comp="2072" pin=1"/></net>

<net id="2861"><net_src comp="2081" pin="2"/><net_sink comp="2858" pin=0"/></net>

<net id="2862"><net_src comp="2858" pin="1"/><net_sink comp="2098" pin=1"/></net>

<net id="2866"><net_src comp="2072" pin="2"/><net_sink comp="2863" pin=0"/></net>

<net id="2867"><net_src comp="2863" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="2868"><net_src comp="2863" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2872"><net_src comp="2087" pin="1"/><net_sink comp="2869" pin=0"/></net>

<net id="2873"><net_src comp="2869" pin="1"/><net_sink comp="2111" pin=1"/></net>

<net id="2877"><net_src comp="2091" pin="3"/><net_sink comp="2874" pin=0"/></net>

<net id="2878"><net_src comp="2874" pin="1"/><net_sink comp="586" pin=4"/></net>

<net id="2882"><net_src comp="2202" pin="2"/><net_sink comp="2879" pin=0"/></net>

<net id="2886"><net_src comp="2207" pin="2"/><net_sink comp="2883" pin=0"/></net>

<net id="2890"><net_src comp="2213" pin="4"/><net_sink comp="2887" pin=0"/></net>

<net id="2891"><net_src comp="2887" pin="1"/><net_sink comp="2247" pin=3"/></net>

<net id="2895"><net_src comp="2223" pin="1"/><net_sink comp="2892" pin=0"/></net>

<net id="2896"><net_src comp="2892" pin="1"/><net_sink comp="2242" pin=1"/></net>

<net id="2900"><net_src comp="2234" pin="3"/><net_sink comp="2897" pin=0"/></net>

<net id="2901"><net_src comp="2897" pin="1"/><net_sink comp="586" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymo_20 | {}
	Port: pow_reduce_anonymo_19 | {}
	Port: pow_reduce_anonymo_16 | {}
	Port: pow_reduce_anonymo_17 | {}
	Port: pow_reduce_anonymo_9 | {}
	Port: pow_reduce_anonymo_12 | {}
	Port: pow_reduce_anonymo_13 | {}
	Port: pow_reduce_anonymo_14 | {}
	Port: pow_reduce_anonymo_15 | {}
	Port: pow_reduce_anonymo_18 | {}
	Port: pow_reduce_anonymo | {}
	Port: pow_reduce_anonymo_21 | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymo_20 | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymo_19 | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymo_16 | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymo_17 | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymo_9 | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymo_12 | {45 46 }
	Port: pow_generic<double> : pow_reduce_anonymo_13 | {45 46 }
	Port: pow_generic<double> : pow_reduce_anonymo_14 | {45 46 }
	Port: pow_generic<double> : pow_reduce_anonymo_15 | {45 46 }
	Port: pow_generic<double> : pow_reduce_anonymo_18 | {62 63 }
	Port: pow_generic<double> : pow_reduce_anonymo | {56 57 }
	Port: pow_generic<double> : pow_reduce_anonymo_21 | {59 60 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V_3 : 1
		tmp_V_4 : 1
		tmp_i_cast : 2
		b_exp : 3
		tmp_s : 4
		tmp_1 : 2
		x_is_1 : 5
		not_Val2_i : 2
		x_is_p1 : 5
		x_is_n1 : 5
		tmp_i9 : 2
		tmp_i7 : 2
		tmp_154_i1 : 3
		tmp_2 : 2
		StgValue_85 : 5
		tmp_3 : 3
		tmp_24_not : 4
		brmerge : 5
		tmp_5 : 3
		tmp_6 : 3
		tmp_7 : 4
		StgValue_92 : 5
		tmp_8 : 3
		tmp_9 : 4
		StgValue_95 : 5
		tmp_20 : 1
		index0_V : 1
		b_exp_1 : 3
		b_exp_3 : 4
		tmp_4 : 2
		pow_reduce_anonymo_22 : 3
		b_frac_tilde_inverse : 4
	State 2
		r_V_23 : 1
		b_frac_V_1 : 2
	State 3
		b_frac1_V1 : 1
	State 4
		a_V : 1
	State 5
		tmp_127_i_i : 1
		r_V_24 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_12 : 1
		eZ_V : 2
		lhs_V : 1
		lhs_V_1_i_cast : 2
		rhs_V : 3
		ret_V_2 : 4
		lhs_V_1 : 5
		ret_V_3 : 6
		p_Val2_13 : 7
		a_V_1 : 7
		tmp_13 : 7
	State 11
		r_V_25 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		lhs_V_4_i_cast : 1
		rhs_V_2 : 1
		ret_V_4 : 2
		rhs_V_1_i_i_cast : 1
		ret_V_i_i : 3
		a_V_2 : 4
		tmp_38 : 4
	State 17
		lhs_V_6_i_cast : 1
		rhs_V_5 : 1
		ret_V_5 : 2
		tmp_142_i_i : 1
		r_V_26 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
		rhs_V_5_i_cast : 1
		ret_V_6 : 2
		p_Val2_26 : 3
		a_V_3 : 3
		tmp_14 : 3
	State 23
		lhs_V_9_i_cast : 1
		rhs_V_7 : 1
		ret_V_7 : 2
		r_V_27 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
		rhs_V_8_i_cast : 1
		ret_V_8 : 2
		p_Val2_33 : 3
		a_V_4 : 3
		tmp_18 : 3
	State 29
		lhs_V_12_i_cast : 1
		rhs_V_9 : 1
		ret_V_9 : 2
		r_V_28 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
		rhs_V_11_i_cast : 1
		ret_V_10 : 2
		p_Val2_40 : 3
		a_V_5 : 3
		tmp_22 : 3
	State 35
		lhs_V_15_i_cast : 1
		rhs_V_11 : 1
		ret_V_11 : 2
		r_V_29 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
		rhs_V_14_i_cast : 1
		ret_V_12 : 2
		p_Val2_47 : 3
		a_V_6 : 3
		tmp_23 : 3
	State 41
		r_V_30 : 1
	State 42
	State 43
	State 44
		Elog2_V : 1
	State 45
		pow_reduce_anonymo_27 : 1
		p_Val2_32 : 2
		pow_reduce_anonymo_28 : 1
		p_Val2_39 : 2
		pow_reduce_anonymo_29 : 1
		p_Val2_46 : 2
		pow_reduce_anonymo_30 : 1
		p_Val2_53 : 2
	State 46
		log_sum_V : 1
		pow_reduce_anonymo_24 : 1
		p_Val2_12 : 2
		pow_reduce_anonymo_25 : 1
		p_Val2_18 : 2
		pow_reduce_anonymo_26 : 1
		p_Val2_25 : 2
		ssdm_int_V_write_ass_5 : 1
		lhs_V_18_i_cast : 1
		rhs_V_13 : 1
		ret_V_13 : 2
		rhs_V_17_i_cast : 1
		ret_V_14 : 3
		ssdm_int_V_write_ass_6 : 1
		tmp18 : 2
		tmp_24 : 4
		ssdm_int_V_write_ass_7 : 4
	State 47
		ssdm_int_V_write_ass : 1
		ssdm_int_V_write_ass_1 : 1
		ssdm_int_V_write_ass_2 : 1
		tmp15 : 2
		tmp16 : 2
		tmp17 : 1
		tmp19 : 2
		r_V_31 : 1
		tmp_15 : 2
	State 48
		tmp : 1
		log_sum_V_1 : 2
		lhs_V_3_cast : 1
		ret_V_15 : 2
		tmp_16 : 3
	State 49
		lhs_V_5_cast : 1
		ret_V_s : 2
		ret_V_16 : 3
		tmp_28 : 4
		tmp_32 : 4
		m_fix_V : 4
		m_fix_hi_V : 4
		p_Result_25 : 4
	State 50
		r_V_32 : 1
		rhs_V_3_cast : 1
		ret_V_17 : 2
		tmp_21 : 3
		p_Result_17 : 3
		tmp_44 : 3
		tmp_17 : 4
		tmp_25 : 4
		tmp_26 : 5
		r_exp_V_3 : 6
		tmp_75_cast : 1
		tmp_35 : 2
	State 51
		r_V_33 : 1
	State 52
	State 53
	State 54
	State 55
		m_fix_a_V : 1
	State 56
		ret_V_18 : 1
		m_diff_hi_V : 2
		Z2_V : 2
		Z3_V : 2
		Z4_V : 2
		Z4_ind_V : 2
		tmp_1_i : 3
		pow_reduce_anonymo_32 : 4
		pow_reduce_anonymo_33 : 5
		tmp_2_i : 3
		pow_reduce_anonymo_34 : 4
		p_Val2_71 : 5
	State 57
		f_Z4_V : 1
		rhs_V_15 : 2
		ret_V_19 : 3
	State 58
		r_V_37_cast : 1
		r_V_34 : 2
	State 59
		tmp_34 : 1
		pow_reduce_anonymo_35 : 1
		p_Val2_78 : 2
	State 60
		tmp23 : 1
		tmp23_cast : 2
		exp_Z2P_m_1_V : 3
		tmp_39 : 1
	State 61
		r_V_39_cast : 1
		r_V_35 : 2
	State 62
		pow_reduce_anonymo_31 : 1
		exp_Z1_V : 2
		tmp_40 : 1
	State 63
		lhs_V_22_cast : 1
		tmp24 : 1
		tmp24_cast : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 64
		r_V_36 : 1
	State 65
		ret_V_21 : 1
		tmp_47 : 2
	State 66
		ret_V_22 : 1
		ret_V_38_cast : 1
		tmp_70_cast : 2
		tmp_48 : 2
		tmp_41 : 2
		tmp_33 : 3
		p_01164_0_in : 4
		r_exp_V_2 : 3
		tmp_49 : 4
		icmp : 5
		or_cond1 : 6
		StgValue_422 : 6
		tmp_37 : 4
		tmp_V : 5
		tmp_51 : 4
		p_cast : 1
	State 67
		p_Result_26 : 1
		p_1_in : 2
		p_1 : 3
		StgValue_436 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_823           |    2    |   273   |   162   |
|          |           grp_fu_852           |    0    |   441   |   256   |
|          |           grp_fu_969           |    2    |   441   |   256   |
|          |           grp_fu_1078          |    2    |   441   |   256   |
|          |           grp_fu_1168          |    2    |   441   |   256   |
|          |           grp_fu_1258          |    2    |   441   |   256   |
|    mul   |           grp_fu_1348          |    2    |   441   |   256   |
|          |           grp_fu_1410          |    2    |   441   |   256   |
|          |           grp_fu_1419          |    2    |   441   |   256   |
|          |         r_V_31_fu_1580         |    5    |    0    |    29   |
|          |           grp_fu_1808          |    2    |   441   |   256   |
|          |           grp_fu_1928          |    3    |   219   |   149   |
|          |           grp_fu_1994          |    3    |   233   |    85   |
|          |           grp_fu_2072          |    3    |   237   |    87   |
|----------|--------------------------------|---------|---------|---------|
|          |          b_exp_fu_636          |    0    |    0    |    13   |
|          |         b_exp_1_fu_774         |    0    |    0    |    13   |
|          |         ret_V_2_fu_914         |    0    |    0    |    83   |
|          |         ret_V_4_fu_997         |    0    |    0    |   121   |
|          |         ret_V_5_fu_1065        |    0    |    0    |   108   |
|          |         ret_V_7_fu_1156        |    0    |    0    |   127   |
|          |         ret_V_9_fu_1246        |    0    |    0    |   132   |
|          |        ret_V_11_fu_1336        |    0    |    0    |   137   |
|          |        ret_V_13_fu_1479        |    0    |    0    |   121   |
|          |          tmp18_fu_1506         |    0    |    0    |    89   |
|          |          tmp15_fu_1550         |    0    |    0    |   116   |
|          |          tmp16_fu_1556         |    0    |    0    |   109   |
|          |          tmp17_fu_1562         |    0    |    0    |   121   |
|          |          tmp19_fu_1571         |    0    |    0    |   121   |
|    add   |           tmp_fu_1599          |    0    |    0    |   121   |
|          |       log_sum_V_1_fu_1607      |    0    |    0    |   121   |
|          |         ret_V_s_fu_1660        |    0    |    0    |   121   |
|          |        ret_V_16_fu_1666        |    0    |    0    |   121   |
|          |         tmp_25_fu_1773         |    0    |    0    |    17   |
|          |        ret_V_19_fu_1907        |    0    |    0    |    42   |
|          |          tmp23_fu_1954         |    0    |    0    |    43   |
|          |      exp_Z2P_m_1_V_fu_1963     |    0    |    0    |    50   |
|          |          tmp24_fu_2031         |    0    |    0    |    51   |
|          |     exp_Z1P_m_1_l_V_fu_2040    |    0    |    0    |    58   |
|          |        ret_V_21_fu_2081        |    0    |    0    |    65   |
|          |        ret_V_22_fu_2118        |    0    |    0    |   115   |
|          |      ret_V_38_cast_fu_2124     |    0    |    0    |   114   |
|          |         r_exp_V_fu_2166        |    0    |    0    |    17   |
|          |        out_exp_V_fu_2242       |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |         ret_V_3_fu_927         |    0    |    0    |    84   |
|          |        ret_V_i_i_fu_1014       |    0    |    0    |   121   |
|          |         ret_V_6_fu_1098        |    0    |    0    |   109   |
|          |         ret_V_8_fu_1188        |    0    |    0    |   128   |
|    sub   |        ret_V_10_fu_1278        |    0    |    0    |   133   |
|          |        ret_V_12_fu_1368        |    0    |    0    |   138   |
|          |        ret_V_14_fu_1496        |    0    |    0    |   121   |
|          |        ret_V_15_fu_1627        |    0    |    0    |   124   |
|          |        ret_V_18_fu_1830        |    0    |    0    |    78   |
|----------|--------------------------------|---------|---------|---------|
|          |         b_exp_3_fu_780         |    0    |    0    |    12   |
|          |        b_frac_V_1_fu_813       |    0    |    0    |    54   |
|          |           eZ_V_fu_890          |    0    |    0    |    76   |
|          |         tmp_26_fu_1779         |    0    |    0    |    13   |
|  select  |        r_exp_V_3_fu_1787       |    0    |    0    |    13   |
|          |       p_mux_cast_fu_2091       |    0    |    0    |    64   |
|          |      p_01164_0_in_fu_2171      |    0    |    0    |    59   |
|          |        r_exp_V_2_fu_2179       |    0    |    0    |    13   |
|          |         p_cast_fu_2234         |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_642          |    0    |    0    |    13   |
|          |          tmp_1_fu_648          |    0    |    0    |    29   |
|          |          tmp_i9_fu_678         |    0    |    0    |    13   |
|          |          tmp_i7_fu_684         |    0    |    0    |    29   |
|          |          tmp_2_fu_696          |    0    |    0    |    13   |
|   icmp   |        tmp_24_not_fu_710       |    0    |    0    |    18   |
|          |          tmp_7_fu_736          |    0    |    0    |    18   |
|          |          tmp_9_fu_750          |    0    |    0    |    18   |
|          |         tmp_17_fu_1767         |    0    |    0    |    18   |
|          |         tmp_35_fu_1799         |    0    |    0    |    71   |
|          |          icmp_fu_2196          |    0    |    0    |    9    |
|          |         tmp_37_fu_2207         |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |          x_is_1_fu_654         |    0    |    0    |    2    |
|          |         x_is_p1_fu_666         |    0    |    0    |    2    |
|    and   |         x_is_n1_fu_672         |    0    |    0    |    2    |
|          |        tmp_154_i1_fu_690       |    0    |    0    |    2    |
|          |          tmp_5_fu_722          |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         brmerge_fu_716         |    0    |    0    |    2    |
|          |        or_cond1_fu_2202        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        not_Val2_i_fu_660       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_2261          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   read   |      base_read_read_fu_406     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Result_s_fu_610       |    0    |    0    |    0    |
|          |          tmp_20_fu_756         |    0    |    0    |    0    |
|          |          tmp_36_fu_861         |    0    |    0    |    0    |
| bitselect|       p_Result_25_fu_1712      |    0    |    0    |    0    |
|          |       p_Result_17_fu_1757      |    0    |    0    |    0    |
|          |         tmp_48_fu_2140         |    0    |    0    |    0    |
|          |         tmp_50_fu_2227         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_V_3_fu_618         |    0    |    0    |    0    |
|          |         index0_V_fu_764        |    0    |    0    |    0    |
|          |           a_V_fu_828           |    0    |    0    |    0    |
|          |        p_Val2_13_fu_933        |    0    |    0    |    0    |
|          |          a_V_1_fu_943          |    0    |    0    |    0    |
|          |          tmp_13_fu_953         |    0    |    0    |    0    |
|          |          a_V_2_fu_1020         |    0    |    0    |    0    |
|          |        p_Val2_26_fu_1104       |    0    |    0    |    0    |
|          |          a_V_3_fu_1114         |    0    |    0    |    0    |
|          |         tmp_14_fu_1124         |    0    |    0    |    0    |
|          |        p_Val2_33_fu_1194       |    0    |    0    |    0    |
|          |          a_V_4_fu_1204         |    0    |    0    |    0    |
|          |         tmp_18_fu_1214         |    0    |    0    |    0    |
|          |        p_Val2_40_fu_1284       |    0    |    0    |    0    |
|          |          a_V_5_fu_1294         |    0    |    0    |    0    |
|          |         tmp_22_fu_1304         |    0    |    0    |    0    |
|          |        p_Val2_47_fu_1374       |    0    |    0    |    0    |
|          |          a_V_6_fu_1384         |    0    |    0    |    0    |
|          |         tmp_23_fu_1394         |    0    |    0    |    0    |
|          |         tmp_24_fu_1512         |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_7_fu_1522 |    0    |    0    |    0    |
|partselect|         tmp_15_fu_1586         |    0    |    0    |    0    |
|          |         tmp_16_fu_1633         |    0    |    0    |    0    |
|          |         tmp_28_fu_1672         |    0    |    0    |    0    |
|          |         tmp_32_fu_1682         |    0    |    0    |    0    |
|          |         m_fix_V_fu_1692        |    0    |    0    |    0    |
|          |       m_fix_hi_V_fu_1702       |    0    |    0    |    0    |
|          |         tmp_21_fu_1748         |    0    |    0    |    0    |
|          |        m_fix_a_V_fu_1814       |    0    |    0    |    0    |
|          |       m_diff_hi_V_fu_1836      |    0    |    0    |    0    |
|          |          Z2_V_fu_1846          |    0    |    0    |    0    |
|          |          Z3_V_fu_1856          |    0    |    0    |    0    |
|          |        Z4_ind_V_fu_1870        |    0    |    0    |    0    |
|          |         f_Z4_V_fu_1890         |    0    |    0    |    0    |
|          |         tmp_34_fu_1934         |    0    |    0    |    0    |
|          |         tmp_39_fu_1969         |    0    |    0    |    0    |
|          |         tmp_40_fu_2004         |    0    |    0    |    0    |
|          |      exp_Z1P_m_1_V_fu_2046     |    0    |    0    |    0    |
|          |       exp_Z1_hi_V_fu_2056      |    0    |    0    |    0    |
|          |       tmp_70_cast_fu_2130      |    0    |    0    |    0    |
|          |         tmp_41_fu_2148         |    0    |    0    |    0    |
|          |         tmp_49_fu_2186         |    0    |    0    |    0    |
|          |          tmp_V_fu_2213         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_V_4_fu_628         |    0    |    0    |    0    |
|          |          tmp_31_fu_858         |    0    |    0    |    0    |
|          |         tmp_38_fu_1030         |    0    |    0    |    0    |
|   trunc  |         tmp_44_fu_1764         |    0    |    0    |    0    |
|          |          Z4_V_fu_1866          |    0    |    0    |    0    |
|          |         tmp_47_fu_2087         |    0    |    0    |    0    |
|          |         tmp_51_fu_2223         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_i_cast_fu_632       |    0    |    0    |    0    |
|          |          tmp_4_fu_788          |    0    |    0    |    0    |
|          |          r_V_23_fu_809         |    0    |    0    |    0    |
|          |          tmp_10_fu_820         |    0    |    0    |    0    |
|          |           r_V_fu_845           |    0    |    0    |    0    |
|          |       tmp_127_i_i_fu_848       |    0    |    0    |    0    |
|          |          tmp_12_fu_886         |    0    |    0    |    0    |
|          |      lhs_V_1_i_cast_fu_906     |    0    |    0    |    0    |
|          |          rhs_V_fu_910          |    0    |    0    |    0    |
|          |         lhs_V_1_fu_920         |    0    |    0    |    0    |
|          |         rhs_V_1_fu_924         |    0    |    0    |    0    |
|          |          r_V_2_fu_963          |    0    |    0    |    0    |
|          |       tmp_123_i_i_fu_966       |    0    |    0    |    0    |
|          |      lhs_V_4_i_cast_fu_989     |    0    |    0    |    0    |
|          |         rhs_V_2_fu_993         |    0    |    0    |    0    |
|          |    rhs_V_1_i_i_cast_fu_1010    |    0    |    0    |    0    |
|          |     lhs_V_6_i_cast_fu_1057     |    0    |    0    |    0    |
|          |         rhs_V_5_fu_1061        |    0    |    0    |    0    |
|          |          r_V_4_fu_1071         |    0    |    0    |    0    |
|          |       tmp_142_i_i_fu_1074      |    0    |    0    |    0    |
|          |         lhs_V_6_fu_1084        |    0    |    0    |    0    |
|          |     rhs_V_5_i_cast_fu_1094     |    0    |    0    |    0    |
|          |     lhs_V_9_i_cast_fu_1148     |    0    |    0    |    0    |
|          |         rhs_V_7_fu_1152        |    0    |    0    |    0    |
|          |          r_V_6_fu_1162         |    0    |    0    |    0    |
|          |       tmp_139_i_i_fu_1165      |    0    |    0    |    0    |
|          |        lhs_V_10_fu_1174        |    0    |    0    |    0    |
|          |     rhs_V_8_i_cast_fu_1184     |    0    |    0    |    0    |
|          |     lhs_V_12_i_cast_fu_1238    |    0    |    0    |    0    |
|          |         rhs_V_9_fu_1242        |    0    |    0    |    0    |
|          |          r_V_8_fu_1252         |    0    |    0    |    0    |
|          |       tmp_136_i_i_fu_1255      |    0    |    0    |    0    |
|          |        lhs_V_12_fu_1264        |    0    |    0    |    0    |
|          |     rhs_V_11_i_cast_fu_1274    |    0    |    0    |    0    |
|          |     lhs_V_15_i_cast_fu_1328    |    0    |    0    |    0    |
|          |        rhs_V_11_fu_1332        |    0    |    0    |    0    |
|          |         r_V_10_fu_1342         |    0    |    0    |    0    |
|          |       tmp_133_i_i_fu_1345      |    0    |    0    |    0    |
|          |        lhs_V_14_fu_1354        |    0    |    0    |    0    |
|          |     rhs_V_14_i_cast_fu_1364    |    0    |    0    |    0    |
|          |         r_V_12_fu_1404         |    0    |    0    |    0    |
|          |       tmp_130_i_i_fu_1407      |    0    |    0    |    0    |
|   zext   |       tmp_141_i_i_fu_1425      |    0    |    0    |    0    |
|          |       tmp_138_i_i_fu_1429      |    0    |    0    |    0    |
|          |       tmp_135_i_i_fu_1433      |    0    |    0    |    0    |
|          |       tmp_132_i_i_fu_1437      |    0    |    0    |    0    |
|          |       tmp_129_i_i_fu_1441      |    0    |    0    |    0    |
|          |       tmp_124_i_i_fu_1445      |    0    |    0    |    0    |
|          |       tmp_144_i_i_fu_1449      |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_5_fu_1453 |    0    |    0    |    0    |
|          |     lhs_V_18_i_cast_fu_1471    |    0    |    0    |    0    |
|          |        rhs_V_13_fu_1475        |    0    |    0    |    0    |
|          |     rhs_V_17_i_cast_fu_1492    |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_6_fu_1502 |    0    |    0    |    0    |
|          |  ssdm_int_V_write_ass_fu_1532  |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_1_fu_1536 |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_2_fu_1540 |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_3_fu_1544 |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_4_fu_1547 |    0    |    0    |    0    |
|          |       tmp22_cast_fu_1568       |    0    |    0    |    0    |
|          |        r_V_cast_fu_1577        |    0    |    0    |    0    |
|          |       tmp19_cast_fu_1596       |    0    |    0    |    0    |
|          |       tmp20_cast_fu_1604       |    0    |    0    |    0    |
|          |      lhs_V_3_cast_fu_1620      |    0    |    0    |    0    |
|          |       rhs_V_cast_fu_1624       |    0    |    0    |    0    |
|          |         tmp_1_i_fu_1880        |    0    |    0    |    0    |
|          |         tmp_2_i_fu_1885        |    0    |    0    |    0    |
|          |        lhs_V_16_fu_1900        |    0    |    0    |    0    |
|          |        rhs_V_15_fu_1903        |    0    |    0    |    0    |
|          |       r_V_37_cast_fu_1921      |    0    |    0    |    0    |
|          |      tmp_4_i_cast_fu_1925      |    0    |    0    |    0    |
|          |         tmp_9_i_fu_1944        |    0    |    0    |    0    |
|          |        ret_V_20_fu_1948        |    0    |    0    |    0    |
|          |      tmp_7_i_cast_fu_1951      |    0    |    0    |    0    |
|          |       tmp23_cast_fu_1959       |    0    |    0    |    0    |
|          |       r_V_39_cast_fu_1987      |    0    |    0    |    0    |
|          |      tmp_12_i_cast_fu_1991     |    0    |    0    |    0    |
|          |         tmp_19_fu_2000         |    0    |    0    |    0    |
|          |      lhs_V_22_cast_fu_2024     |    0    |    0    |    0    |
|          |      tmp_14_i_cast_fu_2028     |    0    |    0    |    0    |
|          |       tmp24_cast_fu_2036       |    0    |    0    |    0    |
|          |         r_V_20_fu_2066         |    0    |    0    |    0    |
|          |         tmp_27_fu_2069         |    0    |    0    |    0    |
|          |         lhs_V_8_fu_2078        |    0    |    0    |    0    |
|          |      rhs_V_5_cast_fu_2105      |    0    |    0    |    0    |
|          |         tmp_29_fu_2108         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_702          |    0    |    0    |    0    |
|          |          tmp_6_fu_728          |    0    |    0    |    0    |
|          |          tmp_8_fu_742          |    0    |    0    |    0    |
|          |       p_Result_24_fu_793       |    0    |    0    |    0    |
|          |          r_V_s_fu_802          |    0    |    0    |    0    |
|          |           z1_V_fu_838          |    0    |    0    |    0    |
|          |            sf_fu_868           |    0    |    0    |    0    |
|          |          tmp_11_fu_877         |    0    |    0    |    0    |
|          |          lhs_V_fu_898          |    0    |    0    |    0    |
|          |          eZ_V_1_fu_975         |    0    |    0    |    0    |
|          |         lhs_V_2_fu_982         |    0    |    0    |    0    |
|          |       rhs_V_1_i_i_fu_1003      |    0    |    0    |    0    |
|          |        p_Val2_19_fu_1034       |    0    |    0    |    0    |
|          |         eZ_V_2_fu_1041         |    0    |    0    |    0    |
|          |         lhs_V_4_fu_1050        |    0    |    0    |    0    |
|          |         rhs_V_6_fu_1087        |    0    |    0    |    0    |
|          |         eZ_V_3_fu_1134         |    0    |    0    |    0    |
|          |         lhs_V_9_fu_1141        |    0    |    0    |    0    |
|          |         rhs_V_8_fu_1177        |    0    |    0    |    0    |
|bitconcatenate|         eZ_V_4_fu_1224         |    0    |    0    |    0    |
|          |        lhs_V_11_fu_1231        |    0    |    0    |    0    |
|          |        rhs_V_10_fu_1267        |    0    |    0    |    0    |
|          |         eZ_V_5_fu_1314         |    0    |    0    |    0    |
|          |        lhs_V_13_fu_1321        |    0    |    0    |    0    |
|          |        rhs_V_12_fu_1357        |    0    |    0    |    0    |
|          |         eZ_V_6_fu_1457         |    0    |    0    |    0    |
|          |        lhs_V_15_fu_1464        |    0    |    0    |    0    |
|          |        rhs_V_14_fu_1485        |    0    |    0    |    0    |
|          |         lhs_V_3_fu_1613        |    0    |    0    |    0    |
|          |         lhs_V_5_fu_1649        |    0    |    0    |    0    |
|          |       m_frac_l_V_fu_1720       |    0    |    0    |    0    |
|          |       m_fix_l_V1_fu_1727       |    0    |    0    |    0    |
|          |         rhs_V_3_fu_1737        |    0    |    0    |    0    |
|          |         tmp_3_i_fu_1913        |    0    |    0    |    0    |
|          |        tmp_11_i_fu_1979        |    0    |    0    |    0    |
|          |        lhs_V_17_fu_2014        |    0    |    0    |    0    |
|          |        lhs_V_18_fu_2098        |    0    |    0    |    0    |
|          |         tmp_30_fu_2111         |    0    |    0    |    0    |
|          |         tmp_33_fu_2158         |    0    |    0    |    0    |
|          |       p_Result_26_fu_2247      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_46_cast_fu_1416      |    0    |    0    |    0    |
|          |    log_sum_V_i_cast_fu_1643    |    0    |    0    |    0    |
|          |          sum_V_fu_1646         |    0    |    0    |    0    |
|          |      lhs_V_5_cast_fu_1656      |    0    |    0    |    0    |
|   sext   |         r_V_15_fu_1734         |    0    |    0    |    0    |
|          |      rhs_V_3_cast_fu_1744      |    0    |    0    |    0    |
|          |       tmp_75_cast_fu_1795      |    0    |    0    |    0    |
|          |       r_V_34_cast_fu_1805      |    0    |    0    |    0    |
|          |         lhs_V_7_fu_1824        |    0    |    0    |    0    |
|          |         rhs_V_4_fu_1827        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    33   |   4931  |   6978  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        Elog2_V_reg_2666       |   90   |
|         Z2_V_reg_2738         |    8   |
|         Z3_V_reg_2745         |    8   |
|         Z4_V_reg_2750         |   35   |
|         a_V_1_reg_2370        |    6   |
|         a_V_2_reg_2402        |    6   |
|         a_V_3_reg_2439        |    6   |
|         a_V_4_reg_2476        |    6   |
|         a_V_5_reg_2513        |    6   |
|         a_V_6_reg_2550        |    6   |
|          a_V_reg_2343         |    4   |
|        b_exp_3_reg_2304       |   12   |
|      b_frac1_V1_reg_2334      |   54   |
|      b_frac_V_1_reg_2319      |   54   |
| b_frac_tilde_inverse_reg_2324 |    6   |
|        brmerge_reg_2287       |    1   |
|     exp_Z1P_m_1_V_reg_2838    |   50   |
|       exp_Z1_V_reg_2833       |   58   |
|      exp_Z1_hi_V_reg_2843     |   50   |
|     exp_Z2P_m_1_V_reg_2801    |   44   |
|      log_sum_V_1_reg_2671     |   109  |
|      m_diff_hi_V_reg_2733     |    8   |
|        m_fix_V_reg_2696       |   71   |
|       m_fix_a_V_reg_2728      |   71   |
|      m_fix_hi_V_reg_2701      |   16   |
|       or_cond1_reg_2879       |    1   |
|         p_1_in_reg_580        |   64   |
|      p_Result_25_reg_2706     |    1   |
|       p_Val2_13_reg_2364      |   73   |
|       p_Val2_26_reg_2433      |   92   |
|       p_Val2_32_reg_2621      |   92   |
|       p_Val2_33_reg_2470      |   87   |
|       p_Val2_39_reg_2626      |   87   |
|       p_Val2_40_reg_2507      |   82   |
|       p_Val2_47_reg_2544      |   77   |
|       p_Val2_71_reg_2771      |   26   |
|        p_cast_reg_2897        |   64   |
|      p_mux_cast_reg_2874      |   64   |
| pow_reduce_anonymo_22_reg_2314|    6   |
| pow_reduce_anonymo_23_reg_2601|    6   |
| pow_reduce_anonymo_24_reg_2606|    4   |
| pow_reduce_anonymo_25_reg_2611|    6   |
| pow_reduce_anonymo_26_reg_2616|    6   |
| pow_reduce_anonymo_27_reg_2576|    6   |
| pow_reduce_anonymo_28_reg_2581|    6   |
| pow_reduce_anonymo_29_reg_2586|    6   |
| pow_reduce_anonymo_30_reg_2596|    6   |
| pow_reduce_anonymo_31_reg_2823|    8   |
| pow_reduce_anonymo_32_reg_2755|    8   |
| pow_reduce_anonymo_34_reg_2760|    8   |
| pow_reduce_anonymo_35_reg_2796|    8   |
|        r_V_10_reg_2529        |   88   |
|        r_V_12_reg_2561        |   83   |
|        r_V_20_reg_2848        |   100  |
|        r_V_24_reg_2359        |   75   |
|        r_V_25_reg_2391        |   79   |
|        r_V_26_reg_2428        |   89   |
|        r_V_27_reg_2465        |   98   |
|        r_V_28_reg_2502        |   93   |
|        r_V_29_reg_2539        |   88   |
|         r_V_2_reg_2381        |   79   |
|        r_V_30_reg_2591        |   83   |
|      r_V_34_cast_reg_2723     |   83   |
|        r_V_36_reg_2863        |   100  |
|      r_V_37_cast_reg_2781     |   79   |
|      r_V_39_cast_reg_2813     |   93   |
|         r_V_4_reg_2418        |   89   |
|         r_V_6_reg_2455        |   98   |
|         r_V_8_reg_2492        |   93   |
|          r_V_reg_2349         |   75   |
|       r_exp_V_3_reg_2711      |   13   |
|       ret_V_11_reg_2524       |   131  |
|       ret_V_16_reg_2681       |   121  |
|       ret_V_19_reg_2765       |   36   |
|       ret_V_21_reg_2858       |   59   |
|        ret_V_5_reg_2413       |   102  |
|        ret_V_7_reg_2450       |   121  |
|        ret_V_9_reg_2487       |   126  |
|       ret_V_i_i_reg_2396      |   82   |
|ssdm_int_V_write_ass_7_reg_2641|   40   |
|         tmp15_reg_2646        |   109  |
|         tmp16_reg_2651        |   103  |
|         tmp18_reg_2631        |   83   |
|         tmp19_reg_2656        |   93   |
|        tmp_10_reg_2329        |   54   |
|      tmp_123_i_i_reg_2386     |   79   |
|      tmp_127_i_i_reg_2354     |   75   |
|     tmp_12_i_cast_reg_2818    |   93   |
|      tmp_130_i_i_reg_2566     |   83   |
|      tmp_133_i_i_reg_2534     |   88   |
|      tmp_136_i_i_reg_2497     |   93   |
|      tmp_139_i_i_reg_2460     |   98   |
|        tmp_13_reg_2376        |   67   |
|      tmp_142_i_i_reg_2423     |   89   |
|        tmp_14_reg_2445        |   86   |
|        tmp_15_reg_2661        |   79   |
|        tmp_16_reg_2676        |   73   |
|        tmp_18_reg_2482        |   81   |
|        tmp_20_reg_2299        |    1   |
|        tmp_22_reg_2519        |   76   |
|        tmp_23_reg_2556        |   71   |
|      tmp_24_not_reg_2282      |    1   |
|        tmp_24_reg_2636        |   72   |
|        tmp_27_reg_2853        |   100  |
|        tmp_28_reg_2686        |   78   |
|        tmp_32_reg_2691        |   77   |
|        tmp_34_reg_2791        |   20   |
|        tmp_35_reg_2718        |    1   |
|        tmp_37_reg_2883        |    1   |
|        tmp_38_reg_2408        |   76   |
|        tmp_39_reg_2807        |   40   |
|        tmp_3_i_reg_2776       |   43   |
|        tmp_40_reg_2828        |   36   |
|      tmp_46_cast_reg_2571     |   90   |
|        tmp_47_reg_2869        |   58   |
|     tmp_4_i_cast_reg_2786     |   79   |
|         tmp_4_reg_2309        |   64   |
|        tmp_51_reg_2892        |   11   |
|         tmp_7_reg_2291        |    1   |
|         tmp_9_reg_2295        |    1   |
|        tmp_V_4_reg_2272       |   52   |
|         tmp_V_reg_2887        |   52   |
|        x_is_p1_reg_2278       |    1   |
+-------------------------------+--------+
|             Total             |  6803  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_419 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_432 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_445 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_458 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_471 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_484 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_497 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_510 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_523 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_536 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_536 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_561 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_574 |  p0  |   2  |   8  |   16   ||    9    |
|   p_1_in_reg_580  |  p0  |   3  |  64  |   192  |
|     grp_fu_823    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_852    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_852    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_969    |  p0  |   2  |  73  |   146  ||    9    |
|     grp_fu_969    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1078    |  p0  |   2  |  83  |   166  ||    9    |
|    grp_fu_1078    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1168    |  p0  |   2  |  92  |   184  ||    9    |
|    grp_fu_1168    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1258    |  p0  |   2  |  87  |   174  ||    9    |
|    grp_fu_1258    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1348    |  p0  |   2  |  82  |   164  ||    9    |
|    grp_fu_1348    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1410    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1410    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1419    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_1808    |  p1  |   2  |  13  |   26   ||    9    |
|    grp_fu_1928    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1928    |  p1  |   2  |  36  |   72   ||    9    |
|    grp_fu_1994    |  p0  |   2  |  49  |   98   ||    9    |
|    grp_fu_1994    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_2072    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_2072    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2160  || 65.4987 ||   324   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  4931  |  6978  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   65   |    -   |   324  |
|  Register |    -   |    -   |  6803  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   65   |  11734 |  7302  |
+-----------+--------+--------+--------+--------+
