✔ [2/100] Built LeanRV64D.Sail.IntRange (1.3s)
✔ [3/100] Built LeanRV64D.Sail.BitVec (2.5s)
✔ [4/100] Built LeanRV64D.Sail.Sail (3.0s)
✔ [5/100] Built LeanRV64D.Defs (22s)
✔ [6/100] Built LeanRV64D.FakeReal (341ms)
✔ [7/100] Built LeanRV64D.Specialization (610ms)
✔ [8/100] Built LeanRV64D.RiscvExtras (539ms)
✔ [9/100] Built LeanRV64D.RiscvStepCommon (499ms)
✔ [10/100] Built LeanRV64D.RiscvStepExt (492ms)
✔ [11/100] Built LeanRV64D.RiscvInstsZawrs (597ms)
✔ [12/100] Built LeanRV64D.RiscvInstsZvknhab (672ms)
✔ [13/100] Built LeanRV64D.RiscvInstsVextRed (1.2s)
✔ [14/100] Built LeanRV64D.RiscvInstsVextFpVm (1.2s)
✔ [15/100] Built LeanRV64D.RiscvInstsZvkned (1.3s)
✔ [16/100] Built LeanRV64D.RiscvInstsVextMask (1.0s)
✔ [17/100] Built LeanRV64D.RiscvInstsMext (1.1s)
✔ [18/100] Built LeanRV64D.RiscvInstsVextVm (3.5s)
✔ [19/100] Built LeanRV64D.RiscvInstsZicbop (798ms)
✔ [20/100] Built LeanRV64D.RiscvZihintntlTypes (881ms)
✔ [21/100] Built LeanRV64D.RiscvInstRetire (592ms)
✔ [22/100] Built LeanRV64D.RiscvVextTypes (1.3s)
✔ [23/100] Built LeanRV64D.RiscvExtRegs (604ms)
✔ [24/100] Built LeanRV64D.ReadWriteV1 (1.0s)
✔ [25/100] Built LeanRV64D.PreludeMemMetadata (730ms)
✔ [26/100] Built LeanRV64D.RiscvVmemTypes (533ms)
✔ [27/100] Built LeanRV64D.PreludeMemAddrtype (577ms)
✔ [28/100] Built LeanRV64D.RiscvVlen (550ms)
✔ [29/100] Built LeanRV64D.Common (612ms)
✔ [30/100] Built LeanRV64D.RiscvInstsVextFp (6.4s)
✔ [31/100] Built LeanRV64D.RiscvFlen (493ms)
✔ [32/100] Built LeanRV64D.RiscvTypesExt (501ms)
✔ [33/100] Built LeanRV64D.Arith (657ms)
✔ [34/100] Built LeanRV64D.DecBits (1.0s)
✔ [35/100] Built LeanRV64D.Mapping (677ms)
✔ [36/100] Built LeanRV64D.RiscvErrors (582ms)
✔ [37/100] Built LeanRV64D.RiscvInstsVextArith (10s)
✔ [38/100] Built LeanRV64D.RiscvXlen (518ms)
✔ [39/100] Built LeanRV64D.Flow (537ms)
✔ [40/100] Built LeanRV64D.RiscvVmemPtw (680ms)
✔ [41/100] Built LeanRV64D.RiscvInstsZalrsc (556ms)
✔ [42/100] Built LeanRV64D.Vector (661ms)
✔ [43/100] Built LeanRV64D.Prelude (1.1s)
✔ [44/100] Built LeanRV64D.Arithmetic (1.0s)
✔ [45/100] Built LeanRV64D.HexBits (8.3s)
✔ [46/100] Built LeanRV64D.HexBitsSigned (8.7s)
✔ [47/100] Built LeanRV64D.RiscvZkrControl (878ms)
✔ [48/100] Built LeanRV64D.PreludeMem (1.4s)
✔ [49/100] Built LeanRV64D.RiscvFregType (2.5s)
✔ [50/100] Built LeanRV64D.RiscvRegType (529ms)
✔ [51/100] Built LeanRV64D.RiscvTypesKext (6.5s)
✔ [52/100] Built LeanRV64D.RiscvSoftfloatInterface (4.2s)
✔ [53/100] Built LeanRV64D.RvfiDii (3.8s)
✔ [54/100] Built LeanRV64D.RiscvExtensions (10s)
✔ [55/100] Built LeanRV64D.RiscvTypes (37s)
✔ [56/100] Built LeanRV64D.RiscvVmemTlb (860ms)
✔ [57/100] Built LeanRV64D.RiscvCallbacks (36s)
✔ [58/100] Built LeanRV64D.RiscvRegs (2.1s)
✔ [59/100] Built LeanRV64D.RiscvAddrChecks (365ms)
✔ [60/100] Built LeanRV64D.RiscvPcAccess (475ms)
✔ [61/100] Built LeanRV64D.RiscvSysRegs (13s)
✔ [62/100] Built LeanRV64D.RiscvPmpRegs (1.7s)
✔ [63/100] Built LeanRV64D.RiscvInstsBase (2.0s)
✔ [64/100] Built LeanRV64D.RiscvInstsZaamo (1.3s)
✔ [65/100] Built LeanRV64D.RiscvInstsZicboz (603ms)
✔ [66/100] Built LeanRV64D.RiscvSysExceptions (905ms)
✔ [67/100] Built LeanRV64D.RiscvVextRegs (4.6s)
✔ [68/100] Built LeanRV64D.RiscvSmcntrpmf (997ms)
✔ [69/100] Built LeanRV64D.RiscvPmpControl (1.5s)
✔ [70/100] Built LeanRV64D.RiscvVmemPte (991ms)
✔ [71/100] Built LeanRV64D.RiscvFdextRegs (5.6s)
✔ [72/100] Built LeanRV64D.RiscvInstsVextVset (1.1s)
✔ [73/100] Built LeanRV64D.RiscvZvkUtils (1.9s)
✔ [74/100] Built LeanRV64D.RiscvVextControl (1.9s)
✔ [75/100] Built LeanRV64D.RiscvInstsFext (2.7s)
✔ [76/100] Built LeanRV64D.RiscvInstsZfh (2.3s)
✔ [77/100] Built LeanRV64D.RiscvSysControl (5.2s)
✔ [78/100] Built LeanRV64D.RiscvInstsDext (2.5s)
✔ [79/100] Built LeanRV64D.RiscvInstsZfa (562ms)
✔ [80/100] Built LeanRV64D.RiscvInstsVextUtils (4.6s)
✔ [81/100] Built LeanRV64D.RiscvPlatform (2.8s)
✔ [82/100] Built LeanRV64D.RiscvValidateConfig (967ms)
✔ [83/100] Built LeanRV64D.RiscvMem (1.5s)
✔ [84/100] Built LeanRV64D.RiscvInstsVextFpUtils (3.0s)
✔ [85/100] Built LeanRV64D.RiscvVmem (2.0s)
✔ [86/100] Built LeanRV64D.RiscvInstsVextFpRed (1.3s)
✔ [87/100] Built LeanRV64D.RiscvFetchRvfi (1.5s)
✔ [88/100] Built LeanRV64D.RiscvInstsZicbom (1.7s)
✔ [89/100] Built LeanRV64D.RiscvVmemUtils (2.3s)
✔ [90/100] Built LeanRV64D.RiscvFetch (1.0s)
✔ [91/100] Built LeanRV64D.RiscvInstsVextMem (4.2s)
✔ [92/100] Built LeanRV64D.RiscvInstsZicsr (7.4s)
✔ [93/100] Built LeanRV64D.RiscvZihpm (347ms)
✔ [94/100] Built LeanRV64D.RiscvInstsEnd (180s)
✔ [95/100] Built LeanRV64D.RiscvDecodeExt (312ms)
✔ [96/100] Built LeanRV64D.RiscvStep (1.4s)
✔ [97/100] Built LeanRV64D.RiscvModel (372ms)
✔ [98/100] Built LeanRV64D.Main (362ms)
✔ [99/100] Built LeanRV64D (5.1s)
Build completed successfully (100 jobs).
