//! **************************************************************************
// Written by: Map P.20131013 on Fri Aug 26 15:53:54 2016
//! **************************************************************************

SCHEMATIC START;
COMP "an<0>" LOCATE = SITE "N16" LEVEL 1;
COMP "an<1>" LOCATE = SITE "N15" LEVEL 1;
COMP "an<2>" LOCATE = SITE "P18" LEVEL 1;
COMP "an<3>" LOCATE = SITE "P17" LEVEL 1;
COMP "btn<0>" LOCATE = SITE "B8" LEVEL 1;
COMP "btn<1>" LOCATE = SITE "A8" LEVEL 1;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "sseg<0>" LOCATE = SITE "T17" LEVEL 1;
COMP "sseg<1>" LOCATE = SITE "T18" LEVEL 1;
COMP "sseg<2>" LOCATE = SITE "U17" LEVEL 1;
COMP "sseg<3>" LOCATE = SITE "U18" LEVEL 1;
COMP "sseg<4>" LOCATE = SITE "M14" LEVEL 1;
COMP "sseg<5>" LOCATE = SITE "N14" LEVEL 1;
COMP "sseg<6>" LOCATE = SITE "L14" LEVEL 1;
COMP "sseg<7>" LOCATE = SITE "M13" LEVEL 1;
COMP "reset" LOCATE = SITE "C4" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "btn_reg" BEL "db_reg" BEL "db_unit/q_reg_0" BEL
        "db_unit/q_reg_1" BEL "db_unit/q_reg_2" BEL "db_unit/q_reg_3" BEL
        "db_unit/q_reg_4" BEL "db_unit/q_reg_5" BEL "db_unit/q_reg_6" BEL
        "db_unit/q_reg_7" BEL "db_unit/q_reg_8" BEL "db_unit/q_reg_9" BEL
        "db_unit/q_reg_10" BEL "db_unit/q_reg_11" BEL "db_unit/q_reg_12" BEL
        "db_unit/q_reg_13" BEL "db_unit/q_reg_14" BEL "db_unit/q_reg_15" BEL
        "db_unit/q_reg_16" BEL "db_unit/q_reg_17" BEL "db_unit/q_reg_18" BEL
        "db_unit/state_reg_FSM_FFd1" BEL "db_unit/state_reg_FSM_FFd3" BEL
        "db_unit/state_reg_FSM_FFd2" BEL "disp_unit/q_reg_0" BEL
        "disp_unit/q_reg_1" BEL "disp_unit/q_reg_2" BEL "disp_unit/q_reg_3"
        BEL "disp_unit/q_reg_4" BEL "disp_unit/q_reg_5" BEL
        "disp_unit/q_reg_6" BEL "disp_unit/q_reg_7" BEL "disp_unit/q_reg_8"
        BEL "disp_unit/q_reg_9" BEL "disp_unit/q_reg_10" BEL
        "disp_unit/q_reg_11" BEL "disp_unit/q_reg_12" BEL "disp_unit/q_reg_13"
        BEL "disp_unit/q_reg_14" BEL "disp_unit/q_reg_15" BEL
        "disp_unit/q_reg_16" BEL "disp_unit/q_reg_17" BEL "b_reg_0" BEL
        "b_reg_1" BEL "b_reg_2" BEL "b_reg_3" BEL "b_reg_4" BEL "b_reg_5" BEL
        "b_reg_6" BEL "b_reg_7" BEL "d_reg_0" BEL "d_reg_1" BEL "d_reg_2" BEL
        "d_reg_3" BEL "d_reg_4" BEL "d_reg_5" BEL "d_reg_6" BEL "d_reg_7" BEL
        "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
SCHEMATIC END;

