// Seed: 2065443377
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  wire id_5 = 1;
  assign module_1.id_10 = 0;
  wire id_6;
  tri1 id_7 = 1'd0;
endmodule
module module_1 (
    input wire id_0
    , id_16,
    input wand id_1,
    input wand id_2,
    inout supply0 id_3,
    input wand id_4,
    input uwire id_5
    , id_17,
    input supply1 id_6,
    input tri1 id_7,
    output wand id_8
    , id_18,
    input uwire id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri id_12,
    input supply0 id_13,
    output wor id_14
);
  wire id_19;
  assign id_17 = {id_10{1}};
  module_0 modCall_1 (
      id_19,
      id_19
  );
  always @* begin : LABEL_0
    id_14 = 1 ? 1 == id_3 : id_9;
  end
endmodule
