{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "../../../../.././rtl/ff.v",
      "3": "../../../../.././rtl/commutator.v",
      "4": "../../../../.././rtl/shift_register.v",
      "5": "../../../../.././rtl/mul_add.v",
      "6": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/results_dir/.././rtl/filt_ppd.v"
  },
  "hierTree": [
      {
          "file": "6",
          "internalSignals": [
              {
                  "name": "comm_data",
                  "range": {
                      "lsb": 0,
                      "msb": 185
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 6,
          "parameters": [
              {
                  "name": "gp_coeff_length",
                  "value": 0 
              },
              {
                  "name": "gp_coeff_width",
                  "value": 0 
              },
              {
                  "name": "gp_comm_ccw",
                  "value": 0 
              },
              {
                  "name": "gp_comm_phase",
                  "value": 0 
              },
              {
                  "name": "gp_comm_reg_oup",
                  "value": 0 
              },
              {
                  "name": "gp_decimation_factor",
                  "value": 0 
              },
              {
                  "name": "gp_idata_width",
                  "value": 0 
              },
              {
                  "name": "gp_mul_ccw",
                  "value": 0 
              },
              {
                  "name": "gp_odata_width",
                  "value": 0 
              },
              {
                  "name": "gp_tf_df",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "i_rst_an",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_data",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_data",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "filt_ppd"
      }
  ],
  "modules": {
      "$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\\commutator": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "d_data",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_ring_cnt",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_data",
                  "range": {
                      "lsb": 0,
                      "msb": 185
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_phase_to_idx",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\\commutator",
          "parameters": [
              {
                  "name": "gp_ccw",
                  "value": 0 
              },
              {
                  "name": "gp_decimation_factor",
                  "value": 0 
              },
              {
                  "name": "gp_idata_width",
                  "value": 0 
              },
              {
                  "name": "gp_phase",
                  "value": 0 
              },
              {
                  "name": "gp_reg_oup",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "i_rst_an",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_data",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_data",
                  "range": {
                      "lsb": 0,
                      "msb": 185
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\\mul_add": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "c_coeff[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[10]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[11]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[12]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[13]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[14]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[15]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[16]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[17]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[18]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[19]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[1]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[20]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[21]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[22]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[23]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[24]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[25]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[26]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[2]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[3]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[4]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[5]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[6]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[7]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[8]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[9]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_sum",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_add_tree",
                  "range": {
                      "lsb": 0,
                      "msb": 1619
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_byte_reverse",
                  "range": {
                      "lsb": 0,
                      "msb": 185
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul",
                  "range": {
                      "lsb": 0,
                      "msb": 1363
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul_inp",
                  "range": {
                      "lsb": 0,
                      "msb": 371
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul_inp_df",
                  "range": {
                      "lsb": 0,
                      "msb": 371
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul_inp_tf",
                  "range": {
                      "lsb": 0,
                      "msb": 371
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_sum",
                  "range": {
                      "lsb": 0,
                      "msb": 55
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\\mul_add",
          "parameters": [
              {
                  "name": "gp_ccw",
                  "value": 0 
              },
              {
                  "name": "gp_coeff_length",
                  "value": 0 
              },
              {
                  "name": "gp_coeff_width",
                  "value": 0 
              },
              {
                  "name": "gp_decimation_factor",
                  "value": 0 
              },
              {
                  "name": "gp_idata_width",
                  "value": 0 
              },
              {
                  "name": "gp_odata_width",
                  "value": 0 
              },
              {
                  "name": "gp_tf_df",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "i_rst_an",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_data",
                  "range": {
                      "lsb": 0,
                      "msb": 185
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_data",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\ff\\gp_data_width=s32'00000000000000000000000000000110": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "r_data",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\ff\\gp_data_width=s32'00000000000000000000000000000110",
          "parameters": [
              {
                  "name": "gp_data_width",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "i_rst_an",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_data",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_data",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
