<stg><name>myproject</name>


<trans_list>

<trans id="392" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i320 @_ssdm_op_Read.ap_vld.i320P(i320* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="320">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %trunc_ln1117 = trunc i320 %x_V_read to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="20" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %tmp_1 = call i20 @_ssdm_op_PartSelect.i20.i320.i32.i32(i320 %x_V_read, i32 300, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="20" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_2 = call i20 @_ssdm_op_PartSelect.i20.i320.i32.i32(i320 %x_V_read, i32 40, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="20" op_0_bw="20" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %p_Val2_3 = call i20 @_ssdm_op_PartSelect.i20.i320.i32.i32(i320 %x_V_read, i32 280, i32 299)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %sext_ln1118_17 = sext i20 %p_Val2_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %r_V_16 = mul i30 429, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="20" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %tmp_4 = call i20 @_ssdm_op_PartSelect.i20.i320.i32.i32(i320 %x_V_read, i32 80, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="20" op_0_bw="20" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:192  %tmp_5 = call i20 @_ssdm_op_PartSelect.i20.i320.i32.i32(i320 %x_V_read, i32 60, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="50" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %sext_ln1116_5 = sext i30 %r_V_16 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="50" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %sext_ln1118_30 = sext i20 %p_Val2_3 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %r_V_17 = mul i50 %sext_ln1116_5, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln1118 = sext i20 %trunc_ln1117 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="29" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %sext_ln1118_2 = sext i20 %trunc_ln1117 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %sext_ln1118_3 = sext i20 %trunc_ln1117 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %r_V = mul i30 298, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="67" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %sext_ln1118_8 = sext i20 %tmp_1 to i67

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %r_V_2 = mul i29 149, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %sext_ln1118_15 = sext i20 %p_Val2_3 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %sext_ln1118_16 = sext i20 %p_Val2_3 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %sext_ln1118_18 = sext i20 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %sext_ln728 = sext i20 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %sext_ln1118_20 = sext i20 %tmp_1 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %sext_ln1118_21 = sext i20 %tmp_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %r_V_6 = mul i30 298, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %r_V_8 = mul i32 1343, %sext_ln728

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %r_V_11 = mul i31 597, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="67" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %sext_ln1116_6 = sext i50 %r_V_17 to i67

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %r_V_18 = mul i67 %sext_ln1116_6, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %r_V_19 = mul i33 2366, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %r_V_21 = mul i32 1511, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %r_V_24 = mul i31 879, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:190  %r_V_28 = mul i32 1117, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %sext_ln1118_37 = sext i20 %tmp_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:232  %r_V_34 = mul i31 -859, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:242  %r_V_37 = mul i31 859, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="27" op_0_bw="27" op_1_bw="20" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:321  %shl_ln1118_3 = call i27 @_ssdm_op_BitConcatenate.i27.i20.i7(i20 %tmp_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:322  %sext_ln1118_55 = sext i27 %shl_ln1118_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="21" op_0_bw="21" op_1_bw="20" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:323  %shl_ln1118_4 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:324  %sext_ln1118_56 = sext i21 %shl_ln1118_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:325  %r_V_46 = sub i28 %sext_ln1118_55, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="48" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:326  %sext_ln1116_14 = sext i28 %r_V_46 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:327  %r_V_47 = mul i48 %sext_ln1116_14, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %sext_ln1118_1 = sext i20 %trunc_ln1117 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="50" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %sext_ln1116 = sext i30 %r_V to i50

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %sext_ln1118_4 = sext i20 %tmp_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %sext_ln1118_5 = sext i20 %tmp_1 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="49" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sext_ln1118_6 = sext i20 %tmp_1 to i49

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="50" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %sext_ln1118_7 = sext i20 %tmp_1 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %r_V_1 = mul i50 %sext_ln1116, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="49" op_0_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %sext_ln1116_1 = sext i29 %r_V_2 to i49

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %r_V_3 = mul i49 %sext_ln1116_1, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %r_V_4 = mul i32 1204, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %r_V_5 = mul i31 620, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %sext_ln1118_11 = sext i20 %tmp_2 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="34" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %sext_ln1118_14 = sext i20 %p_Val2_3 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="50" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %sext_ln1116_2 = sext i30 %r_V_6 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %r_V_7 = mul i50 %sext_ln1116_2, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %sext_ln1116_3 = sext i32 %r_V_8 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %r_V_9 = mul i50 %sext_ln1116_3, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %r_V_10 = mul i32 1204, %sext_ln728

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="51" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %sext_ln1116_4 = sext i31 %r_V_11 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %r_V_12 = mul i51 %sext_ln1116_4, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27" op_1_bw="20" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %shl_ln2 = call i27 @_ssdm_op_BitConcatenate.i27.i20.i7(i20 %trunc_ln1117, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %sext_ln1118_28 = sext i27 %shl_ln2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %r_V_15 = sub i28 0, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %sext_ln1118_29 = sext i20 %p_Val2_3 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="76" op_0_bw="67">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %sext_ln1118_31 = sext i67 %r_V_18 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="76" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %sext_ln1118_32 = sext i20 %tmp_1 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %mul_ln1192_7 = mul i76 %sext_ln1118_31, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="76" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %sext_ln1118_33 = sext i20 %tmp_4 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %mul_ln1192_8 = mul i76 %sext_ln1118_31, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="51" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %sext_ln1116_7 = sext i33 %r_V_19 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %r_V_20 = mul i51 %sext_ln1116_7, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %sext_ln1116_8 = sext i32 %r_V_21 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %r_V_22 = mul i50 %sext_ln1116_8, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %r_V_23 = mul i33 3006, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="51" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %sext_ln1116_9 = sext i31 %r_V_24 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %r_V_25 = mul i51 %sext_ln1116_9, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %r_V_26 = mul i34 4845, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:191  %sext_ln1116_10 = sext i32 %r_V_28 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="50" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %sext_ln1118_39 = sext i20 %tmp_5 to i50

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:196  %r_V_29 = mul i50 %sext_ln1116_10, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:214  %sext_ln1118_44 = sext i20 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="51" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:233  %sext_ln1116_11 = sext i31 %r_V_34 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:234  %r_V_35 = mul i51 %sext_ln1116_11, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:237  %r_V_36 = mul i30 477, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="51" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:243  %sext_ln1116_12 = sext i31 %r_V_37 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:244  %r_V_38 = mul i51 %sext_ln1116_12, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:248  %r_V_39 = mul i34 4363, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:257  %r_V_40 = mul i32 1336, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="27" op_0_bw="27" op_1_bw="20" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:295  %shl_ln1118_1 = call i27 @_ssdm_op_BitConcatenate.i27.i20.i7(i20 %p_Val2_3, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:296  %sext_ln1118_50 = sext i27 %shl_ln1118_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="21" op_1_bw="20" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:297  %shl_ln1118_2 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %p_Val2_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:298  %sext_ln1118_51 = sext i21 %shl_ln1118_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:299  %r_V_42 = sub i28 %sext_ln1118_50, %sext_ln1118_51

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="48" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:300  %sext_ln1116_13 = sext i28 %r_V_42 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:301  %r_V_43 = mul i48 %sext_ln1116_13, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="66" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:302  %sext_ln1118_52 = sext i20 %tmp_5 to i66

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:305  %r_V_44 = mul i31 810, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="66" op_0_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:328  %sext_ln1116_15 = sext i48 %r_V_47 to i66

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:329  %r_V_48 = mul i66 %sext_ln1116_15, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:336  %r_V_49 = mul i31 810, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:354  %r_V_52 = mul i31 683, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sext_ln1192 = sext i20 %tmp_1 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="62" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %sext_ln1118_9 = sext i50 %r_V_1 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="62" op_0_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %sext_ln1193 = sext i49 %r_V_3 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="62" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %sext_ln1192_1 = sext i20 %tmp_2 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %mul_ln1193 = mul i62 %sext_ln1193, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %mul_ln1193_1 = mul i62 %sext_ln1118_9, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1193_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %sext_ln1118_10 = sext i32 %r_V_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %mul_ln1193_2 = mul i48 %sext_ln1118_10, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1193_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %sext_ln1192_2 = sext i20 %tmp_2 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="48" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln1118_12 = sext i31 %r_V_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %mul_ln1192 = mul i48 %sext_ln1118_12, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %sext_ln1118_13 = sext i20 %trunc_ln1117 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %mul_ln728 = mul i28 152, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %mul_ln728_1 = mul i31 2001, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %sext_ln1118_19 = sext i20 %tmp_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %sext_ln728_1 = sext i20 %tmp_1 to i34

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="62" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %sext_ln1118_22 = sext i50 %r_V_7 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %mul_ln1192_1 = mul i62 %sext_ln1118_22, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="62" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %sext_ln1192_4 = sext i50 %r_V_9 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %mul_ln1192_2 = mul i62 %sext_ln1192_4, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %sext_ln1118_23 = sext i32 %r_V_10 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %mul_ln1192_3 = mul i48 %sext_ln1118_23, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %sext_ln1118_24 = sext i51 %r_V_12 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %mul_ln1192_4 = mul i62 %sext_ln1118_24, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %r_V_13 = mul i34 5436, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %sext_ln1118_25 = sext i20 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %sext_ln1118_26 = sext i20 %tmp_2 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %r_V_14 = mul i33 2481, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="47" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %sext_ln703 = sext i28 %r_V_15 to i47

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="47" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %sext_ln703_1 = sext i20 %tmp_1 to i47

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %mul_ln703 = mul i47 %sext_ln703, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %mul_ln728_4 = mul i29 450, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln728_4"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="43" op_0_bw="43" op_1_bw="29" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %rhs_V_4 = call i43 @_ssdm_op_BitConcatenate.i43.i29.i14(i29 %mul_ln728_4, i14 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="47" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %sext_ln728_4 = sext i43 %rhs_V_4 to i47

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %ret_V_1 = add i47 %sext_ln728_4, %mul_ln703

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %sext_ln1192_6 = sext i20 %p_Val2_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %mul_ln1192_7 = mul i76 %sext_ln1118_31, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %mul_ln1192_8 = mul i76 %sext_ln1118_31, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %sext_ln1192_8 = sext i51 %r_V_20 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %mul_ln1192_9 = mul i62 %sext_ln1192_8, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="62" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %sext_ln1192_9 = sext i50 %r_V_22 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="62" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %sext_ln1192_10 = sext i20 %tmp_4 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %mul_ln1192_10 = mul i62 %sext_ln1192_9, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="48" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %sext_ln1118_34 = sext i33 %r_V_23 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %mul_ln1192_11 = mul i48 %sext_ln1118_34, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %sext_ln1118_35 = sext i51 %r_V_25 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %mul_ln1192_12 = mul i62 %sext_ln1118_35, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %mul_ln1192_13 = mul i62 %sext_ln1118_35, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="48" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %sext_ln1192_11 = sext i34 %r_V_26 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %mul_ln1192_14 = mul i48 %sext_ln1192_11, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %r_V_27 = mul i33 3095, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:194  %sext_ln1118_38 = sext i20 %tmp_5 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="62" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:197  %sext_ln1118_40 = sext i50 %r_V_29 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="62" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:198  %sext_ln1192_14 = sext i20 %p_Val2_3 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:200  %mul_ln1193_3 = mul i62 %sext_ln1118_40, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1193_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:201  %r_V_30 = mul i32 1676, %sext_ln728

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %r_V_31 = mul i32 1558, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:212  %sext_ln1118_43 = sext i20 %tmp_5 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="34" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:213  %sext_ln1192_15 = sext i20 %tmp_5 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:215  %r_V_32 = mul i34 5956, %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:220  %r_V_33 = mul i31 558, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:235  %sext_ln1192_16 = sext i51 %r_V_35 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:236  %mul_ln1192_18 = mul i62 %sext_ln1192_16, %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="48" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:238  %sext_ln1118_46 = sext i30 %r_V_36 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:239  %mul_ln728_6 = mul i48 %sext_ln1118_46, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln728_6"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:245  %sext_ln1118_47 = sext i51 %r_V_38 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:246  %mul_ln1192_19 = mul i62 %sext_ln1118_47, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:249  %sext_ln1192_17 = sext i34 %r_V_39 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:250  %mul_ln1192_20 = mul i48 %sext_ln1192_17, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="48" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:253  %sext_ln1118_48 = sext i31 %r_V_37 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:254  %mul_ln1192_21 = mul i48 %sext_ln1118_48, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:258  %sext_ln1192_18 = sext i32 %r_V_40 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:259  %mul_ln1192_22 = mul i48 %sext_ln1192_18, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:265  %r_V_41 = mul i32 1718, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="62" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:303  %sext_ln1118_53 = sext i20 %tmp_5 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="62" op_0_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:304  %sext_ln1118_54 = sext i48 %r_V_43 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:306  %sext_ln728_7 = sext i20 %tmp_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="48" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:307  %sext_ln728_8 = sext i31 %r_V_44 to i48

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:308  %mul_ln1193_8 = mul i48 %sext_ln728_8, %sext_ln728_7

]]></Node>
<StgValue><ssdm name="mul_ln1193_8"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:310  %mul_ln1193_7 = mul i62 %sext_ln1118_54, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="mul_ln1193_7"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:311  %r_V_45 = mul i31 683, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="76" op_0_bw="66">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:330  %sext_ln1192_26 = sext i66 %r_V_48 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="76" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:331  %sext_ln1192_27 = sext i20 %tmp_5 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:332  %mul_ln1192_25 = mul i76 %sext_ln1192_26, %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="51" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:337  %sext_ln1116_16 = sext i31 %r_V_49 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:338  %r_V_50 = mul i51 %sext_ln1116_16, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:343  %r_V_51 = mul i28 84, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="51" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:355  %sext_ln1116_17 = sext i31 %r_V_52 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:356  %r_V_53 = mul i51 %sext_ln1116_17, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:361  %r_V_54 = mul i33 3781, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %shl_ln = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1193_2, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %sub_ln1193 = sub i62 %mul_ln1193_1, %mul_ln1193

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %shl_ln1 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sub_ln1192 = sub i62 %sub_ln1193, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="56" op_0_bw="56" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %rhs_V = call i56 @_ssdm_op_BitConcatenate.i56.i28.i28(i28 %mul_ln728, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %add_ln1193 = add i62 %shl_ln1, %sub_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1193"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="62" op_0_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %sext_ln1193_1 = sext i56 %rhs_V to i62

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="59" op_0_bw="59" op_1_bw="31" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %rhs_V_1 = call i59 @_ssdm_op_BitConcatenate.i59.i31.i28(i31 %mul_ln728_1, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="62" op_0_bw="59">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %sext_ln1192_3 = sext i59 %rhs_V_1 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %sub_ln1192_1 = sub i62 %add_ln1193, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="sub_ln1192_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %add_ln1192 = add i62 %sext_ln1192_3, %sub_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %sub_ln1192_2 = sub i62 %add_ln1192, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="sub_ln1192_2"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %add_ln1192_1 = add i62 %sub_ln1192_2, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %shl_ln1192_1 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_3, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %add_ln1192_2 = add i62 %shl_ln1192_1, %add_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %sub_ln1192_3 = sub i62 %add_ln1192_2, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %sext_ln1192_5 = sext i34 %r_V_13 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %mul_ln1192_5 = mul i48 %sext_ln1192_5, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %shl_ln1192_2 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_5, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_2"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sub_ln1192_4 = sub i62 %sub_ln1192_3, %shl_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_4"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %mul_ln728_2 = mul i34 8318, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %sext_ln728_2 = sext i20 %tmp_2 to i29

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="48" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %sext_ln1118_27 = sext i33 %r_V_14 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %mul_ln1192_6 = mul i48 %sext_ln1118_27, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="75" op_0_bw="75" op_1_bw="47" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %lhs_V = call i75 @_ssdm_op_BitConcatenate.i75.i47.i28(i47 %ret_V_1, i28 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="76" op_0_bw="75">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %sext_ln1192_7 = sext i75 %lhs_V to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %add_ln1192_7 = add i76 %sext_ln1192_7, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %sub_ln1192_6 = sub i76 %add_ln1192_7, %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_6"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %shl_ln1192_4 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %mul_ln1192_9, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_4"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %sub_ln1192_7 = sub i76 %sub_ln1192_6, %shl_ln1192_4

]]></Node>
<StgValue><ssdm name="sub_ln1192_7"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %shl_ln1192_5 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %mul_ln1192_10, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_5"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %add_ln1192_8 = add i76 %shl_ln1192_5, %sub_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="76" op_0_bw="76" op_1_bw="48" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %shl_ln1192_6 = call i76 @_ssdm_op_BitConcatenate.i76.i48.i28(i48 %mul_ln1192_11, i28 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_6"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %add_ln1192_9 = add i76 %shl_ln1192_6, %add_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %shl_ln1192_7 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %mul_ln1192_12, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_7"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %sub_ln1192_8 = sub i76 %add_ln1192_9, %shl_ln1192_7

]]></Node>
<StgValue><ssdm name="sub_ln1192_8"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %shl_ln1192_8 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %mul_ln1192_13, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_8"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %add_ln1192_10 = add i76 %shl_ln1192_8, %sub_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %sext_ln1192_12 = sext i20 %tmp_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="48" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %sext_ln1118_36 = sext i33 %r_V_27 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %mul_ln1192_15 = mul i48 %sext_ln1118_36, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="62" op_0_bw="62" op_1_bw="20" op_2_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:199  %rhs_V_6 = call i62 @_ssdm_op_BitConcatenate.i62.i20.i42(i20 %p_Val2_3, i42 0)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="48" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:202  %sext_ln1118_41 = sext i32 %r_V_30 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:203  %mul_ln1193_4 = mul i48 %sext_ln1118_41, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1193_4"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:204  %shl_ln1193_1 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1193_4, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_1"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:205  %sub_ln1193_1 = sub i62 %mul_ln1193_3, %rhs_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="48" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:207  %sext_ln1118_42 = sext i32 %r_V_31 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:208  %mul_ln1192_16 = mul i48 %sext_ln1118_42, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %shl_ln1192_10 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_16, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_10"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:210  %sub_ln1192_11 = sub i62 %sub_ln1193_1, %shl_ln1193_1

]]></Node>
<StgValue><ssdm name="sub_ln1192_11"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="48" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:216  %sext_ln1193_2 = sext i34 %r_V_32 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1193_2"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:217  %mul_ln1193_5 = mul i48 %sext_ln1193_2, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1193_5"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:219  %add_ln1193_1 = add i62 %shl_ln1192_10, %sub_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1193_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:221  %sext_ln1118_45 = sext i31 %r_V_33 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:222  %mul_ln1193_6 = mul i48 %sext_ln1118_45, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1193_6"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:240  %rhs_V_7 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln728_6, i14 0)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:241  %add_ln1192_15 = add i62 %rhs_V_7, %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:247  %add_ln1192_16 = add i62 %add_ln1192_15, %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:251  %shl_ln1192_12 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_20, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_12"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:252  %sub_ln1192_13 = sub i62 %add_ln1192_16, %shl_ln1192_12

]]></Node>
<StgValue><ssdm name="sub_ln1192_13"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:255  %shl_ln1192_13 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_21, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_13"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:256  %add_ln1192_17 = add i62 %shl_ln1192_13, %sub_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:260  %shl_ln1192_14 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_22, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_14"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:261  %sub_ln1192_14 = sub i62 %add_ln1192_17, %shl_ln1192_14

]]></Node>
<StgValue><ssdm name="sub_ln1192_14"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:262  %mul_ln1192_23 = mul i48 %sext_ln1118_48, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:263  %shl_ln1192_15 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_23, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_15"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:264  %add_ln1192_18 = add i62 %shl_ln1192_15, %sub_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:266  %sext_ln1192_19 = sext i32 %r_V_41 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:267  %mul_ln1192_24 = mul i48 %sext_ln1192_19, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:268  %shl_ln1192_16 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_24, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_16"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:269  %add_ln1192_19 = add i62 %shl_ln1192_16, %add_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:270  %mul_ln728_7 = mul i32 2872, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln728_7"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:274  %sext_ln1118_49 = sext i20 %tmp_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:275  %mul_ln728_8 = mul i33 4229, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="mul_ln728_8"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:279  %mul_ln728_9 = mul i29 477, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="mul_ln728_9"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:283  %mul_ln728_10 = mul i33 4229, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="mul_ln728_10"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:309  %shl_ln1193_4 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1193_8, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_4"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="48" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:312  %sext_ln1193_3 = sext i20 %tmp_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1193_3"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="48" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:313  %sext_ln1193_4 = sext i31 %r_V_45 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1193_4"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:314  %mul_ln1193_9 = mul i48 %sext_ln1193_4, %sext_ln1193_3

]]></Node>
<StgValue><ssdm name="mul_ln1193_9"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:315  %shl_ln1193_5 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1193_9, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_5"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:316  %sub_ln1193_3 = sub i62 %mul_ln1193_7, %shl_ln1193_4

]]></Node>
<StgValue><ssdm name="sub_ln1193_3"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:317  %mul_ln728_12 = mul i32 3781, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln728_12"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:318  %rhs_V_13 = call i60 @_ssdm_op_BitConcatenate.i60.i32.i28(i32 %mul_ln728_12, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="62" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:319  %sext_ln1192_25 = sext i60 %rhs_V_13 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:320  %sub_ln1192_18 = sub i62 %sub_ln1193_3, %shl_ln1193_5

]]></Node>
<StgValue><ssdm name="sub_ln1192_18"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:332  %mul_ln1192_25 = mul i76 %sext_ln1192_26, %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:333  %add_ln1192_23 = add i62 %sub_ln1192_18, %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:339  %sext_ln1118_57 = sext i51 %r_V_50 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:340  %mul_ln1192_26 = mul i62 %sext_ln1118_57, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="46" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:344  %sext_ln1118_58 = sext i20 %tmp_5 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="46" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:345  %sext_ln1118_59 = sext i28 %r_V_51 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:346  %mul_ln728_13 = mul i46 %sext_ln1118_59, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln728_13"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:350  %mul_ln728_14 = mul i32 3585, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728_14"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="62" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:357  %sext_ln1118_60 = sext i51 %r_V_53 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:358  %mul_ln1192_27 = mul i62 %sext_ln1118_60, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="48" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:362  %sext_ln1118_61 = sext i33 %r_V_54 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:363  %mul_ln1192_28 = mul i48 %sext_ln1118_61, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i20* %y_4_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i20* %y_3_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i20* %y_2_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i20* %y_1_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i20* %y_0_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="320">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i320* %x_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i320* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i20* %y_0_V, i20* %y_1_V, i20* %y_2_V, i20* %y_3_V, i20* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="62" op_0_bw="62" op_1_bw="34" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %rhs_V_2 = call i62 @_ssdm_op_BitConcatenate.i62.i34.i28(i34 %mul_ln728_2, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %add_ln1192_3 = add i62 %rhs_V_2, %sub_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="34" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %sext_ln728_3 = sext i20 %tmp_2 to i34

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %shl_ln1192_3 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1192_6, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_3"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %add_ln1192_4 = add i62 %shl_ln1192_3, %add_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %mul_ln728_3 = mul i34 8774, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="mul_ln728_3"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="62" op_0_bw="62" op_1_bw="34" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %rhs_V_3 = call i62 @_ssdm_op_BitConcatenate.i62.i34.i28(i34 %mul_ln728_3, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %sub_ln1192_5 = sub i62 %add_ln1192_4, %rhs_V_3

]]></Node>
<StgValue><ssdm name="sub_ln1192_5"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %ret_V = add i62 -47916716738478080, %sub_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="20" op_0_bw="20" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %trunc_ln = call i20 @_ssdm_op_PartSelect.i20.i62.i32.i32(i62 %ret_V, i32 42, i32 61)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  call void @_ssdm_op_Write.ap_vld.i20P(i20* %y_0_V, i20 %trunc_ln)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="76" op_0_bw="76" op_1_bw="48" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  %shl_ln1192_9 = call i76 @_ssdm_op_BitConcatenate.i76.i48.i28(i48 %mul_ln1192_14, i28 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_9"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %add_ln1192_11 = add i76 %shl_ln1192_9, %add_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="76" op_0_bw="76" op_1_bw="48" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %shl_ln1192_s = call i76 @_ssdm_op_BitConcatenate.i76.i48.i28(i48 %mul_ln1192_15, i28 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_s"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  %sub_ln1192_9 = sub i76 %add_ln1192_11, %shl_ln1192_s

]]></Node>
<StgValue><ssdm name="sub_ln1192_9"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %mul_ln728_5 = mul i33 6155, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln728_5"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="75" op_0_bw="75" op_1_bw="33" op_2_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:184  %rhs_V_5 = call i75 @_ssdm_op_BitConcatenate.i75.i33.i42(i33 %mul_ln728_5, i42 0)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="76" op_0_bw="75">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %sext_ln1192_13 = sext i75 %rhs_V_5 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:186  %sub_ln1192_10 = sub i76 %sub_ln1192_9, %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="sub_ln1192_10"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:187  %ret_V_2 = add i76 -928894444742929022976, %sub_ln1192_10

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="20" op_0_bw="20" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:188  %trunc_ln708_1 = call i20 @_ssdm_op_PartSelect.i20.i76.i32.i32(i76 %ret_V_2, i32 56, i32 75)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:189  call void @_ssdm_op_Write.ap_vld.i20P(i20* %y_1_V, i20 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="29" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:211  %sext_ln728_5 = sext i20 %tmp_5 to i29

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:218  %shl_ln1193_2 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1193_5, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_2"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="62" op_0_bw="62" op_1_bw="48" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:223  %shl_ln1193_3 = call i62 @_ssdm_op_BitConcatenate.i62.i48.i14(i48 %mul_ln1193_6, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_3"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:224  %sub_ln1193_2 = sub i62 %add_ln1193_1, %shl_ln1193_2

]]></Node>
<StgValue><ssdm name="sub_ln1193_2"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:225  %mul_ln1192_17 = mul i34 30133, %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:226  %sub_ln1192_12 = sub i62 %sub_ln1193_2, %shl_ln1193_3

]]></Node>
<StgValue><ssdm name="sub_ln1192_12"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="62" op_0_bw="62" op_1_bw="34" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:227  %shl_ln1192_11 = call i62 @_ssdm_op_BitConcatenate.i62.i34.i28(i34 %mul_ln1192_17, i28 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_11"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:228  %add_ln1192_13 = add i62 %shl_ln1192_11, %sub_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:229  %ret_V_3 = add i62 -20917109206810624, %add_ln1192_13

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="20" op_0_bw="20" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:230  %trunc_ln708_2 = call i20 @_ssdm_op_PartSelect.i20.i62.i32.i32(i62 %ret_V_3, i32 42, i32 61)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:231  call void @_ssdm_op_Write.ap_vld.i20P(i20* %y_2_V, i20 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:271  %rhs_V_8 = call i60 @_ssdm_op_BitConcatenate.i60.i32.i28(i32 %mul_ln728_7, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="62" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:272  %sext_ln1192_20 = sext i60 %rhs_V_8 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:273  %add_ln1192_20 = add i62 %sext_ln1192_20, %add_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="61" op_0_bw="61" op_1_bw="33" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:276  %rhs_V_9 = call i61 @_ssdm_op_BitConcatenate.i61.i33.i28(i33 %mul_ln728_8, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="62" op_0_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:277  %sext_ln1192_21 = sext i61 %rhs_V_9 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:278  %sub_ln1192_15 = sub i62 %add_ln1192_20, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="sub_ln1192_15"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="57" op_0_bw="57" op_1_bw="29" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:280  %rhs_V_10 = call i57 @_ssdm_op_BitConcatenate.i57.i29.i28(i29 %mul_ln728_9, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="62" op_0_bw="57">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:281  %sext_ln1192_22 = sext i57 %rhs_V_10 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:282  %add_ln1192_21 = add i62 %sext_ln1192_22, %sub_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="61" op_0_bw="61" op_1_bw="33" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:284  %rhs_V_11 = call i61 @_ssdm_op_BitConcatenate.i61.i33.i28(i33 %mul_ln728_10, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="62" op_0_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:285  %sext_ln1192_23 = sext i61 %rhs_V_11 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:286  %sub_ln1192_16 = sub i62 %add_ln1192_21, %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="sub_ln1192_16"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="30" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:287  %sext_ln728_6 = sext i20 %tmp_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:288  %mul_ln728_11 = mul i30 955, %sext_ln728_6

]]></Node>
<StgValue><ssdm name="mul_ln728_11"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="58" op_0_bw="58" op_1_bw="30" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:289  %rhs_V_12 = call i58 @_ssdm_op_BitConcatenate.i58.i30.i28(i30 %mul_ln728_11, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="62" op_0_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:290  %sext_ln1192_24 = sext i58 %rhs_V_12 to i62

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:291  %sub_ln1192_17 = sub i62 %sub_ln1192_16, %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="sub_ln1192_17"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:292  %ret_V_4 = add i62 -32325641856614400, %sub_ln1192_17

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="20" op_0_bw="20" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:293  %trunc_ln708_3 = call i20 @_ssdm_op_PartSelect.i20.i62.i32.i32(i62 %ret_V_4, i32 42, i32 61)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:294  call void @_ssdm_op_Write.ap_vld.i20P(i20* %y_3_V, i20 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:334  %shl_ln1192_17 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %add_ln1192_23, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_17"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:335  %sub_ln1192_19 = sub i76 %shl_ln1192_17, %mul_ln1192_25

]]></Node>
<StgValue><ssdm name="sub_ln1192_19"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:341  %shl_ln1192_18 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %mul_ln1192_26, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_18"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:342  %add_ln1192_24 = add i76 %shl_ln1192_18, %sub_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="74" op_0_bw="74" op_1_bw="46" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:347  %rhs_V_14 = call i74 @_ssdm_op_BitConcatenate.i74.i46.i28(i46 %mul_ln728_13, i28 0)

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="76" op_0_bw="74">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:348  %sext_ln1192_28 = sext i74 %rhs_V_14 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:349  %add_ln1192_25 = add i76 %sext_ln1192_28, %add_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="74" op_0_bw="74" op_1_bw="32" op_2_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:351  %rhs_V_15 = call i74 @_ssdm_op_BitConcatenate.i74.i32.i42(i32 %mul_ln728_14, i42 0)

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="76" op_0_bw="74">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:352  %sext_ln1192_29 = sext i74 %rhs_V_15 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:353  %sub_ln1192_20 = sub i76 %add_ln1192_25, %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="sub_ln1192_20"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="76" op_0_bw="76" op_1_bw="62" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:359  %shl_ln1192_19 = call i76 @_ssdm_op_BitConcatenate.i76.i62.i14(i62 %mul_ln1192_27, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_19"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:360  %add_ln1192_26 = add i76 %shl_ln1192_19, %sub_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="76" op_0_bw="76" op_1_bw="48" op_2_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:364  %shl_ln1192_20 = call i76 @_ssdm_op_BitConcatenate.i76.i48.i28(i48 %mul_ln1192_28, i28 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_20"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:365  %sub_ln1192_21 = sub i76 %add_ln1192_26, %shl_ln1192_20

]]></Node>
<StgValue><ssdm name="sub_ln1192_21"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:366  %mul_ln728_15 = mul i29 454, %sext_ln728_5

]]></Node>
<StgValue><ssdm name="mul_ln728_15"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="71" op_0_bw="71" op_1_bw="29" op_2_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:367  %rhs_V_16 = call i71 @_ssdm_op_BitConcatenate.i71.i29.i42(i29 %mul_ln728_15, i42 0)

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="76" op_0_bw="71">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:368  %sext_ln1192_30 = sext i71 %rhs_V_16 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:369  %sub_ln1192_22 = sub i76 %sub_ln1192_21, %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="sub_ln1192_22"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:370  %ret_V_5 = add i76 -471400780196124557312, %sub_ln1192_22

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="20" op_0_bw="20" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:371  %trunc_ln708_4 = call i20 @_ssdm_op_PartSelect.i20.i76.i32.i32(i76 %ret_V_5, i32 56, i32 75)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:372  call void @_ssdm_op_Write.ap_vld.i20P(i20* %y_4_V, i20 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi81ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:373  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
