INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/gpio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/hazard_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/pipeline_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/alignment_units.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_aligner
INFO: [VRFC 10-311] analyzing module load_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wishbone_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc_fpga_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc_fpag_top
INFO: [VRFC 10-311] analyzing module clk_div_by_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/tb/rv32i_soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc_tb
