#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Sep  6 13:53:44 2019
# Process ID: 2828
# Current directory: C:/fft-parallel4/verilog/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7604 C:\fft-parallel4\verilog\topfft\topfft.xpr
# Log file: C:/fft-parallel4/verilog/topfft/vivado.log
# Journal file: C:/fft-parallel4/verilog/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.309 ; gain = 171.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip__parameterized0' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 14 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 15 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design fixtop_sat__parameterized0 has unconnected port sat_in[15]
WARNING: [Synth 8-3331] design fixtop_sat__parameterized0 has unconnected port sat_in[7]
WARNING: [Synth 8-3331] design fixtop_sat has unconnected port sat_in[29]
WARNING: [Synth 8-3331] design fixtop_sat has unconnected port sat_in[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.602 ; gain = 216.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1180.602 ; gain = 216.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1180.602 ; gain = 216.945
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1312.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.121 ; gain = 387.465
84 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.121 ; gain = 586.188
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(Nbits=3)
Compiling module xil_defaultlib.multip(Nbits=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1351.121 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(Nbits=3)
Compiling module xil_defaultlib.multip(Nbits=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(Nbits=3)
Compiling module xil_defaultlib.multip(Nbits=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(Nbits=3)
Compiling module xil_defaultlib.multip(Nbits=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(Nbits=3)
Compiling module xil_defaultlib.multip(Nbits=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.336 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.652 ; gain = 48.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter NBITScoeff bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter NBITS bound to: 7 - type: integer 
	Parameter NBITScoeff bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip__parameterized0' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 14 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 15 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design fixtop_sat__parameterized0 has unconnected port sat_in[15]
WARNING: [Synth 8-3331] design fixtop_sat__parameterized0 has unconnected port sat_in[7]
WARNING: [Synth 8-3331] design fixtop_sat has unconnected port sat_in[29]
WARNING: [Synth 8-3331] design fixtop_sat has unconnected port sat_in[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.297 ; gain = 75.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.297 ; gain = 75.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.297 ; gain = 75.926
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1644.223 ; gain = 193.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(NBITS=3)
Compiling module xil_defaultlib.multip(NBITS=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.590 ; gain = 0.000
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:275]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 30 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:283]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(NBITS=3)
Compiling module xil_defaultlib.multip(NBITS=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=15,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1724.590 ; gain = 0.000
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.680 ; gain = 21.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter NBITScoeff bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter NBITS bound to: 7 - type: integer 
	Parameter NBITScoeff bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip__parameterized0' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 14 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 14 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.891 ; gain = 52.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.891 ; gain = 52.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.891 ; gain = 52.039
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1844.496 ; gain = 66.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(NBITS=3)
Compiling module xil_defaultlib.multip(NBITS=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=14,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=7,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1951.418 ; gain = 0.730
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.multip(NBITS=3)
Compiling module xil_defaultlib.multip(NBITS=7)
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg(Nbits=6)
Compiling module xil_defaultlib.topD(ND=2,Nbits=6)
Compiling module xil_defaultlib.switch(Nbits=6)
Compiling module xil_defaultlib.BF(NBITS=6)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=6)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD(Nbits=6)
Compiling module xil_defaultlib.Blq(Nbits=6)
Compiling module xil_defaultlib.sat(NBITS_IN=14,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=14,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=7,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1951.418 ; gain = 0.000
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 14:48:56 2019...
