alib work
setactivelib work

# Generic_Baseblocks_v2_1
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v

# Fifo_generator_v11_0
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/fifo_generator_v11_0/simulation/fifo_generator_v11_0.v

# AXI_data_fifo_v2_1
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v  
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v  
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v

#AXI_infrastructure_v1_1
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v

#AXI_register_slice_v2_1
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v

# AXI_Protocole_Converter_v2_1
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v
alog -O2 -sve -l unisim  -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v




setactivelib work



