
Lab05_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064c8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  080066c8  080066c8  000166c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006adc  08006adc  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08006adc  08006adc  00016adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ae4  08006ae4  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ae4  08006ae4  00016ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ae8  08006ae8  00016ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08006aec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  200001f0  08006cdc  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08006cdc  00020370  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b2cc  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001994  00000000  00000000  0002b4ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0002ce80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e0  00000000  00000000  0002d708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027f62  00000000  00000000  0002dee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b386  00000000  00000000  00055e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f799d  00000000  00000000  000611d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00158b6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031a4  00000000  00000000  00158bc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	080066b0 	.word	0x080066b0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	080066b0 	.word	0x080066b0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f8:	f000 fd1b 	bl	8001032 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fc:	f000 f83c 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000600:	f000 f918 	bl	8000834 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000604:	f000 f8e6 	bl	80007d4 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000608:	f000 f892 	bl	8000730 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800060c:	4816      	ldr	r0, [pc, #88]	; (8000668 <main+0x74>)
 800060e:	f000 fdd5 	bl	80011bc <HAL_ADC_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK){}
 8000612:	bf00      	nop
 8000614:	2164      	movs	r1, #100	; 0x64
 8000616:	4814      	ldr	r0, [pc, #80]	; (8000668 <main+0x74>)
 8000618:	f000 fe9e 	bl	8001358 <HAL_ADC_PollForConversion>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d1f8      	bne.n	8000614 <main+0x20>
	  adc_val = HAL_ADC_GetValue(&hadc1);
 8000622:	4811      	ldr	r0, [pc, #68]	; (8000668 <main+0x74>)
 8000624:	f000 ff23 	bl	800146e <HAL_ADC_GetValue>
 8000628:	4603      	mov	r3, r0
 800062a:	4a10      	ldr	r2, [pc, #64]	; (800066c <main+0x78>)
 800062c:	6013      	str	r3, [r2, #0]
	  adc_avg_8 = average_8(adc_val);
 800062e:	4b0f      	ldr	r3, [pc, #60]	; (800066c <main+0x78>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4618      	mov	r0, r3
 8000634:	f000 faa8 	bl	8000b88 <average_8>
 8000638:	4603      	mov	r3, r0
 800063a:	461a      	mov	r2, r3
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <main+0x7c>)
 800063e:	601a      	str	r2, [r3, #0]
	  adc_avg_16 = average_16(adc_val);
 8000640:	4b0a      	ldr	r3, [pc, #40]	; (800066c <main+0x78>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4618      	mov	r0, r3
 8000646:	f000 facf 	bl	8000be8 <average_16>
 800064a:	4603      	mov	r3, r0
 800064c:	461a      	mov	r2, r3
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <main+0x80>)
 8000650:	601a      	str	r2, [r3, #0]
	  displayHEX(adc_val);
 8000652:	4b06      	ldr	r3, [pc, #24]	; (800066c <main+0x78>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4618      	mov	r0, r3
 8000658:	f000 f962 	bl	8000920 <displayHEX>
	  HAL_Delay(400);
 800065c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000660:	f000 fd44 	bl	80010ec <HAL_Delay>
  {
 8000664:	e7d5      	b.n	8000612 <main+0x1e>
 8000666:	bf00      	nop
 8000668:	2000020c 	.word	0x2000020c
 800066c:	200002dc 	.word	0x200002dc
 8000670:	200002e0 	.word	0x200002e0
 8000674:	200002e4 	.word	0x200002e4

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	; 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 031c 	add.w	r3, r7, #28
 8000682:	2234      	movs	r2, #52	; 0x34
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f003 f9cc 	bl	8003a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	4b22      	ldr	r3, [pc, #136]	; (8000728 <SystemClock_Config+0xb0>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a0:	4a21      	ldr	r2, [pc, #132]	; (8000728 <SystemClock_Config+0xb0>)
 80006a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006a6:	6413      	str	r3, [r2, #64]	; 0x40
 80006a8:	4b1f      	ldr	r3, [pc, #124]	; (8000728 <SystemClock_Config+0xb0>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006b4:	4b1d      	ldr	r3, [pc, #116]	; (800072c <SystemClock_Config+0xb4>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006bc:	4a1b      	ldr	r2, [pc, #108]	; (800072c <SystemClock_Config+0xb4>)
 80006be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c2:	6013      	str	r3, [r2, #0]
 80006c4:	4b19      	ldr	r3, [pc, #100]	; (800072c <SystemClock_Config+0xb4>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006cc:	603b      	str	r3, [r7, #0]
 80006ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d0:	2302      	movs	r3, #2
 80006d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d4:	2301      	movs	r3, #1
 80006d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d8:	2310      	movs	r3, #16
 80006da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006dc:	2300      	movs	r3, #0
 80006de:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 031c 	add.w	r3, r7, #28
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 fbcb 	bl	8001e80 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80006f0:	f000 faaa 	bl	8000c48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	230f      	movs	r3, #15
 80006f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000708:	f107 0308 	add.w	r3, r7, #8
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f001 fe64 	bl	80023dc <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800071a:	f000 fa95 	bl	8000c48 <Error_Handler>
  }
}
 800071e:	bf00      	nop
 8000720:	3750      	adds	r7, #80	; 0x50
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000736:	463b      	mov	r3, r7
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000742:	4b21      	ldr	r3, [pc, #132]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000744:	4a21      	ldr	r2, [pc, #132]	; (80007cc <MX_ADC1_Init+0x9c>)
 8000746:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000748:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <MX_ADC1_Init+0x98>)
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800074e:	4b1e      	ldr	r3, [pc, #120]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000754:	4b1c      	ldr	r3, [pc, #112]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800075a:	4b1b      	ldr	r3, [pc, #108]	; (80007c8 <MX_ADC1_Init+0x98>)
 800075c:	2201      	movs	r2, #1
 800075e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000760:	4b19      	ldr	r3, [pc, #100]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000768:	4b17      	ldr	r3, [pc, #92]	; (80007c8 <MX_ADC1_Init+0x98>)
 800076a:	2200      	movs	r2, #0
 800076c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800076e:	4b16      	ldr	r3, [pc, #88]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000770:	4a17      	ldr	r2, [pc, #92]	; (80007d0 <MX_ADC1_Init+0xa0>)
 8000772:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000774:	4b14      	ldr	r3, [pc, #80]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800077a:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <MX_ADC1_Init+0x98>)
 800077c:	2201      	movs	r2, #1
 800077e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000780:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000782:	2200      	movs	r2, #0
 8000784:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000788:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <MX_ADC1_Init+0x98>)
 800078a:	2200      	movs	r2, #0
 800078c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800078e:	480e      	ldr	r0, [pc, #56]	; (80007c8 <MX_ADC1_Init+0x98>)
 8000790:	f000 fcd0 	bl	8001134 <HAL_ADC_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800079a:	f000 fa55 	bl	8000c48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800079e:	230a      	movs	r3, #10
 80007a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a2:	2301      	movs	r3, #1
 80007a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007a6:	2300      	movs	r3, #0
 80007a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007aa:	463b      	mov	r3, r7
 80007ac:	4619      	mov	r1, r3
 80007ae:	4806      	ldr	r0, [pc, #24]	; (80007c8 <MX_ADC1_Init+0x98>)
 80007b0:	f000 fe6a 	bl	8001488 <HAL_ADC_ConfigChannel>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80007ba:	f000 fa45 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007be:	bf00      	nop
 80007c0:	3710      	adds	r7, #16
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	2000020c 	.word	0x2000020c
 80007cc:	40012000 	.word	0x40012000
 80007d0:	0f000001 	.word	0x0f000001

080007d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <MX_USART3_UART_Init+0x58>)
 80007da:	4a15      	ldr	r2, [pc, #84]	; (8000830 <MX_USART3_UART_Init+0x5c>)
 80007dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007de:	4b13      	ldr	r3, [pc, #76]	; (800082c <MX_USART3_UART_Init+0x58>)
 80007e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_USART3_UART_Init+0x58>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_USART3_UART_Init+0x58>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_USART3_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_USART3_UART_Init+0x58>)
 80007fa:	220c      	movs	r2, #12
 80007fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_USART3_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_USART3_UART_Init+0x58>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800080a:	4b08      	ldr	r3, [pc, #32]	; (800082c <MX_USART3_UART_Init+0x58>)
 800080c:	2200      	movs	r2, #0
 800080e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <MX_USART3_UART_Init+0x58>)
 8000812:	2200      	movs	r2, #0
 8000814:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_USART3_UART_Init+0x58>)
 8000818:	f002 fbee 	bl	8002ff8 <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000822:	f000 fa11 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000254 	.word	0x20000254
 8000830:	40004800 	.word	0x40004800

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b088      	sub	sp, #32
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 030c 	add.w	r3, r7, #12
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	4b31      	ldr	r3, [pc, #196]	; (8000910 <MX_GPIO_Init+0xdc>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a30      	ldr	r2, [pc, #192]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000850:	f043 0304 	orr.w	r3, r3, #4
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b2e      	ldr	r3, [pc, #184]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0304 	and.w	r3, r3, #4
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000862:	4b2b      	ldr	r3, [pc, #172]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a2a      	ldr	r2, [pc, #168]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000868:	f043 0308 	orr.w	r3, r3, #8
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b28      	ldr	r3, [pc, #160]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800087a:	4b25      	ldr	r3, [pc, #148]	; (8000910 <MX_GPIO_Init+0xdc>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a24      	ldr	r2, [pc, #144]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b22      	ldr	r3, [pc, #136]	; (8000910 <MX_GPIO_Init+0xdc>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800088e:	603b      	str	r3, [r7, #0]
 8000890:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	210c      	movs	r1, #12
 8000896:	481f      	ldr	r0, [pc, #124]	; (8000914 <MX_GPIO_Init+0xe0>)
 8000898:	f001 fad8 	bl	8001e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800089c:	2200      	movs	r2, #0
 800089e:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80008a2:	481d      	ldr	r0, [pc, #116]	; (8000918 <MX_GPIO_Init+0xe4>)
 80008a4:	f001 fad2 	bl	8001e4c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2104      	movs	r1, #4
 80008ac:	481b      	ldr	r0, [pc, #108]	; (800091c <MX_GPIO_Init+0xe8>)
 80008ae:	f001 facd 	bl	8001e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PG2 PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008b2:	230c      	movs	r3, #12
 80008b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b6:	2301      	movs	r3, #1
 80008b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008c2:	f107 030c 	add.w	r3, r7, #12
 80008c6:	4619      	mov	r1, r3
 80008c8:	4812      	ldr	r0, [pc, #72]	; (8000914 <MX_GPIO_Init+0xe0>)
 80008ca:	f001 f913 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80008ce:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80008d2:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	2301      	movs	r3, #1
 80008d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	2300      	movs	r3, #0
 80008de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4619      	mov	r1, r3
 80008e6:	480c      	ldr	r0, [pc, #48]	; (8000918 <MX_GPIO_Init+0xe4>)
 80008e8:	f001 f904 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008ec:	2304      	movs	r3, #4
 80008ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008fc:	f107 030c 	add.w	r3, r7, #12
 8000900:	4619      	mov	r1, r3
 8000902:	4806      	ldr	r0, [pc, #24]	; (800091c <MX_GPIO_Init+0xe8>)
 8000904:	f001 f8f6 	bl	8001af4 <HAL_GPIO_Init>

}
 8000908:	bf00      	nop
 800090a:	3720      	adds	r7, #32
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40023800 	.word	0x40023800
 8000914:	40021800 	.word	0x40021800
 8000918:	40020800 	.word	0x40020800
 800091c:	40020c00 	.word	0x40020c00

08000920 <displayHEX>:

/* USER CODE BEGIN 4 */
void displayHEX(uint32_t hex1)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08e      	sub	sp, #56	; 0x38
 8000924:	af02      	add	r7, sp, #8
 8000926:	6078      	str	r0, [r7, #4]
	char str[32];
	float vin = (float)hex1/4095.0*3.3;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	ee07 3a90 	vmov	s15, r3
 800092e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000932:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000936:	ed9f 5b88 	vldr	d5, [pc, #544]	; 8000b58 <displayHEX+0x238>
 800093a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800093e:	ed9f 6b88 	vldr	d6, [pc, #544]	; 8000b60 <displayHEX+0x240>
 8000942:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000946:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800094a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	if (vin >= 0 && vin <= ledstate1)
 800094e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000952:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800095a:	db22      	blt.n	80009a2 <displayHEX+0x82>
 800095c:	4b82      	ldr	r3, [pc, #520]	; (8000b68 <displayHEX+0x248>)
 800095e:	edd3 7a00 	vldr	s15, [r3]
 8000962:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000966:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800096a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800096e:	d818      	bhi.n	80009a2 <displayHEX+0x82>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8000970:	2201      	movs	r2, #1
 8000972:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000976:	487d      	ldr	r0, [pc, #500]	; (8000b6c <displayHEX+0x24c>)
 8000978:	f001 fa68 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 800097c:	2201      	movs	r2, #1
 800097e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000982:	487a      	ldr	r0, [pc, #488]	; (8000b6c <displayHEX+0x24c>)
 8000984:	f001 fa62 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800098e:	4877      	ldr	r0, [pc, #476]	; (8000b6c <displayHEX+0x24c>)
 8000990:	f001 fa5c 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 8000994:	2201      	movs	r2, #1
 8000996:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800099a:	4874      	ldr	r0, [pc, #464]	; (8000b6c <displayHEX+0x24c>)
 800099c:	f001 fa56 	bl	8001e4c <HAL_GPIO_WritePin>
 80009a0:	e0b2      	b.n	8000b08 <displayHEX+0x1e8>
		}
		else if (vin > ledstate1 && vin <= ledstate2)
 80009a2:	4b71      	ldr	r3, [pc, #452]	; (8000b68 <displayHEX+0x248>)
 80009a4:	edd3 7a00 	vldr	s15, [r3]
 80009a8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80009ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009b4:	dd22      	ble.n	80009fc <displayHEX+0xdc>
 80009b6:	4b6e      	ldr	r3, [pc, #440]	; (8000b70 <displayHEX+0x250>)
 80009b8:	edd3 7a00 	vldr	s15, [r3]
 80009bc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80009c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009c8:	d818      	bhi.n	80009fc <displayHEX+0xdc>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d0:	4866      	ldr	r0, [pc, #408]	; (8000b6c <displayHEX+0x24c>)
 80009d2:	f001 fa3b 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009dc:	4863      	ldr	r0, [pc, #396]	; (8000b6c <displayHEX+0x24c>)
 80009de:	f001 fa35 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);
 80009e2:	2201      	movs	r2, #1
 80009e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e8:	4860      	ldr	r0, [pc, #384]	; (8000b6c <displayHEX+0x24c>)
 80009ea:	f001 fa2f 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 80009ee:	2201      	movs	r2, #1
 80009f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f4:	485d      	ldr	r0, [pc, #372]	; (8000b6c <displayHEX+0x24c>)
 80009f6:	f001 fa29 	bl	8001e4c <HAL_GPIO_WritePin>
 80009fa:	e085      	b.n	8000b08 <displayHEX+0x1e8>
		}
		else if (vin > ledstate2 && vin <= ledstate3)
 80009fc:	4b5c      	ldr	r3, [pc, #368]	; (8000b70 <displayHEX+0x250>)
 80009fe:	edd3 7a00 	vldr	s15, [r3]
 8000a02:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a0e:	dd22      	ble.n	8000a56 <displayHEX+0x136>
 8000a10:	4b58      	ldr	r3, [pc, #352]	; (8000b74 <displayHEX+0x254>)
 8000a12:	edd3 7a00 	vldr	s15, [r3]
 8000a16:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a22:	d818      	bhi.n	8000a56 <displayHEX+0x136>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8000a24:	2200      	movs	r2, #0
 8000a26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a2a:	4850      	ldr	r0, [pc, #320]	; (8000b6c <displayHEX+0x24c>)
 8000a2c:	f001 fa0e 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a36:	484d      	ldr	r0, [pc, #308]	; (8000b6c <displayHEX+0x24c>)
 8000a38:	f001 fa08 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a42:	484a      	ldr	r0, [pc, #296]	; (8000b6c <displayHEX+0x24c>)
 8000a44:	f001 fa02 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a4e:	4847      	ldr	r0, [pc, #284]	; (8000b6c <displayHEX+0x24c>)
 8000a50:	f001 f9fc 	bl	8001e4c <HAL_GPIO_WritePin>
 8000a54:	e058      	b.n	8000b08 <displayHEX+0x1e8>
		}
		else if (vin > ledstate3 && vin <= ledstate4)
 8000a56:	4b47      	ldr	r3, [pc, #284]	; (8000b74 <displayHEX+0x254>)
 8000a58:	edd3 7a00 	vldr	s15, [r3]
 8000a5c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a68:	dd22      	ble.n	8000ab0 <displayHEX+0x190>
 8000a6a:	4b43      	ldr	r3, [pc, #268]	; (8000b78 <displayHEX+0x258>)
 8000a6c:	edd3 7a00 	vldr	s15, [r3]
 8000a70:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a7c:	d818      	bhi.n	8000ab0 <displayHEX+0x190>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a84:	4839      	ldr	r0, [pc, #228]	; (8000b6c <displayHEX+0x24c>)
 8000a86:	f001 f9e1 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a90:	4836      	ldr	r0, [pc, #216]	; (8000b6c <displayHEX+0x24c>)
 8000a92:	f001 f9db 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a9c:	4833      	ldr	r0, [pc, #204]	; (8000b6c <displayHEX+0x24c>)
 8000a9e:	f001 f9d5 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aa8:	4830      	ldr	r0, [pc, #192]	; (8000b6c <displayHEX+0x24c>)
 8000aaa:	f001 f9cf 	bl	8001e4c <HAL_GPIO_WritePin>
 8000aae:	e02b      	b.n	8000b08 <displayHEX+0x1e8>
		}
		else if (vin > ledstate4 && vin <= ledstate5)
 8000ab0:	4b31      	ldr	r3, [pc, #196]	; (8000b78 <displayHEX+0x258>)
 8000ab2:	edd3 7a00 	vldr	s15, [r3]
 8000ab6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000aba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ac2:	dd21      	ble.n	8000b08 <displayHEX+0x1e8>
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <displayHEX+0x25c>)
 8000ac6:	edd3 7a00 	vldr	s15, [r3]
 8000aca:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000ace:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ad6:	d817      	bhi.n	8000b08 <displayHEX+0x1e8>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ade:	4823      	ldr	r0, [pc, #140]	; (8000b6c <displayHEX+0x24c>)
 8000ae0:	f001 f9b4 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aea:	4820      	ldr	r0, [pc, #128]	; (8000b6c <displayHEX+0x24c>)
 8000aec:	f001 f9ae 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000af6:	481d      	ldr	r0, [pc, #116]	; (8000b6c <displayHEX+0x24c>)
 8000af8:	f001 f9a8 	bl	8001e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 0);
 8000afc:	2200      	movs	r2, #0
 8000afe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b02:	481a      	ldr	r0, [pc, #104]	; (8000b6c <displayHEX+0x24c>)
 8000b04:	f001 f9a2 	bl	8001e4c <HAL_GPIO_WritePin>
		}
	sprintf(str,"ADC1_CH10 0x%08X Vin = %.2f V\n\r",hex1,vin);
 8000b08:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000b0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b10:	f107 030c 	add.w	r3, r7, #12
 8000b14:	ed8d 7b00 	vstr	d7, [sp]
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	4919      	ldr	r1, [pc, #100]	; (8000b80 <displayHEX+0x260>)
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f003 fbcd 	bl	80042bc <siprintf>
	while(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC)==RESET){}
 8000b22:	bf00      	nop
 8000b24:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <displayHEX+0x264>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	69db      	ldr	r3, [r3, #28]
 8000b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b2e:	2b40      	cmp	r3, #64	; 0x40
 8000b30:	d1f8      	bne.n	8000b24 <displayHEX+0x204>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str),1000);
 8000b32:	f107 030c 	add.w	r3, r7, #12
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fb82 	bl	8000240 <strlen>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	b29a      	uxth	r2, r3
 8000b40:	f107 010c 	add.w	r1, r7, #12
 8000b44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b48:	480e      	ldr	r0, [pc, #56]	; (8000b84 <displayHEX+0x264>)
 8000b4a:	f002 faa3 	bl	8003094 <HAL_UART_Transmit>

}
 8000b4e:	bf00      	nop
 8000b50:	3730      	adds	r7, #48	; 0x30
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	00000000 	.word	0x00000000
 8000b5c:	40affe00 	.word	0x40affe00
 8000b60:	66666666 	.word	0x66666666
 8000b64:	400a6666 	.word	0x400a6666
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	20000004 	.word	0x20000004
 8000b74:	20000008 	.word	0x20000008
 8000b78:	2000000c 	.word	0x2000000c
 8000b7c:	20000010 	.word	0x20000010
 8000b80:	080066c8 	.word	0x080066c8
 8000b84:	20000254 	.word	0x20000254

08000b88 <average_8>:
int average_8(int x)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	static int samples[8];
	static int i = 0;
	static int total = 0;

	total += x - samples[i];
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <average_8+0x54>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <average_8+0x58>)
 8000b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	1ad2      	subs	r2, r2, r3
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <average_8+0x5c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	4a0f      	ldr	r2, [pc, #60]	; (8000be4 <average_8+0x5c>)
 8000ba6:	6013      	str	r3, [r2, #0]
	samples[i] = x;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <average_8+0x54>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	490c      	ldr	r1, [pc, #48]	; (8000be0 <average_8+0x58>)
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	i = (i==7 ? 0 : i+1);
 8000bb4:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <average_8+0x54>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b07      	cmp	r3, #7
 8000bba:	d003      	beq.n	8000bc4 <average_8+0x3c>
 8000bbc:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <average_8+0x54>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	e000      	b.n	8000bc6 <average_8+0x3e>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <average_8+0x54>)
 8000bc8:	6013      	str	r3, [r2, #0]

	return total>>3;
 8000bca:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <average_8+0x5c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	10db      	asrs	r3, r3, #3
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	200002e8 	.word	0x200002e8
 8000be0:	200002ec 	.word	0x200002ec
 8000be4:	2000030c 	.word	0x2000030c

08000be8 <average_16>:
int average_16(int x) {
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	static int samples[16];
	static int i = 0;
	static int total = 0;

	total += x - samples[i];
 8000bf0:	4b12      	ldr	r3, [pc, #72]	; (8000c3c <average_16+0x54>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <average_16+0x58>)
 8000bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfa:	687a      	ldr	r2, [r7, #4]
 8000bfc:	1ad2      	subs	r2, r2, r3
 8000bfe:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <average_16+0x5c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4413      	add	r3, r2
 8000c04:	4a0f      	ldr	r2, [pc, #60]	; (8000c44 <average_16+0x5c>)
 8000c06:	6013      	str	r3, [r2, #0]
	samples[i] = x;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <average_16+0x54>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	490c      	ldr	r1, [pc, #48]	; (8000c40 <average_16+0x58>)
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	i = (i==15 ? 0 : i+1);
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <average_16+0x54>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b0f      	cmp	r3, #15
 8000c1a:	d003      	beq.n	8000c24 <average_16+0x3c>
 8000c1c:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <average_16+0x54>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	3301      	adds	r3, #1
 8000c22:	e000      	b.n	8000c26 <average_16+0x3e>
 8000c24:	2300      	movs	r3, #0
 8000c26:	4a05      	ldr	r2, [pc, #20]	; (8000c3c <average_16+0x54>)
 8000c28:	6013      	str	r3, [r2, #0]

	return total>>4;
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <average_16+0x5c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	111b      	asrs	r3, r3, #4
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	20000310 	.word	0x20000310
 8000c40:	20000314 	.word	0x20000314
 8000c44:	20000354 	.word	0x20000354

08000c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c4c:	b672      	cpsid	i
}
 8000c4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c50:	e7fe      	b.n	8000c50 <Error_Handler+0x8>
	...

08000c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5a:	4b0f      	ldr	r3, [pc, #60]	; (8000c98 <HAL_MspInit+0x44>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5e:	4a0e      	ldr	r2, [pc, #56]	; (8000c98 <HAL_MspInit+0x44>)
 8000c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c64:	6413      	str	r3, [r2, #64]	; 0x40
 8000c66:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <HAL_MspInit+0x44>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c72:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <HAL_MspInit+0x44>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c76:	4a08      	ldr	r2, [pc, #32]	; (8000c98 <HAL_MspInit+0x44>)
 8000c78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c7e:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_MspInit+0x44>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	40023800 	.word	0x40023800

08000c9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08a      	sub	sp, #40	; 0x28
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <HAL_ADC_MspInit+0x74>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d123      	bne.n	8000d06 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cbe:	4b15      	ldr	r3, [pc, #84]	; (8000d14 <HAL_ADC_MspInit+0x78>)
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc2:	4a14      	ldr	r2, [pc, #80]	; (8000d14 <HAL_ADC_MspInit+0x78>)
 8000cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8000cca:	4b12      	ldr	r3, [pc, #72]	; (8000d14 <HAL_ADC_MspInit+0x78>)
 8000ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	; (8000d14 <HAL_ADC_MspInit+0x78>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <HAL_ADC_MspInit+0x78>)
 8000cdc:	f043 0304 	orr.w	r3, r3, #4
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <HAL_ADC_MspInit+0x78>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0304 	and.w	r3, r3, #4
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4805      	ldr	r0, [pc, #20]	; (8000d18 <HAL_ADC_MspInit+0x7c>)
 8000d02:	f000 fef7 	bl	8001af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d06:	bf00      	nop
 8000d08:	3728      	adds	r7, #40	; 0x28
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40012000 	.word	0x40012000
 8000d14:	40023800 	.word	0x40023800
 8000d18:	40020800 	.word	0x40020800

08000d1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b0ae      	sub	sp, #184	; 0xb8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	2290      	movs	r2, #144	; 0x90
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f002 fe71 	bl	8003a24 <memset>
  if(huart->Instance==USART3)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a22      	ldr	r2, [pc, #136]	; (8000dd0 <HAL_UART_MspInit+0xb4>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d13c      	bne.n	8000dc6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d50:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d52:	2300      	movs	r3, #0
 8000d54:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f001 fd24 	bl	80027a8 <HAL_RCCEx_PeriphCLKConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d66:	f7ff ff6f 	bl	8000c48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d6a:	4b1a      	ldr	r3, [pc, #104]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	4a19      	ldr	r2, [pc, #100]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d74:	6413      	str	r3, [r2, #64]	; 0x40
 8000d76:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d82:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a13      	ldr	r2, [pc, #76]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d88:	f043 0308 	orr.w	r3, r3, #8
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0308 	and.w	r3, r3, #8
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d9a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da2:	2302      	movs	r3, #2
 8000da4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dae:	2303      	movs	r3, #3
 8000db0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000db4:	2307      	movs	r3, #7
 8000db6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000dc2:	f000 fe97 	bl	8001af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000dc6:	bf00      	nop
 8000dc8:	37b8      	adds	r7, #184	; 0xb8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40004800 	.word	0x40004800
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40020c00 	.word	0x40020c00

08000ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <NMI_Handler+0x4>

08000de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <HardFault_Handler+0x4>

08000de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dec:	e7fe      	b.n	8000dec <MemManage_Handler+0x4>

08000dee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df2:	e7fe      	b.n	8000df2 <BusFault_Handler+0x4>

08000df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <UsageFault_Handler+0x4>

08000dfa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e16:	b480      	push	{r7}
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e28:	f000 f940 	bl	80010ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
	return 1;
 8000e34:	2301      	movs	r3, #1
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <_kill>:

int _kill(int pid, int sig)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000e4a:	f002 fdc1 	bl	80039d0 <__errno>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2216      	movs	r2, #22
 8000e52:	601a      	str	r2, [r3, #0]
	return -1;
 8000e54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <_exit>:

void _exit (int status)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ffe7 	bl	8000e40 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000e72:	e7fe      	b.n	8000e72 <_exit+0x12>

08000e74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]
 8000e84:	e00a      	b.n	8000e9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e86:	f3af 8000 	nop.w
 8000e8a:	4601      	mov	r1, r0
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	60ba      	str	r2, [r7, #8]
 8000e92:	b2ca      	uxtb	r2, r1
 8000e94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	dbf0      	blt.n	8000e86 <_read+0x12>
	}

return len;
 8000ea4:	687b      	ldr	r3, [r7, #4]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	60f8      	str	r0, [r7, #12]
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
 8000ebe:	e009      	b.n	8000ed4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	1c5a      	adds	r2, r3, #1
 8000ec4:	60ba      	str	r2, [r7, #8]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	697a      	ldr	r2, [r7, #20]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	dbf1      	blt.n	8000ec0 <_write+0x12>
	}
	return len;
 8000edc:	687b      	ldr	r3, [r7, #4]
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <_close>:

int _close(int file)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
	return -1;
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b083      	sub	sp, #12
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
 8000f06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f0e:	605a      	str	r2, [r3, #4]
	return 0;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <_isatty>:

int _isatty(int file)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	b083      	sub	sp, #12
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
	return 1;
 8000f26:	2301      	movs	r3, #1
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
	return 0;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3714      	adds	r7, #20
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
	...

08000f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f58:	4a14      	ldr	r2, [pc, #80]	; (8000fac <_sbrk+0x5c>)
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <_sbrk+0x60>)
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <_sbrk+0x64>)
 8000f6e:	4a12      	ldr	r2, [pc, #72]	; (8000fb8 <_sbrk+0x68>)
 8000f70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f72:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d207      	bcs.n	8000f90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f80:	f002 fd26 	bl	80039d0 <__errno>
 8000f84:	4603      	mov	r3, r0
 8000f86:	220c      	movs	r2, #12
 8000f88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	e009      	b.n	8000fa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <_sbrk+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f96:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <_sbrk+0x64>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a05      	ldr	r2, [pc, #20]	; (8000fb4 <_sbrk+0x64>)
 8000fa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20080000 	.word	0x20080000
 8000fb0:	00000400 	.word	0x00000400
 8000fb4:	20000358 	.word	0x20000358
 8000fb8:	20000370 	.word	0x20000370

08000fbc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc0:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <SystemInit+0x20>)
 8000fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fc6:	4a05      	ldr	r2, [pc, #20]	; (8000fdc <SystemInit+0x20>)
 8000fc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fe0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001018 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fe4:	480d      	ldr	r0, [pc, #52]	; (800101c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fe6:	490e      	ldr	r1, [pc, #56]	; (8001020 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fe8:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fec:	e002      	b.n	8000ff4 <LoopCopyDataInit>

08000fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ff2:	3304      	adds	r3, #4

08000ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff8:	d3f9      	bcc.n	8000fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ffc:	4c0b      	ldr	r4, [pc, #44]	; (800102c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001000:	e001      	b.n	8001006 <LoopFillZerobss>

08001002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001004:	3204      	adds	r2, #4

08001006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001008:	d3fb      	bcc.n	8001002 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800100a:	f7ff ffd7 	bl	8000fbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800100e:	f002 fce5 	bl	80039dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001012:	f7ff faef 	bl	80005f4 <main>
  bx  lr    
 8001016:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001018:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800101c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001020:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001024:	08006aec 	.word	0x08006aec
  ldr r2, =_sbss
 8001028:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800102c:	20000370 	.word	0x20000370

08001030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001030:	e7fe      	b.n	8001030 <ADC_IRQHandler>

08001032 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001036:	2003      	movs	r0, #3
 8001038:	f000 fd28 	bl	8001a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800103c:	200f      	movs	r0, #15
 800103e:	f000 f805 	bl	800104c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001042:	f7ff fe07 	bl	8000c54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}

0800104c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <HAL_InitTick+0x54>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <HAL_InitTick+0x58>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001062:	fbb3 f3f1 	udiv	r3, r3, r1
 8001066:	fbb2 f3f3 	udiv	r3, r2, r3
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fd35 	bl	8001ada <HAL_SYSTICK_Config>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e00e      	b.n	8001098 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2b0f      	cmp	r3, #15
 800107e:	d80a      	bhi.n	8001096 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001080:	2200      	movs	r2, #0
 8001082:	6879      	ldr	r1, [r7, #4]
 8001084:	f04f 30ff 	mov.w	r0, #4294967295
 8001088:	f000 fd0b 	bl	8001aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800108c:	4a06      	ldr	r2, [pc, #24]	; (80010a8 <HAL_InitTick+0x5c>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001092:	2300      	movs	r3, #0
 8001094:	e000      	b.n	8001098 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000014 	.word	0x20000014
 80010a4:	2000001c 	.word	0x2000001c
 80010a8:	20000018 	.word	0x20000018

080010ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HAL_IncTick+0x20>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <HAL_IncTick+0x24>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4413      	add	r3, r2
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <HAL_IncTick+0x24>)
 80010be:	6013      	str	r3, [r2, #0]
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	2000001c 	.word	0x2000001c
 80010d0:	2000035c 	.word	0x2000035c

080010d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  return uwTick;
 80010d8:	4b03      	ldr	r3, [pc, #12]	; (80010e8 <HAL_GetTick+0x14>)
 80010da:	681b      	ldr	r3, [r3, #0]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	2000035c 	.word	0x2000035c

080010ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010f4:	f7ff ffee 	bl	80010d4 <HAL_GetTick>
 80010f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001104:	d005      	beq.n	8001112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <HAL_Delay+0x44>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	461a      	mov	r2, r3
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	4413      	add	r3, r2
 8001110:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001112:	bf00      	nop
 8001114:	f7ff ffde 	bl	80010d4 <HAL_GetTick>
 8001118:	4602      	mov	r2, r0
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	429a      	cmp	r2, r3
 8001122:	d8f7      	bhi.n	8001114 <HAL_Delay+0x28>
  {
  }
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	2000001c 	.word	0x2000001c

08001134 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800113c:	2300      	movs	r3, #0
 800113e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e031      	b.n	80011ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	2b00      	cmp	r3, #0
 8001150:	d109      	bne.n	8001166 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff fda2 	bl	8000c9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116a:	f003 0310 	and.w	r3, r3, #16
 800116e:	2b00      	cmp	r3, #0
 8001170:	d116      	bne.n	80011a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <HAL_ADC_Init+0x84>)
 8001178:	4013      	ands	r3, r2
 800117a:	f043 0202 	orr.w	r2, r3, #2
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f000 fad6 	bl	8001734 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	f023 0303 	bic.w	r3, r3, #3
 8001196:	f043 0201 	orr.w	r2, r3, #1
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	641a      	str	r2, [r3, #64]	; 0x40
 800119e:	e001      	b.n	80011a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	ffffeefd 	.word	0xffffeefd

080011bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d101      	bne.n	80011d6 <HAL_ADC_Start+0x1a>
 80011d2:	2302      	movs	r3, #2
 80011d4:	e0ad      	b.n	8001332 <HAL_ADC_Start+0x176>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2201      	movs	r2, #1
 80011da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f003 0301 	and.w	r3, r3, #1
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d018      	beq.n	800121e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f042 0201 	orr.w	r2, r2, #1
 80011fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80011fc:	4b50      	ldr	r3, [pc, #320]	; (8001340 <HAL_ADC_Start+0x184>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a50      	ldr	r2, [pc, #320]	; (8001344 <HAL_ADC_Start+0x188>)
 8001202:	fba2 2303 	umull	r2, r3, r2, r3
 8001206:	0c9a      	lsrs	r2, r3, #18
 8001208:	4613      	mov	r3, r2
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4413      	add	r3, r2
 800120e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001210:	e002      	b.n	8001218 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3b01      	subs	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1f9      	bne.n	8001212 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	2b01      	cmp	r3, #1
 800122a:	d175      	bne.n	8001318 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001230:	4b45      	ldr	r3, [pc, #276]	; (8001348 <HAL_ADC_Start+0x18c>)
 8001232:	4013      	ands	r3, r2
 8001234:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001246:	2b00      	cmp	r3, #0
 8001248:	d007      	beq.n	800125a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001252:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001266:	d106      	bne.n	8001276 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126c:	f023 0206 	bic.w	r2, r3, #6
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	645a      	str	r2, [r3, #68]	; 0x44
 8001274:	e002      	b.n	800127c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2200      	movs	r2, #0
 8001280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800128c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800128e:	4b2f      	ldr	r3, [pc, #188]	; (800134c <HAL_ADC_Start+0x190>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 031f 	and.w	r3, r3, #31
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10f      	bne.n	80012ba <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d143      	bne.n	8001330 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	e03a      	b.n	8001330 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a24      	ldr	r2, [pc, #144]	; (8001350 <HAL_ADC_Start+0x194>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d10e      	bne.n	80012e2 <HAL_ADC_Start+0x126>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d107      	bne.n	80012e2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012e0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <HAL_ADC_Start+0x190>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0310 	and.w	r3, r3, #16
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d120      	bne.n	8001330 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a18      	ldr	r2, [pc, #96]	; (8001354 <HAL_ADC_Start+0x198>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d11b      	bne.n	8001330 <HAL_ADC_Start+0x174>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d114      	bne.n	8001330 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	e00b      	b.n	8001330 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131c:	f043 0210 	orr.w	r2, r3, #16
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001328:	f043 0201 	orr.w	r2, r3, #1
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	20000014 	.word	0x20000014
 8001344:	431bde83 	.word	0x431bde83
 8001348:	fffff8fe 	.word	0xfffff8fe
 800134c:	40012300 	.word	0x40012300
 8001350:	40012000 	.word	0x40012000
 8001354:	40012200 	.word	0x40012200

08001358 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001374:	d113      	bne.n	800139e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001380:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001384:	d10b      	bne.n	800139e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	f043 0220 	orr.w	r2, r3, #32
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e063      	b.n	8001466 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800139e:	f7ff fe99 	bl	80010d4 <HAL_GetTick>
 80013a2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80013a4:	e021      	b.n	80013ea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ac:	d01d      	beq.n	80013ea <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d007      	beq.n	80013c4 <HAL_ADC_PollForConversion+0x6c>
 80013b4:	f7ff fe8e 	bl	80010d4 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d212      	bcs.n	80013ea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d00b      	beq.n	80013ea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	f043 0204 	orr.w	r2, r3, #4
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e03d      	b.n	8001466 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d1d6      	bne.n	80013a6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f06f 0212 	mvn.w	r2, #18
 8001400:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d123      	bne.n	8001464 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001420:	2b00      	cmp	r3, #0
 8001422:	d11f      	bne.n	8001464 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800142a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800142e:	2b00      	cmp	r3, #0
 8001430:	d006      	beq.n	8001440 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800143c:	2b00      	cmp	r3, #0
 800143e:	d111      	bne.n	8001464 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001450:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d105      	bne.n	8001464 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145c:	f043 0201 	orr.w	r2, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800147c:	4618      	mov	r0, r3
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_ADC_ConfigChannel+0x1c>
 80014a0:	2302      	movs	r3, #2
 80014a2:	e136      	b.n	8001712 <HAL_ADC_ConfigChannel+0x28a>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b09      	cmp	r3, #9
 80014b2:	d93a      	bls.n	800152a <HAL_ADC_ConfigChannel+0xa2>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80014bc:	d035      	beq.n	800152a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68d9      	ldr	r1, [r3, #12]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	461a      	mov	r2, r3
 80014cc:	4613      	mov	r3, r2
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4413      	add	r3, r2
 80014d2:	3b1e      	subs	r3, #30
 80014d4:	2207      	movs	r2, #7
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	43da      	mvns	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	400a      	ands	r2, r1
 80014e2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a8d      	ldr	r2, [pc, #564]	; (8001720 <HAL_ADC_ConfigChannel+0x298>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d10a      	bne.n	8001504 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68d9      	ldr	r1, [r3, #12]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	061a      	lsls	r2, r3, #24
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001502:	e035      	b.n	8001570 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68d9      	ldr	r1, [r3, #12]
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	b29b      	uxth	r3, r3
 8001514:	4618      	mov	r0, r3
 8001516:	4603      	mov	r3, r0
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4403      	add	r3, r0
 800151c:	3b1e      	subs	r3, #30
 800151e:	409a      	lsls	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001528:	e022      	b.n	8001570 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6919      	ldr	r1, [r3, #16]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	b29b      	uxth	r3, r3
 8001536:	461a      	mov	r2, r3
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	2207      	movs	r2, #7
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43da      	mvns	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	400a      	ands	r2, r1
 800154c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6919      	ldr	r1, [r3, #16]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	b29b      	uxth	r3, r3
 800155e:	4618      	mov	r0, r3
 8001560:	4603      	mov	r3, r0
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	4403      	add	r3, r0
 8001566:	409a      	lsls	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b06      	cmp	r3, #6
 8001576:	d824      	bhi.n	80015c2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	3b05      	subs	r3, #5
 800158a:	221f      	movs	r2, #31
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43da      	mvns	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	400a      	ands	r2, r1
 8001598:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685a      	ldr	r2, [r3, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	3b05      	subs	r3, #5
 80015b4:	fa00 f203 	lsl.w	r2, r0, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	430a      	orrs	r2, r1
 80015be:	635a      	str	r2, [r3, #52]	; 0x34
 80015c0:	e04c      	b.n	800165c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b0c      	cmp	r3, #12
 80015c8:	d824      	bhi.n	8001614 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685a      	ldr	r2, [r3, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	3b23      	subs	r3, #35	; 0x23
 80015dc:	221f      	movs	r2, #31
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43da      	mvns	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	400a      	ands	r2, r1
 80015ea:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	4618      	mov	r0, r3
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	4613      	mov	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	3b23      	subs	r3, #35	; 0x23
 8001606:	fa00 f203 	lsl.w	r2, r0, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	430a      	orrs	r2, r1
 8001610:	631a      	str	r2, [r3, #48]	; 0x30
 8001612:	e023      	b.n	800165c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	3b41      	subs	r3, #65	; 0x41
 8001626:	221f      	movs	r2, #31
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43da      	mvns	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	400a      	ands	r2, r1
 8001634:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	b29b      	uxth	r3, r3
 8001642:	4618      	mov	r0, r3
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	3b41      	subs	r3, #65	; 0x41
 8001650:	fa00 f203 	lsl.w	r2, r0, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	430a      	orrs	r2, r1
 800165a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a30      	ldr	r2, [pc, #192]	; (8001724 <HAL_ADC_ConfigChannel+0x29c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d10a      	bne.n	800167c <HAL_ADC_ConfigChannel+0x1f4>
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800166e:	d105      	bne.n	800167c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001670:	4b2d      	ldr	r3, [pc, #180]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	4a2c      	ldr	r2, [pc, #176]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 8001676:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800167a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a28      	ldr	r2, [pc, #160]	; (8001724 <HAL_ADC_ConfigChannel+0x29c>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d10f      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x21e>
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b12      	cmp	r3, #18
 800168c:	d10b      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800168e:	4b26      	ldr	r3, [pc, #152]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	4a25      	ldr	r2, [pc, #148]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 8001694:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001698:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800169a:	4b23      	ldr	r3, [pc, #140]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4a22      	ldr	r2, [pc, #136]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 80016a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016a4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a1e      	ldr	r2, [pc, #120]	; (8001724 <HAL_ADC_ConfigChannel+0x29c>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d12b      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x280>
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a1a      	ldr	r2, [pc, #104]	; (8001720 <HAL_ADC_ConfigChannel+0x298>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d003      	beq.n	80016c2 <HAL_ADC_ConfigChannel+0x23a>
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2b11      	cmp	r3, #17
 80016c0:	d122      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80016c2:	4b19      	ldr	r3, [pc, #100]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	4a18      	ldr	r2, [pc, #96]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 80016c8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80016cc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80016ce:	4b16      	ldr	r3, [pc, #88]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4a15      	ldr	r2, [pc, #84]	; (8001728 <HAL_ADC_ConfigChannel+0x2a0>)
 80016d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80016d8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a10      	ldr	r2, [pc, #64]	; (8001720 <HAL_ADC_ConfigChannel+0x298>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d111      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80016e4:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_ADC_ConfigChannel+0x2a4>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a11      	ldr	r2, [pc, #68]	; (8001730 <HAL_ADC_ConfigChannel+0x2a8>)
 80016ea:	fba2 2303 	umull	r2, r3, r2, r3
 80016ee:	0c9a      	lsrs	r2, r3, #18
 80016f0:	4613      	mov	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80016fa:	e002      	b.n	8001702 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	3b01      	subs	r3, #1
 8001700:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1f9      	bne.n	80016fc <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	10000012 	.word	0x10000012
 8001724:	40012000 	.word	0x40012000
 8001728:	40012300 	.word	0x40012300
 800172c:	20000014 	.word	0x20000014
 8001730:	431bde83 	.word	0x431bde83

08001734 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800173c:	4b78      	ldr	r3, [pc, #480]	; (8001920 <ADC_Init+0x1ec>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	4a77      	ldr	r2, [pc, #476]	; (8001920 <ADC_Init+0x1ec>)
 8001742:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001746:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001748:	4b75      	ldr	r3, [pc, #468]	; (8001920 <ADC_Init+0x1ec>)
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	4973      	ldr	r1, [pc, #460]	; (8001920 <ADC_Init+0x1ec>)
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	685a      	ldr	r2, [r3, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001764:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6859      	ldr	r1, [r3, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	021a      	lsls	r2, r3, #8
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	430a      	orrs	r2, r1
 8001778:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001788:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6859      	ldr	r1, [r3, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6899      	ldr	r1, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c2:	4a58      	ldr	r2, [pc, #352]	; (8001924 <ADC_Init+0x1f0>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d022      	beq.n	800180e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6899      	ldr	r1, [r3, #8]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	689a      	ldr	r2, [r3, #8]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6899      	ldr	r1, [r3, #8]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	e00f      	b.n	800182e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800181c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800182c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f022 0202 	bic.w	r2, r2, #2
 800183c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6899      	ldr	r1, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	005a      	lsls	r2, r3, #1
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d01b      	beq.n	8001894 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800186a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800187a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6859      	ldr	r1, [r3, #4]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001886:	3b01      	subs	r3, #1
 8001888:	035a      	lsls	r2, r3, #13
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	e007      	b.n	80018a4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80018b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	3b01      	subs	r3, #1
 80018c0:	051a      	lsls	r2, r3, #20
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80018d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6899      	ldr	r1, [r3, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018e6:	025a      	lsls	r2, r3, #9
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689a      	ldr	r2, [r3, #8]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6899      	ldr	r1, [r3, #8]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	029a      	lsls	r2, r3, #10
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	430a      	orrs	r2, r1
 8001912:	609a      	str	r2, [r3, #8]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	40012300 	.word	0x40012300
 8001924:	0f000001 	.word	0x0f000001

08001928 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <__NVIC_SetPriorityGrouping+0x40>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193e:	68ba      	ldr	r2, [r7, #8]
 8001940:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001944:	4013      	ands	r3, r2
 8001946:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <__NVIC_SetPriorityGrouping+0x44>)
 8001952:	4313      	orrs	r3, r2
 8001954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001956:	4a04      	ldr	r2, [pc, #16]	; (8001968 <__NVIC_SetPriorityGrouping+0x40>)
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	60d3      	str	r3, [r2, #12]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000ed00 	.word	0xe000ed00
 800196c:	05fa0000 	.word	0x05fa0000

08001970 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001974:	4b04      	ldr	r3, [pc, #16]	; (8001988 <__NVIC_GetPriorityGrouping+0x18>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	0a1b      	lsrs	r3, r3, #8
 800197a:	f003 0307 	and.w	r3, r3, #7
}
 800197e:	4618      	mov	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	6039      	str	r1, [r7, #0]
 8001996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199c:	2b00      	cmp	r3, #0
 800199e:	db0a      	blt.n	80019b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	490c      	ldr	r1, [pc, #48]	; (80019d8 <__NVIC_SetPriority+0x4c>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	0112      	lsls	r2, r2, #4
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	440b      	add	r3, r1
 80019b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b4:	e00a      	b.n	80019cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	4908      	ldr	r1, [pc, #32]	; (80019dc <__NVIC_SetPriority+0x50>)
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	f003 030f 	and.w	r3, r3, #15
 80019c2:	3b04      	subs	r3, #4
 80019c4:	0112      	lsls	r2, r2, #4
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	440b      	add	r3, r1
 80019ca:	761a      	strb	r2, [r3, #24]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	e000e100 	.word	0xe000e100
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b089      	sub	sp, #36	; 0x24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f1c3 0307 	rsb	r3, r3, #7
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	bf28      	it	cs
 80019fe:	2304      	movcs	r3, #4
 8001a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3304      	adds	r3, #4
 8001a06:	2b06      	cmp	r3, #6
 8001a08:	d902      	bls.n	8001a10 <NVIC_EncodePriority+0x30>
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3b03      	subs	r3, #3
 8001a0e:	e000      	b.n	8001a12 <NVIC_EncodePriority+0x32>
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	f04f 32ff 	mov.w	r2, #4294967295
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43da      	mvns	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	401a      	ands	r2, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a28:	f04f 31ff 	mov.w	r1, #4294967295
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a32:	43d9      	mvns	r1, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a38:	4313      	orrs	r3, r2
         );
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3724      	adds	r7, #36	; 0x24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
	...

08001a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a58:	d301      	bcc.n	8001a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e00f      	b.n	8001a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <SysTick_Config+0x40>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a66:	210f      	movs	r1, #15
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6c:	f7ff ff8e 	bl	800198c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <SysTick_Config+0x40>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a76:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <SysTick_Config+0x40>)
 8001a78:	2207      	movs	r2, #7
 8001a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	e000e010 	.word	0xe000e010

08001a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ff47 	bl	8001928 <__NVIC_SetPriorityGrouping>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b086      	sub	sp, #24
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab4:	f7ff ff5c 	bl	8001970 <__NVIC_GetPriorityGrouping>
 8001ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	6978      	ldr	r0, [r7, #20]
 8001ac0:	f7ff ff8e 	bl	80019e0 <NVIC_EncodePriority>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff5d 	bl	800198c <__NVIC_SetPriority>
}
 8001ad2:	bf00      	nop
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff ffb0 	bl	8001a48 <SysTick_Config>
 8001ae8:	4603      	mov	r3, r0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	; 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
 8001b12:	e175      	b.n	8001e00 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b14:	2201      	movs	r2, #1
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	4013      	ands	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	f040 8164 	bne.w	8001dfa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 0303 	and.w	r3, r3, #3
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d005      	beq.n	8001b4a <HAL_GPIO_Init+0x56>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 0303 	and.w	r3, r3, #3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d130      	bne.n	8001bac <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	2203      	movs	r2, #3
 8001b56:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b80:	2201      	movs	r2, #1
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	091b      	lsrs	r3, r3, #4
 8001b96:	f003 0201 	and.w	r2, r3, #1
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b03      	cmp	r3, #3
 8001bb6:	d017      	beq.n	8001be8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	689a      	ldr	r2, [r3, #8]
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f003 0303 	and.w	r3, r3, #3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d123      	bne.n	8001c3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	08da      	lsrs	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3208      	adds	r2, #8
 8001bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	f003 0307 	and.w	r3, r3, #7
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	220f      	movs	r2, #15
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	691a      	ldr	r2, [r3, #16]
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	08da      	lsrs	r2, r3, #3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3208      	adds	r2, #8
 8001c36:	69b9      	ldr	r1, [r7, #24]
 8001c38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	2203      	movs	r2, #3
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4013      	ands	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 0203 	and.w	r2, r3, #3
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f000 80be 	beq.w	8001dfa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7e:	4b66      	ldr	r3, [pc, #408]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	4a65      	ldr	r2, [pc, #404]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c88:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8a:	4b63      	ldr	r3, [pc, #396]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c96:	4a61      	ldr	r2, [pc, #388]	; (8001e1c <HAL_GPIO_Init+0x328>)
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	089b      	lsrs	r3, r3, #2
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	f003 0303 	and.w	r3, r3, #3
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	220f      	movs	r2, #15
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a58      	ldr	r2, [pc, #352]	; (8001e20 <HAL_GPIO_Init+0x32c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d037      	beq.n	8001d32 <HAL_GPIO_Init+0x23e>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a57      	ldr	r2, [pc, #348]	; (8001e24 <HAL_GPIO_Init+0x330>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d031      	beq.n	8001d2e <HAL_GPIO_Init+0x23a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a56      	ldr	r2, [pc, #344]	; (8001e28 <HAL_GPIO_Init+0x334>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d02b      	beq.n	8001d2a <HAL_GPIO_Init+0x236>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a55      	ldr	r2, [pc, #340]	; (8001e2c <HAL_GPIO_Init+0x338>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d025      	beq.n	8001d26 <HAL_GPIO_Init+0x232>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a54      	ldr	r2, [pc, #336]	; (8001e30 <HAL_GPIO_Init+0x33c>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d01f      	beq.n	8001d22 <HAL_GPIO_Init+0x22e>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a53      	ldr	r2, [pc, #332]	; (8001e34 <HAL_GPIO_Init+0x340>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d019      	beq.n	8001d1e <HAL_GPIO_Init+0x22a>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a52      	ldr	r2, [pc, #328]	; (8001e38 <HAL_GPIO_Init+0x344>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d013      	beq.n	8001d1a <HAL_GPIO_Init+0x226>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a51      	ldr	r2, [pc, #324]	; (8001e3c <HAL_GPIO_Init+0x348>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d00d      	beq.n	8001d16 <HAL_GPIO_Init+0x222>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a50      	ldr	r2, [pc, #320]	; (8001e40 <HAL_GPIO_Init+0x34c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d007      	beq.n	8001d12 <HAL_GPIO_Init+0x21e>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4f      	ldr	r2, [pc, #316]	; (8001e44 <HAL_GPIO_Init+0x350>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d101      	bne.n	8001d0e <HAL_GPIO_Init+0x21a>
 8001d0a:	2309      	movs	r3, #9
 8001d0c:	e012      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d0e:	230a      	movs	r3, #10
 8001d10:	e010      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d12:	2308      	movs	r3, #8
 8001d14:	e00e      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d16:	2307      	movs	r3, #7
 8001d18:	e00c      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d1a:	2306      	movs	r3, #6
 8001d1c:	e00a      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d1e:	2305      	movs	r3, #5
 8001d20:	e008      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d22:	2304      	movs	r3, #4
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d26:	2303      	movs	r3, #3
 8001d28:	e004      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e002      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x240>
 8001d32:	2300      	movs	r3, #0
 8001d34:	69fa      	ldr	r2, [r7, #28]
 8001d36:	f002 0203 	and.w	r2, r2, #3
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	4093      	lsls	r3, r2
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d44:	4935      	ldr	r1, [pc, #212]	; (8001e1c <HAL_GPIO_Init+0x328>)
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d52:	4b3d      	ldr	r3, [pc, #244]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d76:	4a34      	ldr	r2, [pc, #208]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d7c:	4b32      	ldr	r3, [pc, #200]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001da0:	4a29      	ldr	r2, [pc, #164]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da6:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dca:	4a1f      	ldr	r2, [pc, #124]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd0:	4b1d      	ldr	r3, [pc, #116]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df4:	4a14      	ldr	r2, [pc, #80]	; (8001e48 <HAL_GPIO_Init+0x354>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	61fb      	str	r3, [r7, #28]
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	2b0f      	cmp	r3, #15
 8001e04:	f67f ae86 	bls.w	8001b14 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001e08:	bf00      	nop
 8001e0a:	bf00      	nop
 8001e0c:	3724      	adds	r7, #36	; 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40013800 	.word	0x40013800
 8001e20:	40020000 	.word	0x40020000
 8001e24:	40020400 	.word	0x40020400
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	40020c00 	.word	0x40020c00
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40021400 	.word	0x40021400
 8001e38:	40021800 	.word	0x40021800
 8001e3c:	40021c00 	.word	0x40021c00
 8001e40:	40022000 	.word	0x40022000
 8001e44:	40022400 	.word	0x40022400
 8001e48:	40013c00 	.word	0x40013c00

08001e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	807b      	strh	r3, [r7, #2]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e5c:	787b      	ldrb	r3, [r7, #1]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e68:	e003      	b.n	8001e72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e6a:	887b      	ldrh	r3, [r7, #2]
 8001e6c:	041a      	lsls	r2, r3, #16
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	619a      	str	r2, [r3, #24]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e29b      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 8087 	beq.w	8001fb2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ea4:	4b96      	ldr	r3, [pc, #600]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 030c 	and.w	r3, r3, #12
 8001eac:	2b04      	cmp	r3, #4
 8001eae:	d00c      	beq.n	8001eca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eb0:	4b93      	ldr	r3, [pc, #588]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 030c 	and.w	r3, r3, #12
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d112      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62>
 8001ebc:	4b90      	ldr	r3, [pc, #576]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ec4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ec8:	d10b      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eca:	4b8d      	ldr	r3, [pc, #564]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d06c      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x130>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d168      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e275      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eea:	d106      	bne.n	8001efa <HAL_RCC_OscConfig+0x7a>
 8001eec:	4b84      	ldr	r3, [pc, #528]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a83      	ldr	r2, [pc, #524]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ef6:	6013      	str	r3, [r2, #0]
 8001ef8:	e02e      	b.n	8001f58 <HAL_RCC_OscConfig+0xd8>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10c      	bne.n	8001f1c <HAL_RCC_OscConfig+0x9c>
 8001f02:	4b7f      	ldr	r3, [pc, #508]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a7e      	ldr	r2, [pc, #504]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	4b7c      	ldr	r3, [pc, #496]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a7b      	ldr	r2, [pc, #492]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	e01d      	b.n	8001f58 <HAL_RCC_OscConfig+0xd8>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f24:	d10c      	bne.n	8001f40 <HAL_RCC_OscConfig+0xc0>
 8001f26:	4b76      	ldr	r3, [pc, #472]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a75      	ldr	r2, [pc, #468]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	4b73      	ldr	r3, [pc, #460]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a72      	ldr	r2, [pc, #456]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e00b      	b.n	8001f58 <HAL_RCC_OscConfig+0xd8>
 8001f40:	4b6f      	ldr	r3, [pc, #444]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a6e      	ldr	r2, [pc, #440]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	4b6c      	ldr	r3, [pc, #432]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a6b      	ldr	r2, [pc, #428]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d013      	beq.n	8001f88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f60:	f7ff f8b8 	bl	80010d4 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f68:	f7ff f8b4 	bl	80010d4 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b64      	cmp	r3, #100	; 0x64
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e229      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	4b61      	ldr	r3, [pc, #388]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d0f0      	beq.n	8001f68 <HAL_RCC_OscConfig+0xe8>
 8001f86:	e014      	b.n	8001fb2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f88:	f7ff f8a4 	bl	80010d4 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f90:	f7ff f8a0 	bl	80010d4 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b64      	cmp	r3, #100	; 0x64
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e215      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa2:	4b57      	ldr	r3, [pc, #348]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x110>
 8001fae:	e000      	b.n	8001fb2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d069      	beq.n	8002092 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fbe:	4b50      	ldr	r3, [pc, #320]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00b      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fca:	4b4d      	ldr	r3, [pc, #308]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 030c 	and.w	r3, r3, #12
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d11c      	bne.n	8002010 <HAL_RCC_OscConfig+0x190>
 8001fd6:	4b4a      	ldr	r3, [pc, #296]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d116      	bne.n	8002010 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe2:	4b47      	ldr	r3, [pc, #284]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <HAL_RCC_OscConfig+0x17a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e1e9      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffa:	4b41      	ldr	r3, [pc, #260]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	493d      	ldr	r1, [pc, #244]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 800200a:	4313      	orrs	r3, r2
 800200c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200e:	e040      	b.n	8002092 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d023      	beq.n	8002060 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002018:	4b39      	ldr	r3, [pc, #228]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a38      	ldr	r2, [pc, #224]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002024:	f7ff f856 	bl	80010d4 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800202c:	f7ff f852 	bl	80010d4 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e1c7      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800203e:	4b30      	ldr	r3, [pc, #192]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204a:	4b2d      	ldr	r3, [pc, #180]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	4929      	ldr	r1, [pc, #164]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 800205a:	4313      	orrs	r3, r2
 800205c:	600b      	str	r3, [r1, #0]
 800205e:	e018      	b.n	8002092 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002060:	4b27      	ldr	r3, [pc, #156]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a26      	ldr	r2, [pc, #152]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8002066:	f023 0301 	bic.w	r3, r3, #1
 800206a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206c:	f7ff f832 	bl	80010d4 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002074:	f7ff f82e 	bl	80010d4 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e1a3      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002086:	4b1e      	ldr	r3, [pc, #120]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1f0      	bne.n	8002074 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b00      	cmp	r3, #0
 800209c:	d038      	beq.n	8002110 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d019      	beq.n	80020da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020a6:	4b16      	ldr	r3, [pc, #88]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 80020a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020aa:	4a15      	ldr	r2, [pc, #84]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b2:	f7ff f80f 	bl	80010d4 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ba:	f7ff f80b 	bl	80010d4 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e180      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 80020ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0f0      	beq.n	80020ba <HAL_RCC_OscConfig+0x23a>
 80020d8:	e01a      	b.n	8002110 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020da:	4b09      	ldr	r3, [pc, #36]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 80020dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020de:	4a08      	ldr	r2, [pc, #32]	; (8002100 <HAL_RCC_OscConfig+0x280>)
 80020e0:	f023 0301 	bic.w	r3, r3, #1
 80020e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e6:	f7fe fff5 	bl	80010d4 <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ec:	e00a      	b.n	8002104 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ee:	f7fe fff1 	bl	80010d4 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d903      	bls.n	8002104 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e166      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
 8002100:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002104:	4b92      	ldr	r3, [pc, #584]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002106:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1ee      	bne.n	80020ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0304 	and.w	r3, r3, #4
 8002118:	2b00      	cmp	r3, #0
 800211a:	f000 80a4 	beq.w	8002266 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800211e:	4b8c      	ldr	r3, [pc, #560]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10d      	bne.n	8002146 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800212a:	4b89      	ldr	r3, [pc, #548]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	4a88      	ldr	r2, [pc, #544]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002134:	6413      	str	r3, [r2, #64]	; 0x40
 8002136:	4b86      	ldr	r3, [pc, #536]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002142:	2301      	movs	r3, #1
 8002144:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002146:	4b83      	ldr	r3, [pc, #524]	; (8002354 <HAL_RCC_OscConfig+0x4d4>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214e:	2b00      	cmp	r3, #0
 8002150:	d118      	bne.n	8002184 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002152:	4b80      	ldr	r3, [pc, #512]	; (8002354 <HAL_RCC_OscConfig+0x4d4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a7f      	ldr	r2, [pc, #508]	; (8002354 <HAL_RCC_OscConfig+0x4d4>)
 8002158:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800215c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800215e:	f7fe ffb9 	bl	80010d4 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002166:	f7fe ffb5 	bl	80010d4 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b64      	cmp	r3, #100	; 0x64
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e12a      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002178:	4b76      	ldr	r3, [pc, #472]	; (8002354 <HAL_RCC_OscConfig+0x4d4>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0f0      	beq.n	8002166 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d106      	bne.n	800219a <HAL_RCC_OscConfig+0x31a>
 800218c:	4b70      	ldr	r3, [pc, #448]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800218e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002190:	4a6f      	ldr	r2, [pc, #444]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	6713      	str	r3, [r2, #112]	; 0x70
 8002198:	e02d      	b.n	80021f6 <HAL_RCC_OscConfig+0x376>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10c      	bne.n	80021bc <HAL_RCC_OscConfig+0x33c>
 80021a2:	4b6b      	ldr	r3, [pc, #428]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021a6:	4a6a      	ldr	r2, [pc, #424]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021a8:	f023 0301 	bic.w	r3, r3, #1
 80021ac:	6713      	str	r3, [r2, #112]	; 0x70
 80021ae:	4b68      	ldr	r3, [pc, #416]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b2:	4a67      	ldr	r2, [pc, #412]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021b4:	f023 0304 	bic.w	r3, r3, #4
 80021b8:	6713      	str	r3, [r2, #112]	; 0x70
 80021ba:	e01c      	b.n	80021f6 <HAL_RCC_OscConfig+0x376>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	2b05      	cmp	r3, #5
 80021c2:	d10c      	bne.n	80021de <HAL_RCC_OscConfig+0x35e>
 80021c4:	4b62      	ldr	r3, [pc, #392]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021c8:	4a61      	ldr	r2, [pc, #388]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021ca:	f043 0304 	orr.w	r3, r3, #4
 80021ce:	6713      	str	r3, [r2, #112]	; 0x70
 80021d0:	4b5f      	ldr	r3, [pc, #380]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d4:	4a5e      	ldr	r2, [pc, #376]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	6713      	str	r3, [r2, #112]	; 0x70
 80021dc:	e00b      	b.n	80021f6 <HAL_RCC_OscConfig+0x376>
 80021de:	4b5c      	ldr	r3, [pc, #368]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e2:	4a5b      	ldr	r2, [pc, #364]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021e4:	f023 0301 	bic.w	r3, r3, #1
 80021e8:	6713      	str	r3, [r2, #112]	; 0x70
 80021ea:	4b59      	ldr	r3, [pc, #356]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ee:	4a58      	ldr	r2, [pc, #352]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80021f0:	f023 0304 	bic.w	r3, r3, #4
 80021f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d015      	beq.n	800222a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fe:	f7fe ff69 	bl	80010d4 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002204:	e00a      	b.n	800221c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002206:	f7fe ff65 	bl	80010d4 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	f241 3288 	movw	r2, #5000	; 0x1388
 8002214:	4293      	cmp	r3, r2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e0d8      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800221c:	4b4c      	ldr	r3, [pc, #304]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800221e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0ee      	beq.n	8002206 <HAL_RCC_OscConfig+0x386>
 8002228:	e014      	b.n	8002254 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222a:	f7fe ff53 	bl	80010d4 <HAL_GetTick>
 800222e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002230:	e00a      	b.n	8002248 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002232:	f7fe ff4f 	bl	80010d4 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002240:	4293      	cmp	r3, r2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e0c2      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002248:	4b41      	ldr	r3, [pc, #260]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800224a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1ee      	bne.n	8002232 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002254:	7dfb      	ldrb	r3, [r7, #23]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d105      	bne.n	8002266 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800225a:	4b3d      	ldr	r3, [pc, #244]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	4a3c      	ldr	r2, [pc, #240]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002260:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002264:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 80ae 	beq.w	80023cc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002270:	4b37      	ldr	r3, [pc, #220]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 030c 	and.w	r3, r3, #12
 8002278:	2b08      	cmp	r3, #8
 800227a:	d06d      	beq.n	8002358 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	2b02      	cmp	r3, #2
 8002282:	d14b      	bne.n	800231c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002284:	4b32      	ldr	r3, [pc, #200]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a31      	ldr	r2, [pc, #196]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800228a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800228e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7fe ff20 	bl	80010d4 <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002298:	f7fe ff1c 	bl	80010d4 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e091      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022aa:	4b29      	ldr	r3, [pc, #164]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69da      	ldr	r2, [r3, #28]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a1b      	ldr	r3, [r3, #32]
 80022be:	431a      	orrs	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c4:	019b      	lsls	r3, r3, #6
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022cc:	085b      	lsrs	r3, r3, #1
 80022ce:	3b01      	subs	r3, #1
 80022d0:	041b      	lsls	r3, r3, #16
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d8:	061b      	lsls	r3, r3, #24
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e0:	071b      	lsls	r3, r3, #28
 80022e2:	491b      	ldr	r1, [pc, #108]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022e8:	4b19      	ldr	r3, [pc, #100]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a18      	ldr	r2, [pc, #96]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 80022ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7fe feee 	bl	80010d4 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022fc:	f7fe feea 	bl	80010d4 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e05f      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230e:	4b10      	ldr	r3, [pc, #64]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0x47c>
 800231a:	e057      	b.n	80023cc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0b      	ldr	r2, [pc, #44]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002322:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002326:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002328:	f7fe fed4 	bl	80010d4 <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002330:	f7fe fed0 	bl	80010d4 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e045      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002342:	4b03      	ldr	r3, [pc, #12]	; (8002350 <HAL_RCC_OscConfig+0x4d0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f0      	bne.n	8002330 <HAL_RCC_OscConfig+0x4b0>
 800234e:	e03d      	b.n	80023cc <HAL_RCC_OscConfig+0x54c>
 8002350:	40023800 	.word	0x40023800
 8002354:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002358:	4b1f      	ldr	r3, [pc, #124]	; (80023d8 <HAL_RCC_OscConfig+0x558>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d030      	beq.n	80023c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002370:	429a      	cmp	r2, r3
 8002372:	d129      	bne.n	80023c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237e:	429a      	cmp	r2, r3
 8002380:	d122      	bne.n	80023c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002388:	4013      	ands	r3, r2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800238e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002390:	4293      	cmp	r3, r2
 8002392:	d119      	bne.n	80023c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	085b      	lsrs	r3, r3, #1
 80023a0:	3b01      	subs	r3, #1
 80023a2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d10f      	bne.n	80023c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d107      	bne.n	80023c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d001      	beq.n	80023cc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3718      	adds	r7, #24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40023800 	.word	0x40023800

080023dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0d0      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023f4:	4b6a      	ldr	r3, [pc, #424]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 030f 	and.w	r3, r3, #15
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d910      	bls.n	8002424 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002402:	4b67      	ldr	r3, [pc, #412]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f023 020f 	bic.w	r2, r3, #15
 800240a:	4965      	ldr	r1, [pc, #404]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	4313      	orrs	r3, r2
 8002410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002412:	4b63      	ldr	r3, [pc, #396]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	429a      	cmp	r2, r3
 800241e:	d001      	beq.n	8002424 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0b8      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d020      	beq.n	8002472 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800243c:	4b59      	ldr	r3, [pc, #356]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a58      	ldr	r2, [pc, #352]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002442:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002446:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0308 	and.w	r3, r3, #8
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002454:	4b53      	ldr	r3, [pc, #332]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4a52      	ldr	r2, [pc, #328]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800245a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800245e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002460:	4b50      	ldr	r3, [pc, #320]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	494d      	ldr	r1, [pc, #308]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800246e:	4313      	orrs	r3, r2
 8002470:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d040      	beq.n	8002500 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002486:	4b47      	ldr	r3, [pc, #284]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d115      	bne.n	80024be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e07f      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d107      	bne.n	80024ae <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800249e:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d109      	bne.n	80024be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e073      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ae:	4b3d      	ldr	r3, [pc, #244]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e06b      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024be:	4b39      	ldr	r3, [pc, #228]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f023 0203 	bic.w	r2, r3, #3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	4936      	ldr	r1, [pc, #216]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d0:	f7fe fe00 	bl	80010d4 <HAL_GetTick>
 80024d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	e00a      	b.n	80024ee <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024d8:	f7fe fdfc 	bl	80010d4 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e053      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ee:	4b2d      	ldr	r3, [pc, #180]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 020c 	and.w	r2, r3, #12
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d1eb      	bne.n	80024d8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002500:	4b27      	ldr	r3, [pc, #156]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 030f 	and.w	r3, r3, #15
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	429a      	cmp	r2, r3
 800250c:	d210      	bcs.n	8002530 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250e:	4b24      	ldr	r3, [pc, #144]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f023 020f 	bic.w	r2, r3, #15
 8002516:	4922      	ldr	r1, [pc, #136]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	4313      	orrs	r3, r2
 800251c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	4b20      	ldr	r3, [pc, #128]	; (80025a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e032      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0304 	and.w	r3, r3, #4
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4916      	ldr	r1, [pc, #88]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800254a:	4313      	orrs	r3, r2
 800254c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d009      	beq.n	800256e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800255a:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	490e      	ldr	r1, [pc, #56]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 800256a:	4313      	orrs	r3, r2
 800256c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800256e:	f000 f821 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 8002572:	4602      	mov	r2, r0
 8002574:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	091b      	lsrs	r3, r3, #4
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	490a      	ldr	r1, [pc, #40]	; (80025a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002580:	5ccb      	ldrb	r3, [r1, r3]
 8002582:	fa22 f303 	lsr.w	r3, r2, r3
 8002586:	4a09      	ldr	r2, [pc, #36]	; (80025ac <HAL_RCC_ClockConfig+0x1d0>)
 8002588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <HAL_RCC_ClockConfig+0x1d4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7fe fd5c 	bl	800104c <HAL_InitTick>

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023c00 	.word	0x40023c00
 80025a4:	40023800 	.word	0x40023800
 80025a8:	080066e8 	.word	0x080066e8
 80025ac:	20000014 	.word	0x20000014
 80025b0:	20000018 	.word	0x20000018

080025b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025b8:	b090      	sub	sp, #64	; 0x40
 80025ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80025bc:	2300      	movs	r3, #0
 80025be:	637b      	str	r3, [r7, #52]	; 0x34
 80025c0:	2300      	movs	r3, #0
 80025c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025c4:	2300      	movs	r3, #0
 80025c6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025cc:	4b59      	ldr	r3, [pc, #356]	; (8002734 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d00d      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x40>
 80025d8:	2b08      	cmp	r3, #8
 80025da:	f200 80a1 	bhi.w	8002720 <HAL_RCC_GetSysClockFreq+0x16c>
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d002      	beq.n	80025e8 <HAL_RCC_GetSysClockFreq+0x34>
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d003      	beq.n	80025ee <HAL_RCC_GetSysClockFreq+0x3a>
 80025e6:	e09b      	b.n	8002720 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025e8:	4b53      	ldr	r3, [pc, #332]	; (8002738 <HAL_RCC_GetSysClockFreq+0x184>)
 80025ea:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80025ec:	e09b      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025ee:	4b53      	ldr	r3, [pc, #332]	; (800273c <HAL_RCC_GetSysClockFreq+0x188>)
 80025f0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80025f2:	e098      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025f4:	4b4f      	ldr	r3, [pc, #316]	; (8002734 <HAL_RCC_GetSysClockFreq+0x180>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025fc:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80025fe:	4b4d      	ldr	r3, [pc, #308]	; (8002734 <HAL_RCC_GetSysClockFreq+0x180>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d028      	beq.n	800265c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800260a:	4b4a      	ldr	r3, [pc, #296]	; (8002734 <HAL_RCC_GetSysClockFreq+0x180>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	099b      	lsrs	r3, r3, #6
 8002610:	2200      	movs	r2, #0
 8002612:	623b      	str	r3, [r7, #32]
 8002614:	627a      	str	r2, [r7, #36]	; 0x24
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800261c:	2100      	movs	r1, #0
 800261e:	4b47      	ldr	r3, [pc, #284]	; (800273c <HAL_RCC_GetSysClockFreq+0x188>)
 8002620:	fb03 f201 	mul.w	r2, r3, r1
 8002624:	2300      	movs	r3, #0
 8002626:	fb00 f303 	mul.w	r3, r0, r3
 800262a:	4413      	add	r3, r2
 800262c:	4a43      	ldr	r2, [pc, #268]	; (800273c <HAL_RCC_GetSysClockFreq+0x188>)
 800262e:	fba0 1202 	umull	r1, r2, r0, r2
 8002632:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002634:	460a      	mov	r2, r1
 8002636:	62ba      	str	r2, [r7, #40]	; 0x28
 8002638:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800263a:	4413      	add	r3, r2
 800263c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800263e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002640:	2200      	movs	r2, #0
 8002642:	61bb      	str	r3, [r7, #24]
 8002644:	61fa      	str	r2, [r7, #28]
 8002646:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800264a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800264e:	f7fd fe4f 	bl	80002f0 <__aeabi_uldivmod>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4613      	mov	r3, r2
 8002658:	63fb      	str	r3, [r7, #60]	; 0x3c
 800265a:	e053      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800265c:	4b35      	ldr	r3, [pc, #212]	; (8002734 <HAL_RCC_GetSysClockFreq+0x180>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	099b      	lsrs	r3, r3, #6
 8002662:	2200      	movs	r2, #0
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	617a      	str	r2, [r7, #20]
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800266e:	f04f 0b00 	mov.w	fp, #0
 8002672:	4652      	mov	r2, sl
 8002674:	465b      	mov	r3, fp
 8002676:	f04f 0000 	mov.w	r0, #0
 800267a:	f04f 0100 	mov.w	r1, #0
 800267e:	0159      	lsls	r1, r3, #5
 8002680:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002684:	0150      	lsls	r0, r2, #5
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	ebb2 080a 	subs.w	r8, r2, sl
 800268e:	eb63 090b 	sbc.w	r9, r3, fp
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	f04f 0300 	mov.w	r3, #0
 800269a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800269e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80026a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80026a6:	ebb2 0408 	subs.w	r4, r2, r8
 80026aa:	eb63 0509 	sbc.w	r5, r3, r9
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	00eb      	lsls	r3, r5, #3
 80026b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026bc:	00e2      	lsls	r2, r4, #3
 80026be:	4614      	mov	r4, r2
 80026c0:	461d      	mov	r5, r3
 80026c2:	eb14 030a 	adds.w	r3, r4, sl
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	eb45 030b 	adc.w	r3, r5, fp
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f04f 0300 	mov.w	r3, #0
 80026d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026da:	4629      	mov	r1, r5
 80026dc:	028b      	lsls	r3, r1, #10
 80026de:	4621      	mov	r1, r4
 80026e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026e4:	4621      	mov	r1, r4
 80026e6:	028a      	lsls	r2, r1, #10
 80026e8:	4610      	mov	r0, r2
 80026ea:	4619      	mov	r1, r3
 80026ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ee:	2200      	movs	r2, #0
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	60fa      	str	r2, [r7, #12]
 80026f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026f8:	f7fd fdfa 	bl	80002f0 <__aeabi_uldivmod>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4613      	mov	r3, r2
 8002702:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <HAL_RCC_GetSysClockFreq+0x180>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	0c1b      	lsrs	r3, r3, #16
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	3301      	adds	r3, #1
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002714:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	fbb2 f3f3 	udiv	r3, r2, r3
 800271c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800271e:	e002      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <HAL_RCC_GetSysClockFreq+0x184>)
 8002722:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002728:	4618      	mov	r0, r3
 800272a:	3740      	adds	r7, #64	; 0x40
 800272c:	46bd      	mov	sp, r7
 800272e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002732:	bf00      	nop
 8002734:	40023800 	.word	0x40023800
 8002738:	00f42400 	.word	0x00f42400
 800273c:	017d7840 	.word	0x017d7840

08002740 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002744:	4b03      	ldr	r3, [pc, #12]	; (8002754 <HAL_RCC_GetHCLKFreq+0x14>)
 8002746:	681b      	ldr	r3, [r3, #0]
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000014 	.word	0x20000014

08002758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800275c:	f7ff fff0 	bl	8002740 <HAL_RCC_GetHCLKFreq>
 8002760:	4602      	mov	r2, r0
 8002762:	4b05      	ldr	r3, [pc, #20]	; (8002778 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	0a9b      	lsrs	r3, r3, #10
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	4903      	ldr	r1, [pc, #12]	; (800277c <HAL_RCC_GetPCLK1Freq+0x24>)
 800276e:	5ccb      	ldrb	r3, [r1, r3]
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002774:	4618      	mov	r0, r3
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40023800 	.word	0x40023800
 800277c:	080066f8 	.word	0x080066f8

08002780 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002784:	f7ff ffdc 	bl	8002740 <HAL_RCC_GetHCLKFreq>
 8002788:	4602      	mov	r2, r0
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	0b5b      	lsrs	r3, r3, #13
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	4903      	ldr	r1, [pc, #12]	; (80027a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002796:	5ccb      	ldrb	r3, [r1, r3]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40023800 	.word	0x40023800
 80027a4:	080066f8 	.word	0x080066f8

080027a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b088      	sub	sp, #32
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d012      	beq.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027d0:	4b69      	ldr	r3, [pc, #420]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	4a68      	ldr	r2, [pc, #416]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027d6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80027da:	6093      	str	r3, [r2, #8]
 80027dc:	4b66      	ldr	r3, [pc, #408]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e4:	4964      	ldr	r1, [pc, #400]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80027f2:	2301      	movs	r3, #1
 80027f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d017      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002802:	4b5d      	ldr	r3, [pc, #372]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002804:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002808:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002810:	4959      	ldr	r1, [pc, #356]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002812:	4313      	orrs	r3, r2
 8002814:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800281c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002820:	d101      	bne.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002822:	2301      	movs	r3, #1
 8002824:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800282e:	2301      	movs	r3, #1
 8002830:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d017      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800283e:	4b4e      	ldr	r3, [pc, #312]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002840:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002844:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284c:	494a      	ldr	r1, [pc, #296]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800285c:	d101      	bne.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800285e:	2301      	movs	r3, #1
 8002860:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800286a:	2301      	movs	r3, #1
 800286c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800287a:	2301      	movs	r3, #1
 800287c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0320 	and.w	r3, r3, #32
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 808b 	beq.w	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800288c:	4b3a      	ldr	r3, [pc, #232]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800288e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002890:	4a39      	ldr	r2, [pc, #228]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002896:	6413      	str	r3, [r2, #64]	; 0x40
 8002898:	4b37      	ldr	r3, [pc, #220]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80028a4:	4b35      	ldr	r3, [pc, #212]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a34      	ldr	r2, [pc, #208]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028b0:	f7fe fc10 	bl	80010d4 <HAL_GetTick>
 80028b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80028b6:	e008      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028b8:	f7fe fc0c 	bl	80010d4 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b64      	cmp	r3, #100	; 0x64
 80028c4:	d901      	bls.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e38f      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80028ca:	4b2c      	ldr	r3, [pc, #176]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028d6:	4b28      	ldr	r3, [pc, #160]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d035      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d02e      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028f4:	4b20      	ldr	r3, [pc, #128]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028fe:	4b1e      	ldr	r3, [pc, #120]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002902:	4a1d      	ldr	r2, [pc, #116]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002908:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800290a:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800290c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290e:	4a1a      	ldr	r2, [pc, #104]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002910:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002914:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002916:	4a18      	ldr	r2, [pc, #96]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800291c:	4b16      	ldr	r3, [pc, #88]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800291e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b01      	cmp	r3, #1
 8002926:	d114      	bne.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002928:	f7fe fbd4 	bl	80010d4 <HAL_GetTick>
 800292c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800292e:	e00a      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002930:	f7fe fbd0 	bl	80010d4 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	f241 3288 	movw	r2, #5000	; 0x1388
 800293e:	4293      	cmp	r3, r2
 8002940:	d901      	bls.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e351      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002946:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0ee      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800295a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800295e:	d111      	bne.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002960:	4b05      	ldr	r3, [pc, #20]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800296c:	4b04      	ldr	r3, [pc, #16]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800296e:	400b      	ands	r3, r1
 8002970:	4901      	ldr	r1, [pc, #4]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002972:	4313      	orrs	r3, r2
 8002974:	608b      	str	r3, [r1, #8]
 8002976:	e00b      	b.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002978:	40023800 	.word	0x40023800
 800297c:	40007000 	.word	0x40007000
 8002980:	0ffffcff 	.word	0x0ffffcff
 8002984:	4bac      	ldr	r3, [pc, #688]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	4aab      	ldr	r2, [pc, #684]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800298a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800298e:	6093      	str	r3, [r2, #8]
 8002990:	4ba9      	ldr	r3, [pc, #676]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002992:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800299c:	49a6      	ldr	r1, [pc, #664]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d010      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80029ae:	4ba2      	ldr	r3, [pc, #648]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029b4:	4aa0      	ldr	r2, [pc, #640]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80029be:	4b9e      	ldr	r3, [pc, #632]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c8:	499b      	ldr	r1, [pc, #620]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00a      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029dc:	4b96      	ldr	r3, [pc, #600]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029ea:	4993      	ldr	r1, [pc, #588]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00a      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029fe:	4b8e      	ldr	r3, [pc, #568]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a0c:	498a      	ldr	r1, [pc, #552]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00a      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a20:	4b85      	ldr	r3, [pc, #532]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a2e:	4982      	ldr	r1, [pc, #520]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00a      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a42:	4b7d      	ldr	r3, [pc, #500]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a48:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a50:	4979      	ldr	r1, [pc, #484]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00a      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a64:	4b74      	ldr	r3, [pc, #464]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a6a:	f023 0203 	bic.w	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	4971      	ldr	r1, [pc, #452]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00a      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a86:	4b6c      	ldr	r3, [pc, #432]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a8c:	f023 020c 	bic.w	r2, r3, #12
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a94:	4968      	ldr	r1, [pc, #416]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00a      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002aa8:	4b63      	ldr	r3, [pc, #396]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab6:	4960      	ldr	r1, [pc, #384]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002aca:	4b5b      	ldr	r3, [pc, #364]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ad8:	4957      	ldr	r1, [pc, #348]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00a      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002aec:	4b52      	ldr	r3, [pc, #328]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afa:	494f      	ldr	r1, [pc, #316]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00a      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002b0e:	4b4a      	ldr	r3, [pc, #296]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b14:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1c:	4946      	ldr	r1, [pc, #280]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002b30:	4b41      	ldr	r3, [pc, #260]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b36:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3e:	493e      	ldr	r1, [pc, #248]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00a      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002b52:	4b39      	ldr	r3, [pc, #228]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b60:	4935      	ldr	r1, [pc, #212]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002b74:	4b30      	ldr	r3, [pc, #192]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b7a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b82:	492d      	ldr	r1, [pc, #180]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d011      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002b96:	4b28      	ldr	r3, [pc, #160]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ba4:	4924      	ldr	r1, [pc, #144]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bb4:	d101      	bne.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0308 	and.w	r3, r3, #8
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00a      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bd6:	4b18      	ldr	r3, [pc, #96]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bdc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be4:	4914      	ldr	r1, [pc, #80]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00b      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002bf8:	4b0f      	ldr	r3, [pc, #60]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bfe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c08:	490b      	ldr	r1, [pc, #44]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00f      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002c1c:	4b06      	ldr	r3, [pc, #24]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c22:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c2c:	4902      	ldr	r1, [pc, #8]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c34:	e002      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002c36:	bf00      	nop
 8002c38:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00b      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c48:	4b8a      	ldr	r3, [pc, #552]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c4e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c58:	4986      	ldr	r1, [pc, #536]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00b      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002c6c:	4b81      	ldr	r3, [pc, #516]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c72:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c7c:	497d      	ldr	r1, [pc, #500]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d006      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 80d6 	beq.w	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002c98:	4b76      	ldr	r3, [pc, #472]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a75      	ldr	r2, [pc, #468]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ca2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ca4:	f7fe fa16 	bl	80010d4 <HAL_GetTick>
 8002ca8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002cac:	f7fe fa12 	bl	80010d4 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	; 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e195      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cbe:	4b6d      	ldr	r3, [pc, #436]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d021      	beq.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d11d      	bne.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002cde:	4b65      	ldr	r3, [pc, #404]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ce4:	0c1b      	lsrs	r3, r3, #16
 8002ce6:	f003 0303 	and.w	r3, r3, #3
 8002cea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002cec:	4b61      	ldr	r3, [pc, #388]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cf2:	0e1b      	lsrs	r3, r3, #24
 8002cf4:	f003 030f 	and.w	r3, r3, #15
 8002cf8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	019a      	lsls	r2, r3, #6
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	041b      	lsls	r3, r3, #16
 8002d04:	431a      	orrs	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	061b      	lsls	r3, r3, #24
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	071b      	lsls	r3, r3, #28
 8002d12:	4958      	ldr	r1, [pc, #352]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d004      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d2e:	d00a      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d02e      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d44:	d129      	bne.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d46:	4b4b      	ldr	r3, [pc, #300]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d4c:	0c1b      	lsrs	r3, r3, #16
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d54:	4b47      	ldr	r3, [pc, #284]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d5a:	0f1b      	lsrs	r3, r3, #28
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	019a      	lsls	r2, r3, #6
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	041b      	lsls	r3, r3, #16
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	061b      	lsls	r3, r3, #24
 8002d74:	431a      	orrs	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	071b      	lsls	r3, r3, #28
 8002d7a:	493e      	ldr	r1, [pc, #248]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002d82:	4b3c      	ldr	r3, [pc, #240]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d88:	f023 021f 	bic.w	r2, r3, #31
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d90:	3b01      	subs	r3, #1
 8002d92:	4938      	ldr	r1, [pc, #224]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01d      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002da6:	4b33      	ldr	r3, [pc, #204]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dac:	0e1b      	lsrs	r3, r3, #24
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002db4:	4b2f      	ldr	r3, [pc, #188]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dba:	0f1b      	lsrs	r3, r3, #28
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	019a      	lsls	r2, r3, #6
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	041b      	lsls	r3, r3, #16
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	061b      	lsls	r3, r3, #24
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	071b      	lsls	r3, r3, #28
 8002dda:	4926      	ldr	r1, [pc, #152]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d011      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	019a      	lsls	r2, r3, #6
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	041b      	lsls	r3, r3, #16
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	061b      	lsls	r3, r3, #24
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	071b      	lsls	r3, r3, #28
 8002e0a:	491a      	ldr	r1, [pc, #104]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002e12:	4b18      	ldr	r3, [pc, #96]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a17      	ldr	r2, [pc, #92]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e1e:	f7fe f959 	bl	80010d4 <HAL_GetTick>
 8002e22:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e24:	e008      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e26:	f7fe f955 	bl	80010d4 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b64      	cmp	r3, #100	; 0x64
 8002e32:	d901      	bls.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e0d8      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e38:	4b0e      	ldr	r3, [pc, #56]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0f0      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	f040 80ce 	bne.w	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002e4c:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a08      	ldr	r2, [pc, #32]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e58:	f7fe f93c 	bl	80010d4 <HAL_GetTick>
 8002e5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e5e:	e00b      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e60:	f7fe f938 	bl	80010d4 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b64      	cmp	r3, #100	; 0x64
 8002e6c:	d904      	bls.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e0bb      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e78:	4b5e      	ldr	r3, [pc, #376]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e84:	d0ec      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d009      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d02e      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d12a      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002eae:	4b51      	ldr	r3, [pc, #324]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb4:	0c1b      	lsrs	r3, r3, #16
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002ebc:	4b4d      	ldr	r3, [pc, #308]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec2:	0f1b      	lsrs	r3, r3, #28
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	019a      	lsls	r2, r3, #6
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	041b      	lsls	r3, r3, #16
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	061b      	lsls	r3, r3, #24
 8002edc:	431a      	orrs	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	071b      	lsls	r3, r3, #28
 8002ee2:	4944      	ldr	r1, [pc, #272]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002eea:	4b42      	ldr	r3, [pc, #264]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ef0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	021b      	lsls	r3, r3, #8
 8002efc:	493d      	ldr	r1, [pc, #244]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d022      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f18:	d11d      	bne.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f1a:	4b36      	ldr	r3, [pc, #216]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f20:	0e1b      	lsrs	r3, r3, #24
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f28:	4b32      	ldr	r3, [pc, #200]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f2e:	0f1b      	lsrs	r3, r3, #28
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	019a      	lsls	r2, r3, #6
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	041b      	lsls	r3, r3, #16
 8002f42:	431a      	orrs	r2, r3
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	061b      	lsls	r3, r3, #24
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	071b      	lsls	r3, r3, #28
 8002f4e:	4929      	ldr	r1, [pc, #164]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d028      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f68:	0e1b      	lsrs	r3, r3, #24
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f70:	4b20      	ldr	r3, [pc, #128]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f76:	0c1b      	lsrs	r3, r3, #16
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	019a      	lsls	r2, r3, #6
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	041b      	lsls	r3, r3, #16
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	061b      	lsls	r3, r3, #24
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	071b      	lsls	r3, r3, #28
 8002f96:	4917      	ldr	r1, [pc, #92]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002f9e:	4b15      	ldr	r3, [pc, #84]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fac:	4911      	ldr	r1, [pc, #68]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002fb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a0e      	ldr	r2, [pc, #56]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fc0:	f7fe f888 	bl	80010d4 <HAL_GetTick>
 8002fc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002fc8:	f7fe f884 	bl	80010d4 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b64      	cmp	r3, #100	; 0x64
 8002fd4:	d901      	bls.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e007      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002fda:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fe2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fe6:	d1ef      	bne.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3720      	adds	r7, #32
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40023800 	.word	0x40023800

08002ff8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e040      	b.n	800308c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800300e:	2b00      	cmp	r3, #0
 8003010:	d106      	bne.n	8003020 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7fd fe7e 	bl	8000d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2224      	movs	r2, #36	; 0x24
 8003024:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0201 	bic.w	r2, r2, #1
 8003034:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f8b0 	bl	800319c <UART_SetConfig>
 800303c:	4603      	mov	r3, r0
 800303e:	2b01      	cmp	r3, #1
 8003040:	d101      	bne.n	8003046 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e022      	b.n	800308c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 fb08 	bl	8003664 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003062:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003072:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 fb8f 	bl	80037a8 <UART_CheckIdleState>
 800308a:	4603      	mov	r3, r0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b08a      	sub	sp, #40	; 0x28
 8003098:	af02      	add	r7, sp, #8
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	4613      	mov	r3, r2
 80030a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d171      	bne.n	8003190 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d002      	beq.n	80030b8 <HAL_UART_Transmit+0x24>
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e06a      	b.n	8003192 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2221      	movs	r2, #33	; 0x21
 80030c8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ca:	f7fe f803 	bl	80010d4 <HAL_GetTick>
 80030ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	88fa      	ldrh	r2, [r7, #6]
 80030d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	88fa      	ldrh	r2, [r7, #6]
 80030dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e8:	d108      	bne.n	80030fc <HAL_UART_Transmit+0x68>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d104      	bne.n	80030fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80030f2:	2300      	movs	r3, #0
 80030f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	61bb      	str	r3, [r7, #24]
 80030fa:	e003      	b.n	8003104 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003100:	2300      	movs	r3, #0
 8003102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003104:	e02c      	b.n	8003160 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2200      	movs	r2, #0
 800310e:	2180      	movs	r1, #128	; 0x80
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 fb96 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e038      	b.n	8003192 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10b      	bne.n	800313e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003134:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	3302      	adds	r3, #2
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	e007      	b.n	800314e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	781a      	ldrb	r2, [r3, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	3301      	adds	r3, #1
 800314c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003154:	b29b      	uxth	r3, r3
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003166:	b29b      	uxth	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1cc      	bne.n	8003106 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	2200      	movs	r2, #0
 8003174:	2140      	movs	r1, #64	; 0x40
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 fb63 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e005      	b.n	8003192 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	e000      	b.n	8003192 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003190:	2302      	movs	r3, #2
  }
}
 8003192:	4618      	mov	r0, r3
 8003194:	3720      	adds	r7, #32
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	431a      	orrs	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	4ba6      	ldr	r3, [pc, #664]	; (8003460 <UART_SetConfig+0x2c4>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6812      	ldr	r2, [r2, #0]
 80031ce:	6979      	ldr	r1, [r7, #20]
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	430a      	orrs	r2, r1
 800320c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a94      	ldr	r2, [pc, #592]	; (8003464 <UART_SetConfig+0x2c8>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d120      	bne.n	800325a <UART_SetConfig+0xbe>
 8003218:	4b93      	ldr	r3, [pc, #588]	; (8003468 <UART_SetConfig+0x2cc>)
 800321a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	2b03      	cmp	r3, #3
 8003224:	d816      	bhi.n	8003254 <UART_SetConfig+0xb8>
 8003226:	a201      	add	r2, pc, #4	; (adr r2, 800322c <UART_SetConfig+0x90>)
 8003228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800322c:	0800323d 	.word	0x0800323d
 8003230:	08003249 	.word	0x08003249
 8003234:	08003243 	.word	0x08003243
 8003238:	0800324f 	.word	0x0800324f
 800323c:	2301      	movs	r3, #1
 800323e:	77fb      	strb	r3, [r7, #31]
 8003240:	e150      	b.n	80034e4 <UART_SetConfig+0x348>
 8003242:	2302      	movs	r3, #2
 8003244:	77fb      	strb	r3, [r7, #31]
 8003246:	e14d      	b.n	80034e4 <UART_SetConfig+0x348>
 8003248:	2304      	movs	r3, #4
 800324a:	77fb      	strb	r3, [r7, #31]
 800324c:	e14a      	b.n	80034e4 <UART_SetConfig+0x348>
 800324e:	2308      	movs	r3, #8
 8003250:	77fb      	strb	r3, [r7, #31]
 8003252:	e147      	b.n	80034e4 <UART_SetConfig+0x348>
 8003254:	2310      	movs	r3, #16
 8003256:	77fb      	strb	r3, [r7, #31]
 8003258:	e144      	b.n	80034e4 <UART_SetConfig+0x348>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a83      	ldr	r2, [pc, #524]	; (800346c <UART_SetConfig+0x2d0>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d132      	bne.n	80032ca <UART_SetConfig+0x12e>
 8003264:	4b80      	ldr	r3, [pc, #512]	; (8003468 <UART_SetConfig+0x2cc>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	2b0c      	cmp	r3, #12
 8003270:	d828      	bhi.n	80032c4 <UART_SetConfig+0x128>
 8003272:	a201      	add	r2, pc, #4	; (adr r2, 8003278 <UART_SetConfig+0xdc>)
 8003274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003278:	080032ad 	.word	0x080032ad
 800327c:	080032c5 	.word	0x080032c5
 8003280:	080032c5 	.word	0x080032c5
 8003284:	080032c5 	.word	0x080032c5
 8003288:	080032b9 	.word	0x080032b9
 800328c:	080032c5 	.word	0x080032c5
 8003290:	080032c5 	.word	0x080032c5
 8003294:	080032c5 	.word	0x080032c5
 8003298:	080032b3 	.word	0x080032b3
 800329c:	080032c5 	.word	0x080032c5
 80032a0:	080032c5 	.word	0x080032c5
 80032a4:	080032c5 	.word	0x080032c5
 80032a8:	080032bf 	.word	0x080032bf
 80032ac:	2300      	movs	r3, #0
 80032ae:	77fb      	strb	r3, [r7, #31]
 80032b0:	e118      	b.n	80034e4 <UART_SetConfig+0x348>
 80032b2:	2302      	movs	r3, #2
 80032b4:	77fb      	strb	r3, [r7, #31]
 80032b6:	e115      	b.n	80034e4 <UART_SetConfig+0x348>
 80032b8:	2304      	movs	r3, #4
 80032ba:	77fb      	strb	r3, [r7, #31]
 80032bc:	e112      	b.n	80034e4 <UART_SetConfig+0x348>
 80032be:	2308      	movs	r3, #8
 80032c0:	77fb      	strb	r3, [r7, #31]
 80032c2:	e10f      	b.n	80034e4 <UART_SetConfig+0x348>
 80032c4:	2310      	movs	r3, #16
 80032c6:	77fb      	strb	r3, [r7, #31]
 80032c8:	e10c      	b.n	80034e4 <UART_SetConfig+0x348>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a68      	ldr	r2, [pc, #416]	; (8003470 <UART_SetConfig+0x2d4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d120      	bne.n	8003316 <UART_SetConfig+0x17a>
 80032d4:	4b64      	ldr	r3, [pc, #400]	; (8003468 <UART_SetConfig+0x2cc>)
 80032d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80032de:	2b30      	cmp	r3, #48	; 0x30
 80032e0:	d013      	beq.n	800330a <UART_SetConfig+0x16e>
 80032e2:	2b30      	cmp	r3, #48	; 0x30
 80032e4:	d814      	bhi.n	8003310 <UART_SetConfig+0x174>
 80032e6:	2b20      	cmp	r3, #32
 80032e8:	d009      	beq.n	80032fe <UART_SetConfig+0x162>
 80032ea:	2b20      	cmp	r3, #32
 80032ec:	d810      	bhi.n	8003310 <UART_SetConfig+0x174>
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <UART_SetConfig+0x15c>
 80032f2:	2b10      	cmp	r3, #16
 80032f4:	d006      	beq.n	8003304 <UART_SetConfig+0x168>
 80032f6:	e00b      	b.n	8003310 <UART_SetConfig+0x174>
 80032f8:	2300      	movs	r3, #0
 80032fa:	77fb      	strb	r3, [r7, #31]
 80032fc:	e0f2      	b.n	80034e4 <UART_SetConfig+0x348>
 80032fe:	2302      	movs	r3, #2
 8003300:	77fb      	strb	r3, [r7, #31]
 8003302:	e0ef      	b.n	80034e4 <UART_SetConfig+0x348>
 8003304:	2304      	movs	r3, #4
 8003306:	77fb      	strb	r3, [r7, #31]
 8003308:	e0ec      	b.n	80034e4 <UART_SetConfig+0x348>
 800330a:	2308      	movs	r3, #8
 800330c:	77fb      	strb	r3, [r7, #31]
 800330e:	e0e9      	b.n	80034e4 <UART_SetConfig+0x348>
 8003310:	2310      	movs	r3, #16
 8003312:	77fb      	strb	r3, [r7, #31]
 8003314:	e0e6      	b.n	80034e4 <UART_SetConfig+0x348>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a56      	ldr	r2, [pc, #344]	; (8003474 <UART_SetConfig+0x2d8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d120      	bne.n	8003362 <UART_SetConfig+0x1c6>
 8003320:	4b51      	ldr	r3, [pc, #324]	; (8003468 <UART_SetConfig+0x2cc>)
 8003322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003326:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800332a:	2bc0      	cmp	r3, #192	; 0xc0
 800332c:	d013      	beq.n	8003356 <UART_SetConfig+0x1ba>
 800332e:	2bc0      	cmp	r3, #192	; 0xc0
 8003330:	d814      	bhi.n	800335c <UART_SetConfig+0x1c0>
 8003332:	2b80      	cmp	r3, #128	; 0x80
 8003334:	d009      	beq.n	800334a <UART_SetConfig+0x1ae>
 8003336:	2b80      	cmp	r3, #128	; 0x80
 8003338:	d810      	bhi.n	800335c <UART_SetConfig+0x1c0>
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <UART_SetConfig+0x1a8>
 800333e:	2b40      	cmp	r3, #64	; 0x40
 8003340:	d006      	beq.n	8003350 <UART_SetConfig+0x1b4>
 8003342:	e00b      	b.n	800335c <UART_SetConfig+0x1c0>
 8003344:	2300      	movs	r3, #0
 8003346:	77fb      	strb	r3, [r7, #31]
 8003348:	e0cc      	b.n	80034e4 <UART_SetConfig+0x348>
 800334a:	2302      	movs	r3, #2
 800334c:	77fb      	strb	r3, [r7, #31]
 800334e:	e0c9      	b.n	80034e4 <UART_SetConfig+0x348>
 8003350:	2304      	movs	r3, #4
 8003352:	77fb      	strb	r3, [r7, #31]
 8003354:	e0c6      	b.n	80034e4 <UART_SetConfig+0x348>
 8003356:	2308      	movs	r3, #8
 8003358:	77fb      	strb	r3, [r7, #31]
 800335a:	e0c3      	b.n	80034e4 <UART_SetConfig+0x348>
 800335c:	2310      	movs	r3, #16
 800335e:	77fb      	strb	r3, [r7, #31]
 8003360:	e0c0      	b.n	80034e4 <UART_SetConfig+0x348>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a44      	ldr	r2, [pc, #272]	; (8003478 <UART_SetConfig+0x2dc>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d125      	bne.n	80033b8 <UART_SetConfig+0x21c>
 800336c:	4b3e      	ldr	r3, [pc, #248]	; (8003468 <UART_SetConfig+0x2cc>)
 800336e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003372:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003376:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800337a:	d017      	beq.n	80033ac <UART_SetConfig+0x210>
 800337c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003380:	d817      	bhi.n	80033b2 <UART_SetConfig+0x216>
 8003382:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003386:	d00b      	beq.n	80033a0 <UART_SetConfig+0x204>
 8003388:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800338c:	d811      	bhi.n	80033b2 <UART_SetConfig+0x216>
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <UART_SetConfig+0x1fe>
 8003392:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003396:	d006      	beq.n	80033a6 <UART_SetConfig+0x20a>
 8003398:	e00b      	b.n	80033b2 <UART_SetConfig+0x216>
 800339a:	2300      	movs	r3, #0
 800339c:	77fb      	strb	r3, [r7, #31]
 800339e:	e0a1      	b.n	80034e4 <UART_SetConfig+0x348>
 80033a0:	2302      	movs	r3, #2
 80033a2:	77fb      	strb	r3, [r7, #31]
 80033a4:	e09e      	b.n	80034e4 <UART_SetConfig+0x348>
 80033a6:	2304      	movs	r3, #4
 80033a8:	77fb      	strb	r3, [r7, #31]
 80033aa:	e09b      	b.n	80034e4 <UART_SetConfig+0x348>
 80033ac:	2308      	movs	r3, #8
 80033ae:	77fb      	strb	r3, [r7, #31]
 80033b0:	e098      	b.n	80034e4 <UART_SetConfig+0x348>
 80033b2:	2310      	movs	r3, #16
 80033b4:	77fb      	strb	r3, [r7, #31]
 80033b6:	e095      	b.n	80034e4 <UART_SetConfig+0x348>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a2f      	ldr	r2, [pc, #188]	; (800347c <UART_SetConfig+0x2e0>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d125      	bne.n	800340e <UART_SetConfig+0x272>
 80033c2:	4b29      	ldr	r3, [pc, #164]	; (8003468 <UART_SetConfig+0x2cc>)
 80033c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033d0:	d017      	beq.n	8003402 <UART_SetConfig+0x266>
 80033d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033d6:	d817      	bhi.n	8003408 <UART_SetConfig+0x26c>
 80033d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033dc:	d00b      	beq.n	80033f6 <UART_SetConfig+0x25a>
 80033de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033e2:	d811      	bhi.n	8003408 <UART_SetConfig+0x26c>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d003      	beq.n	80033f0 <UART_SetConfig+0x254>
 80033e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ec:	d006      	beq.n	80033fc <UART_SetConfig+0x260>
 80033ee:	e00b      	b.n	8003408 <UART_SetConfig+0x26c>
 80033f0:	2301      	movs	r3, #1
 80033f2:	77fb      	strb	r3, [r7, #31]
 80033f4:	e076      	b.n	80034e4 <UART_SetConfig+0x348>
 80033f6:	2302      	movs	r3, #2
 80033f8:	77fb      	strb	r3, [r7, #31]
 80033fa:	e073      	b.n	80034e4 <UART_SetConfig+0x348>
 80033fc:	2304      	movs	r3, #4
 80033fe:	77fb      	strb	r3, [r7, #31]
 8003400:	e070      	b.n	80034e4 <UART_SetConfig+0x348>
 8003402:	2308      	movs	r3, #8
 8003404:	77fb      	strb	r3, [r7, #31]
 8003406:	e06d      	b.n	80034e4 <UART_SetConfig+0x348>
 8003408:	2310      	movs	r3, #16
 800340a:	77fb      	strb	r3, [r7, #31]
 800340c:	e06a      	b.n	80034e4 <UART_SetConfig+0x348>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a1b      	ldr	r2, [pc, #108]	; (8003480 <UART_SetConfig+0x2e4>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d138      	bne.n	800348a <UART_SetConfig+0x2ee>
 8003418:	4b13      	ldr	r3, [pc, #76]	; (8003468 <UART_SetConfig+0x2cc>)
 800341a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003422:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003426:	d017      	beq.n	8003458 <UART_SetConfig+0x2bc>
 8003428:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800342c:	d82a      	bhi.n	8003484 <UART_SetConfig+0x2e8>
 800342e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003432:	d00b      	beq.n	800344c <UART_SetConfig+0x2b0>
 8003434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003438:	d824      	bhi.n	8003484 <UART_SetConfig+0x2e8>
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <UART_SetConfig+0x2aa>
 800343e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003442:	d006      	beq.n	8003452 <UART_SetConfig+0x2b6>
 8003444:	e01e      	b.n	8003484 <UART_SetConfig+0x2e8>
 8003446:	2300      	movs	r3, #0
 8003448:	77fb      	strb	r3, [r7, #31]
 800344a:	e04b      	b.n	80034e4 <UART_SetConfig+0x348>
 800344c:	2302      	movs	r3, #2
 800344e:	77fb      	strb	r3, [r7, #31]
 8003450:	e048      	b.n	80034e4 <UART_SetConfig+0x348>
 8003452:	2304      	movs	r3, #4
 8003454:	77fb      	strb	r3, [r7, #31]
 8003456:	e045      	b.n	80034e4 <UART_SetConfig+0x348>
 8003458:	2308      	movs	r3, #8
 800345a:	77fb      	strb	r3, [r7, #31]
 800345c:	e042      	b.n	80034e4 <UART_SetConfig+0x348>
 800345e:	bf00      	nop
 8003460:	efff69f3 	.word	0xefff69f3
 8003464:	40011000 	.word	0x40011000
 8003468:	40023800 	.word	0x40023800
 800346c:	40004400 	.word	0x40004400
 8003470:	40004800 	.word	0x40004800
 8003474:	40004c00 	.word	0x40004c00
 8003478:	40005000 	.word	0x40005000
 800347c:	40011400 	.word	0x40011400
 8003480:	40007800 	.word	0x40007800
 8003484:	2310      	movs	r3, #16
 8003486:	77fb      	strb	r3, [r7, #31]
 8003488:	e02c      	b.n	80034e4 <UART_SetConfig+0x348>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a72      	ldr	r2, [pc, #456]	; (8003658 <UART_SetConfig+0x4bc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d125      	bne.n	80034e0 <UART_SetConfig+0x344>
 8003494:	4b71      	ldr	r3, [pc, #452]	; (800365c <UART_SetConfig+0x4c0>)
 8003496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800349e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80034a2:	d017      	beq.n	80034d4 <UART_SetConfig+0x338>
 80034a4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80034a8:	d817      	bhi.n	80034da <UART_SetConfig+0x33e>
 80034aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034ae:	d00b      	beq.n	80034c8 <UART_SetConfig+0x32c>
 80034b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034b4:	d811      	bhi.n	80034da <UART_SetConfig+0x33e>
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <UART_SetConfig+0x326>
 80034ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034be:	d006      	beq.n	80034ce <UART_SetConfig+0x332>
 80034c0:	e00b      	b.n	80034da <UART_SetConfig+0x33e>
 80034c2:	2300      	movs	r3, #0
 80034c4:	77fb      	strb	r3, [r7, #31]
 80034c6:	e00d      	b.n	80034e4 <UART_SetConfig+0x348>
 80034c8:	2302      	movs	r3, #2
 80034ca:	77fb      	strb	r3, [r7, #31]
 80034cc:	e00a      	b.n	80034e4 <UART_SetConfig+0x348>
 80034ce:	2304      	movs	r3, #4
 80034d0:	77fb      	strb	r3, [r7, #31]
 80034d2:	e007      	b.n	80034e4 <UART_SetConfig+0x348>
 80034d4:	2308      	movs	r3, #8
 80034d6:	77fb      	strb	r3, [r7, #31]
 80034d8:	e004      	b.n	80034e4 <UART_SetConfig+0x348>
 80034da:	2310      	movs	r3, #16
 80034dc:	77fb      	strb	r3, [r7, #31]
 80034de:	e001      	b.n	80034e4 <UART_SetConfig+0x348>
 80034e0:	2310      	movs	r3, #16
 80034e2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034ec:	d15b      	bne.n	80035a6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80034ee:	7ffb      	ldrb	r3, [r7, #31]
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d828      	bhi.n	8003546 <UART_SetConfig+0x3aa>
 80034f4:	a201      	add	r2, pc, #4	; (adr r2, 80034fc <UART_SetConfig+0x360>)
 80034f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034fa:	bf00      	nop
 80034fc:	08003521 	.word	0x08003521
 8003500:	08003529 	.word	0x08003529
 8003504:	08003531 	.word	0x08003531
 8003508:	08003547 	.word	0x08003547
 800350c:	08003537 	.word	0x08003537
 8003510:	08003547 	.word	0x08003547
 8003514:	08003547 	.word	0x08003547
 8003518:	08003547 	.word	0x08003547
 800351c:	0800353f 	.word	0x0800353f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003520:	f7ff f91a 	bl	8002758 <HAL_RCC_GetPCLK1Freq>
 8003524:	61b8      	str	r0, [r7, #24]
        break;
 8003526:	e013      	b.n	8003550 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003528:	f7ff f92a 	bl	8002780 <HAL_RCC_GetPCLK2Freq>
 800352c:	61b8      	str	r0, [r7, #24]
        break;
 800352e:	e00f      	b.n	8003550 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003530:	4b4b      	ldr	r3, [pc, #300]	; (8003660 <UART_SetConfig+0x4c4>)
 8003532:	61bb      	str	r3, [r7, #24]
        break;
 8003534:	e00c      	b.n	8003550 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003536:	f7ff f83d 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 800353a:	61b8      	str	r0, [r7, #24]
        break;
 800353c:	e008      	b.n	8003550 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800353e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003542:	61bb      	str	r3, [r7, #24]
        break;
 8003544:	e004      	b.n	8003550 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003546:	2300      	movs	r3, #0
 8003548:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	77bb      	strb	r3, [r7, #30]
        break;
 800354e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d074      	beq.n	8003640 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	005a      	lsls	r2, r3, #1
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	085b      	lsrs	r3, r3, #1
 8003560:	441a      	add	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	fbb2 f3f3 	udiv	r3, r2, r3
 800356a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	2b0f      	cmp	r3, #15
 8003570:	d916      	bls.n	80035a0 <UART_SetConfig+0x404>
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003578:	d212      	bcs.n	80035a0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	b29b      	uxth	r3, r3
 800357e:	f023 030f 	bic.w	r3, r3, #15
 8003582:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	085b      	lsrs	r3, r3, #1
 8003588:	b29b      	uxth	r3, r3
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	b29a      	uxth	r2, r3
 8003590:	89fb      	ldrh	r3, [r7, #14]
 8003592:	4313      	orrs	r3, r2
 8003594:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	89fa      	ldrh	r2, [r7, #14]
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	e04f      	b.n	8003640 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	77bb      	strb	r3, [r7, #30]
 80035a4:	e04c      	b.n	8003640 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035a6:	7ffb      	ldrb	r3, [r7, #31]
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d828      	bhi.n	80035fe <UART_SetConfig+0x462>
 80035ac:	a201      	add	r2, pc, #4	; (adr r2, 80035b4 <UART_SetConfig+0x418>)
 80035ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b2:	bf00      	nop
 80035b4:	080035d9 	.word	0x080035d9
 80035b8:	080035e1 	.word	0x080035e1
 80035bc:	080035e9 	.word	0x080035e9
 80035c0:	080035ff 	.word	0x080035ff
 80035c4:	080035ef 	.word	0x080035ef
 80035c8:	080035ff 	.word	0x080035ff
 80035cc:	080035ff 	.word	0x080035ff
 80035d0:	080035ff 	.word	0x080035ff
 80035d4:	080035f7 	.word	0x080035f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035d8:	f7ff f8be 	bl	8002758 <HAL_RCC_GetPCLK1Freq>
 80035dc:	61b8      	str	r0, [r7, #24]
        break;
 80035de:	e013      	b.n	8003608 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035e0:	f7ff f8ce 	bl	8002780 <HAL_RCC_GetPCLK2Freq>
 80035e4:	61b8      	str	r0, [r7, #24]
        break;
 80035e6:	e00f      	b.n	8003608 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035e8:	4b1d      	ldr	r3, [pc, #116]	; (8003660 <UART_SetConfig+0x4c4>)
 80035ea:	61bb      	str	r3, [r7, #24]
        break;
 80035ec:	e00c      	b.n	8003608 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ee:	f7fe ffe1 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 80035f2:	61b8      	str	r0, [r7, #24]
        break;
 80035f4:	e008      	b.n	8003608 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035fa:	61bb      	str	r3, [r7, #24]
        break;
 80035fc:	e004      	b.n	8003608 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	77bb      	strb	r3, [r7, #30]
        break;
 8003606:	bf00      	nop
    }

    if (pclk != 0U)
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d018      	beq.n	8003640 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	085a      	lsrs	r2, r3, #1
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	441a      	add	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003620:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	2b0f      	cmp	r3, #15
 8003626:	d909      	bls.n	800363c <UART_SetConfig+0x4a0>
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800362e:	d205      	bcs.n	800363c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	b29a      	uxth	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	60da      	str	r2, [r3, #12]
 800363a:	e001      	b.n	8003640 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800364c:	7fbb      	ldrb	r3, [r7, #30]
}
 800364e:	4618      	mov	r0, r3
 8003650:	3720      	adds	r7, #32
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40007c00 	.word	0x40007c00
 800365c:	40023800 	.word	0x40023800
 8003660:	00f42400 	.word	0x00f42400

08003664 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00a      	beq.n	80036d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d6:	f003 0308 	and.w	r3, r3, #8
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	f003 0310 	and.w	r3, r3, #16
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003740:	2b00      	cmp	r3, #0
 8003742:	d01a      	beq.n	800377a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003762:	d10a      	bne.n	800377a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	605a      	str	r2, [r3, #4]
  }
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037b8:	f7fd fc8c 	bl	80010d4 <HAL_GetTick>
 80037bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0308 	and.w	r3, r3, #8
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	d10e      	bne.n	80037ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f831 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e027      	b.n	800383a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d10e      	bne.n	8003816 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f81b 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e011      	b.n	800383a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2220      	movs	r2, #32
 8003820:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b09c      	sub	sp, #112	; 0x70
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	60b9      	str	r1, [r7, #8]
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	4613      	mov	r3, r2
 8003850:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003852:	e0a7      	b.n	80039a4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003854:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385a:	f000 80a3 	beq.w	80039a4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385e:	f7fd fc39 	bl	80010d4 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800386a:	429a      	cmp	r2, r3
 800386c:	d302      	bcc.n	8003874 <UART_WaitOnFlagUntilTimeout+0x32>
 800386e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003870:	2b00      	cmp	r3, #0
 8003872:	d13f      	bne.n	80038f4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800387c:	e853 3f00 	ldrex	r3, [r3]
 8003880:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003884:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003888:	667b      	str	r3, [r7, #100]	; 0x64
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003892:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003894:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003896:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003898:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800389a:	e841 2300 	strex	r3, r2, [r1]
 800389e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80038a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1e6      	bne.n	8003874 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	3308      	adds	r3, #8
 80038ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038b0:	e853 3f00 	ldrex	r3, [r3]
 80038b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80038b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	663b      	str	r3, [r7, #96]	; 0x60
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	3308      	adds	r3, #8
 80038c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80038c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80038c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80038cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038ce:	e841 2300 	strex	r3, r2, [r1]
 80038d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80038d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1e5      	bne.n	80038a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e068      	b.n	80039c6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d050      	beq.n	80039a4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800390c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003910:	d148      	bne.n	80039a4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800391a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003924:	e853 3f00 	ldrex	r3, [r3]
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003930:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	461a      	mov	r2, r3
 8003938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800393a:	637b      	str	r3, [r7, #52]	; 0x34
 800393c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003940:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003942:	e841 2300 	strex	r3, r2, [r1]
 8003946:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1e6      	bne.n	800391c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3308      	adds	r3, #8
 8003954:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	e853 3f00 	ldrex	r3, [r3]
 800395c:	613b      	str	r3, [r7, #16]
   return(result);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	f023 0301 	bic.w	r3, r3, #1
 8003964:	66bb      	str	r3, [r7, #104]	; 0x68
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	3308      	adds	r3, #8
 800396c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800396e:	623a      	str	r2, [r7, #32]
 8003970:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003972:	69f9      	ldr	r1, [r7, #28]
 8003974:	6a3a      	ldr	r2, [r7, #32]
 8003976:	e841 2300 	strex	r3, r2, [r1]
 800397a:	61bb      	str	r3, [r7, #24]
   return(result);
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1e5      	bne.n	800394e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2220      	movs	r2, #32
 8003986:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2220      	movs	r2, #32
 8003994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e010      	b.n	80039c6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	69da      	ldr	r2, [r3, #28]
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	4013      	ands	r3, r2
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	bf0c      	ite	eq
 80039b4:	2301      	moveq	r3, #1
 80039b6:	2300      	movne	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	461a      	mov	r2, r3
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	429a      	cmp	r2, r3
 80039c0:	f43f af48 	beq.w	8003854 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3770      	adds	r7, #112	; 0x70
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
	...

080039d0 <__errno>:
 80039d0:	4b01      	ldr	r3, [pc, #4]	; (80039d8 <__errno+0x8>)
 80039d2:	6818      	ldr	r0, [r3, #0]
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	20000020 	.word	0x20000020

080039dc <__libc_init_array>:
 80039dc:	b570      	push	{r4, r5, r6, lr}
 80039de:	4d0d      	ldr	r5, [pc, #52]	; (8003a14 <__libc_init_array+0x38>)
 80039e0:	4c0d      	ldr	r4, [pc, #52]	; (8003a18 <__libc_init_array+0x3c>)
 80039e2:	1b64      	subs	r4, r4, r5
 80039e4:	10a4      	asrs	r4, r4, #2
 80039e6:	2600      	movs	r6, #0
 80039e8:	42a6      	cmp	r6, r4
 80039ea:	d109      	bne.n	8003a00 <__libc_init_array+0x24>
 80039ec:	4d0b      	ldr	r5, [pc, #44]	; (8003a1c <__libc_init_array+0x40>)
 80039ee:	4c0c      	ldr	r4, [pc, #48]	; (8003a20 <__libc_init_array+0x44>)
 80039f0:	f002 fe5e 	bl	80066b0 <_init>
 80039f4:	1b64      	subs	r4, r4, r5
 80039f6:	10a4      	asrs	r4, r4, #2
 80039f8:	2600      	movs	r6, #0
 80039fa:	42a6      	cmp	r6, r4
 80039fc:	d105      	bne.n	8003a0a <__libc_init_array+0x2e>
 80039fe:	bd70      	pop	{r4, r5, r6, pc}
 8003a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a04:	4798      	blx	r3
 8003a06:	3601      	adds	r6, #1
 8003a08:	e7ee      	b.n	80039e8 <__libc_init_array+0xc>
 8003a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a0e:	4798      	blx	r3
 8003a10:	3601      	adds	r6, #1
 8003a12:	e7f2      	b.n	80039fa <__libc_init_array+0x1e>
 8003a14:	08006ae4 	.word	0x08006ae4
 8003a18:	08006ae4 	.word	0x08006ae4
 8003a1c:	08006ae4 	.word	0x08006ae4
 8003a20:	08006ae8 	.word	0x08006ae8

08003a24 <memset>:
 8003a24:	4402      	add	r2, r0
 8003a26:	4603      	mov	r3, r0
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d100      	bne.n	8003a2e <memset+0xa>
 8003a2c:	4770      	bx	lr
 8003a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a32:	e7f9      	b.n	8003a28 <memset+0x4>

08003a34 <__cvt>:
 8003a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a36:	ed2d 8b02 	vpush	{d8}
 8003a3a:	eeb0 8b40 	vmov.f64	d8, d0
 8003a3e:	b085      	sub	sp, #20
 8003a40:	4617      	mov	r7, r2
 8003a42:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003a44:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003a46:	ee18 2a90 	vmov	r2, s17
 8003a4a:	f025 0520 	bic.w	r5, r5, #32
 8003a4e:	2a00      	cmp	r2, #0
 8003a50:	bfb6      	itet	lt
 8003a52:	222d      	movlt	r2, #45	; 0x2d
 8003a54:	2200      	movge	r2, #0
 8003a56:	eeb1 8b40 	vneglt.f64	d8, d0
 8003a5a:	2d46      	cmp	r5, #70	; 0x46
 8003a5c:	460c      	mov	r4, r1
 8003a5e:	701a      	strb	r2, [r3, #0]
 8003a60:	d004      	beq.n	8003a6c <__cvt+0x38>
 8003a62:	2d45      	cmp	r5, #69	; 0x45
 8003a64:	d100      	bne.n	8003a68 <__cvt+0x34>
 8003a66:	3401      	adds	r4, #1
 8003a68:	2102      	movs	r1, #2
 8003a6a:	e000      	b.n	8003a6e <__cvt+0x3a>
 8003a6c:	2103      	movs	r1, #3
 8003a6e:	ab03      	add	r3, sp, #12
 8003a70:	9301      	str	r3, [sp, #4]
 8003a72:	ab02      	add	r3, sp, #8
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	4622      	mov	r2, r4
 8003a78:	4633      	mov	r3, r6
 8003a7a:	eeb0 0b48 	vmov.f64	d0, d8
 8003a7e:	f000 fccb 	bl	8004418 <_dtoa_r>
 8003a82:	2d47      	cmp	r5, #71	; 0x47
 8003a84:	d101      	bne.n	8003a8a <__cvt+0x56>
 8003a86:	07fb      	lsls	r3, r7, #31
 8003a88:	d51a      	bpl.n	8003ac0 <__cvt+0x8c>
 8003a8a:	2d46      	cmp	r5, #70	; 0x46
 8003a8c:	eb00 0204 	add.w	r2, r0, r4
 8003a90:	d10c      	bne.n	8003aac <__cvt+0x78>
 8003a92:	7803      	ldrb	r3, [r0, #0]
 8003a94:	2b30      	cmp	r3, #48	; 0x30
 8003a96:	d107      	bne.n	8003aa8 <__cvt+0x74>
 8003a98:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aa0:	bf1c      	itt	ne
 8003aa2:	f1c4 0401 	rsbne	r4, r4, #1
 8003aa6:	6034      	strne	r4, [r6, #0]
 8003aa8:	6833      	ldr	r3, [r6, #0]
 8003aaa:	441a      	add	r2, r3
 8003aac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ab4:	bf08      	it	eq
 8003ab6:	9203      	streq	r2, [sp, #12]
 8003ab8:	2130      	movs	r1, #48	; 0x30
 8003aba:	9b03      	ldr	r3, [sp, #12]
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d307      	bcc.n	8003ad0 <__cvt+0x9c>
 8003ac0:	9b03      	ldr	r3, [sp, #12]
 8003ac2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ac4:	1a1b      	subs	r3, r3, r0
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	b005      	add	sp, #20
 8003aca:	ecbd 8b02 	vpop	{d8}
 8003ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ad0:	1c5c      	adds	r4, r3, #1
 8003ad2:	9403      	str	r4, [sp, #12]
 8003ad4:	7019      	strb	r1, [r3, #0]
 8003ad6:	e7f0      	b.n	8003aba <__cvt+0x86>

08003ad8 <__exponent>:
 8003ad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ada:	4603      	mov	r3, r0
 8003adc:	2900      	cmp	r1, #0
 8003ade:	bfb8      	it	lt
 8003ae0:	4249      	neglt	r1, r1
 8003ae2:	f803 2b02 	strb.w	r2, [r3], #2
 8003ae6:	bfb4      	ite	lt
 8003ae8:	222d      	movlt	r2, #45	; 0x2d
 8003aea:	222b      	movge	r2, #43	; 0x2b
 8003aec:	2909      	cmp	r1, #9
 8003aee:	7042      	strb	r2, [r0, #1]
 8003af0:	dd2a      	ble.n	8003b48 <__exponent+0x70>
 8003af2:	f10d 0407 	add.w	r4, sp, #7
 8003af6:	46a4      	mov	ip, r4
 8003af8:	270a      	movs	r7, #10
 8003afa:	46a6      	mov	lr, r4
 8003afc:	460a      	mov	r2, r1
 8003afe:	fb91 f6f7 	sdiv	r6, r1, r7
 8003b02:	fb07 1516 	mls	r5, r7, r6, r1
 8003b06:	3530      	adds	r5, #48	; 0x30
 8003b08:	2a63      	cmp	r2, #99	; 0x63
 8003b0a:	f104 34ff 	add.w	r4, r4, #4294967295
 8003b0e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003b12:	4631      	mov	r1, r6
 8003b14:	dcf1      	bgt.n	8003afa <__exponent+0x22>
 8003b16:	3130      	adds	r1, #48	; 0x30
 8003b18:	f1ae 0502 	sub.w	r5, lr, #2
 8003b1c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003b20:	1c44      	adds	r4, r0, #1
 8003b22:	4629      	mov	r1, r5
 8003b24:	4561      	cmp	r1, ip
 8003b26:	d30a      	bcc.n	8003b3e <__exponent+0x66>
 8003b28:	f10d 0209 	add.w	r2, sp, #9
 8003b2c:	eba2 020e 	sub.w	r2, r2, lr
 8003b30:	4565      	cmp	r5, ip
 8003b32:	bf88      	it	hi
 8003b34:	2200      	movhi	r2, #0
 8003b36:	4413      	add	r3, r2
 8003b38:	1a18      	subs	r0, r3, r0
 8003b3a:	b003      	add	sp, #12
 8003b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b42:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b46:	e7ed      	b.n	8003b24 <__exponent+0x4c>
 8003b48:	2330      	movs	r3, #48	; 0x30
 8003b4a:	3130      	adds	r1, #48	; 0x30
 8003b4c:	7083      	strb	r3, [r0, #2]
 8003b4e:	70c1      	strb	r1, [r0, #3]
 8003b50:	1d03      	adds	r3, r0, #4
 8003b52:	e7f1      	b.n	8003b38 <__exponent+0x60>
 8003b54:	0000      	movs	r0, r0
	...

08003b58 <_printf_float>:
 8003b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b5c:	b08b      	sub	sp, #44	; 0x2c
 8003b5e:	460c      	mov	r4, r1
 8003b60:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8003b64:	4616      	mov	r6, r2
 8003b66:	461f      	mov	r7, r3
 8003b68:	4605      	mov	r5, r0
 8003b6a:	f001 f9c3 	bl	8004ef4 <_localeconv_r>
 8003b6e:	f8d0 b000 	ldr.w	fp, [r0]
 8003b72:	4658      	mov	r0, fp
 8003b74:	f7fc fb64 	bl	8000240 <strlen>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	9308      	str	r3, [sp, #32]
 8003b7c:	f8d8 3000 	ldr.w	r3, [r8]
 8003b80:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003b84:	6822      	ldr	r2, [r4, #0]
 8003b86:	3307      	adds	r3, #7
 8003b88:	f023 0307 	bic.w	r3, r3, #7
 8003b8c:	f103 0108 	add.w	r1, r3, #8
 8003b90:	f8c8 1000 	str.w	r1, [r8]
 8003b94:	4682      	mov	sl, r0
 8003b96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b9a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8003b9e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8003e00 <_printf_float+0x2a8>
 8003ba2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8003ba6:	eeb0 6bc0 	vabs.f64	d6, d0
 8003baa:	eeb4 6b47 	vcmp.f64	d6, d7
 8003bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb2:	dd24      	ble.n	8003bfe <_printf_float+0xa6>
 8003bb4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bbc:	d502      	bpl.n	8003bc4 <_printf_float+0x6c>
 8003bbe:	232d      	movs	r3, #45	; 0x2d
 8003bc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bc4:	4b90      	ldr	r3, [pc, #576]	; (8003e08 <_printf_float+0x2b0>)
 8003bc6:	4891      	ldr	r0, [pc, #580]	; (8003e0c <_printf_float+0x2b4>)
 8003bc8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003bcc:	bf94      	ite	ls
 8003bce:	4698      	movls	r8, r3
 8003bd0:	4680      	movhi	r8, r0
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	6123      	str	r3, [r4, #16]
 8003bd6:	f022 0204 	bic.w	r2, r2, #4
 8003bda:	2300      	movs	r3, #0
 8003bdc:	6022      	str	r2, [r4, #0]
 8003bde:	9304      	str	r3, [sp, #16]
 8003be0:	9700      	str	r7, [sp, #0]
 8003be2:	4633      	mov	r3, r6
 8003be4:	aa09      	add	r2, sp, #36	; 0x24
 8003be6:	4621      	mov	r1, r4
 8003be8:	4628      	mov	r0, r5
 8003bea:	f000 f9d3 	bl	8003f94 <_printf_common>
 8003bee:	3001      	adds	r0, #1
 8003bf0:	f040 808a 	bne.w	8003d08 <_printf_float+0x1b0>
 8003bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf8:	b00b      	add	sp, #44	; 0x2c
 8003bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bfe:	eeb4 0b40 	vcmp.f64	d0, d0
 8003c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c06:	d709      	bvc.n	8003c1c <_printf_float+0xc4>
 8003c08:	ee10 3a90 	vmov	r3, s1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bfbc      	itt	lt
 8003c10:	232d      	movlt	r3, #45	; 0x2d
 8003c12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c16:	487e      	ldr	r0, [pc, #504]	; (8003e10 <_printf_float+0x2b8>)
 8003c18:	4b7e      	ldr	r3, [pc, #504]	; (8003e14 <_printf_float+0x2bc>)
 8003c1a:	e7d5      	b.n	8003bc8 <_printf_float+0x70>
 8003c1c:	6863      	ldr	r3, [r4, #4]
 8003c1e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003c22:	9104      	str	r1, [sp, #16]
 8003c24:	1c59      	adds	r1, r3, #1
 8003c26:	d13c      	bne.n	8003ca2 <_printf_float+0x14a>
 8003c28:	2306      	movs	r3, #6
 8003c2a:	6063      	str	r3, [r4, #4]
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	9303      	str	r3, [sp, #12]
 8003c30:	ab08      	add	r3, sp, #32
 8003c32:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8003c36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c3a:	ab07      	add	r3, sp, #28
 8003c3c:	6861      	ldr	r1, [r4, #4]
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	6022      	str	r2, [r4, #0]
 8003c42:	f10d 031b 	add.w	r3, sp, #27
 8003c46:	4628      	mov	r0, r5
 8003c48:	f7ff fef4 	bl	8003a34 <__cvt>
 8003c4c:	9b04      	ldr	r3, [sp, #16]
 8003c4e:	9907      	ldr	r1, [sp, #28]
 8003c50:	2b47      	cmp	r3, #71	; 0x47
 8003c52:	4680      	mov	r8, r0
 8003c54:	d108      	bne.n	8003c68 <_printf_float+0x110>
 8003c56:	1cc8      	adds	r0, r1, #3
 8003c58:	db02      	blt.n	8003c60 <_printf_float+0x108>
 8003c5a:	6863      	ldr	r3, [r4, #4]
 8003c5c:	4299      	cmp	r1, r3
 8003c5e:	dd41      	ble.n	8003ce4 <_printf_float+0x18c>
 8003c60:	f1a9 0902 	sub.w	r9, r9, #2
 8003c64:	fa5f f989 	uxtb.w	r9, r9
 8003c68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c6c:	d820      	bhi.n	8003cb0 <_printf_float+0x158>
 8003c6e:	3901      	subs	r1, #1
 8003c70:	464a      	mov	r2, r9
 8003c72:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c76:	9107      	str	r1, [sp, #28]
 8003c78:	f7ff ff2e 	bl	8003ad8 <__exponent>
 8003c7c:	9a08      	ldr	r2, [sp, #32]
 8003c7e:	9004      	str	r0, [sp, #16]
 8003c80:	1813      	adds	r3, r2, r0
 8003c82:	2a01      	cmp	r2, #1
 8003c84:	6123      	str	r3, [r4, #16]
 8003c86:	dc02      	bgt.n	8003c8e <_printf_float+0x136>
 8003c88:	6822      	ldr	r2, [r4, #0]
 8003c8a:	07d2      	lsls	r2, r2, #31
 8003c8c:	d501      	bpl.n	8003c92 <_printf_float+0x13a>
 8003c8e:	3301      	adds	r3, #1
 8003c90:	6123      	str	r3, [r4, #16]
 8003c92:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0a2      	beq.n	8003be0 <_printf_float+0x88>
 8003c9a:	232d      	movs	r3, #45	; 0x2d
 8003c9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ca0:	e79e      	b.n	8003be0 <_printf_float+0x88>
 8003ca2:	9904      	ldr	r1, [sp, #16]
 8003ca4:	2947      	cmp	r1, #71	; 0x47
 8003ca6:	d1c1      	bne.n	8003c2c <_printf_float+0xd4>
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1bf      	bne.n	8003c2c <_printf_float+0xd4>
 8003cac:	2301      	movs	r3, #1
 8003cae:	e7bc      	b.n	8003c2a <_printf_float+0xd2>
 8003cb0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003cb4:	d118      	bne.n	8003ce8 <_printf_float+0x190>
 8003cb6:	2900      	cmp	r1, #0
 8003cb8:	6863      	ldr	r3, [r4, #4]
 8003cba:	dd0b      	ble.n	8003cd4 <_printf_float+0x17c>
 8003cbc:	6121      	str	r1, [r4, #16]
 8003cbe:	b913      	cbnz	r3, 8003cc6 <_printf_float+0x16e>
 8003cc0:	6822      	ldr	r2, [r4, #0]
 8003cc2:	07d0      	lsls	r0, r2, #31
 8003cc4:	d502      	bpl.n	8003ccc <_printf_float+0x174>
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	440b      	add	r3, r1
 8003cca:	6123      	str	r3, [r4, #16]
 8003ccc:	2300      	movs	r3, #0
 8003cce:	65a1      	str	r1, [r4, #88]	; 0x58
 8003cd0:	9304      	str	r3, [sp, #16]
 8003cd2:	e7de      	b.n	8003c92 <_printf_float+0x13a>
 8003cd4:	b913      	cbnz	r3, 8003cdc <_printf_float+0x184>
 8003cd6:	6822      	ldr	r2, [r4, #0]
 8003cd8:	07d2      	lsls	r2, r2, #31
 8003cda:	d501      	bpl.n	8003ce0 <_printf_float+0x188>
 8003cdc:	3302      	adds	r3, #2
 8003cde:	e7f4      	b.n	8003cca <_printf_float+0x172>
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e7f2      	b.n	8003cca <_printf_float+0x172>
 8003ce4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003ce8:	9b08      	ldr	r3, [sp, #32]
 8003cea:	4299      	cmp	r1, r3
 8003cec:	db05      	blt.n	8003cfa <_printf_float+0x1a2>
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	6121      	str	r1, [r4, #16]
 8003cf2:	07d8      	lsls	r0, r3, #31
 8003cf4:	d5ea      	bpl.n	8003ccc <_printf_float+0x174>
 8003cf6:	1c4b      	adds	r3, r1, #1
 8003cf8:	e7e7      	b.n	8003cca <_printf_float+0x172>
 8003cfa:	2900      	cmp	r1, #0
 8003cfc:	bfd4      	ite	le
 8003cfe:	f1c1 0202 	rsble	r2, r1, #2
 8003d02:	2201      	movgt	r2, #1
 8003d04:	4413      	add	r3, r2
 8003d06:	e7e0      	b.n	8003cca <_printf_float+0x172>
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	055a      	lsls	r2, r3, #21
 8003d0c:	d407      	bmi.n	8003d1e <_printf_float+0x1c6>
 8003d0e:	6923      	ldr	r3, [r4, #16]
 8003d10:	4642      	mov	r2, r8
 8003d12:	4631      	mov	r1, r6
 8003d14:	4628      	mov	r0, r5
 8003d16:	47b8      	blx	r7
 8003d18:	3001      	adds	r0, #1
 8003d1a:	d12a      	bne.n	8003d72 <_printf_float+0x21a>
 8003d1c:	e76a      	b.n	8003bf4 <_printf_float+0x9c>
 8003d1e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003d22:	f240 80e2 	bls.w	8003eea <_printf_float+0x392>
 8003d26:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8003d2a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d32:	d133      	bne.n	8003d9c <_printf_float+0x244>
 8003d34:	4a38      	ldr	r2, [pc, #224]	; (8003e18 <_printf_float+0x2c0>)
 8003d36:	2301      	movs	r3, #1
 8003d38:	4631      	mov	r1, r6
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	47b8      	blx	r7
 8003d3e:	3001      	adds	r0, #1
 8003d40:	f43f af58 	beq.w	8003bf4 <_printf_float+0x9c>
 8003d44:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	db02      	blt.n	8003d52 <_printf_float+0x1fa>
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	07d8      	lsls	r0, r3, #31
 8003d50:	d50f      	bpl.n	8003d72 <_printf_float+0x21a>
 8003d52:	4653      	mov	r3, sl
 8003d54:	465a      	mov	r2, fp
 8003d56:	4631      	mov	r1, r6
 8003d58:	4628      	mov	r0, r5
 8003d5a:	47b8      	blx	r7
 8003d5c:	3001      	adds	r0, #1
 8003d5e:	f43f af49 	beq.w	8003bf4 <_printf_float+0x9c>
 8003d62:	f04f 0800 	mov.w	r8, #0
 8003d66:	f104 091a 	add.w	r9, r4, #26
 8003d6a:	9b08      	ldr	r3, [sp, #32]
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	4543      	cmp	r3, r8
 8003d70:	dc09      	bgt.n	8003d86 <_printf_float+0x22e>
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	079b      	lsls	r3, r3, #30
 8003d76:	f100 8108 	bmi.w	8003f8a <_printf_float+0x432>
 8003d7a:	68e0      	ldr	r0, [r4, #12]
 8003d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d7e:	4298      	cmp	r0, r3
 8003d80:	bfb8      	it	lt
 8003d82:	4618      	movlt	r0, r3
 8003d84:	e738      	b.n	8003bf8 <_printf_float+0xa0>
 8003d86:	2301      	movs	r3, #1
 8003d88:	464a      	mov	r2, r9
 8003d8a:	4631      	mov	r1, r6
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	47b8      	blx	r7
 8003d90:	3001      	adds	r0, #1
 8003d92:	f43f af2f 	beq.w	8003bf4 <_printf_float+0x9c>
 8003d96:	f108 0801 	add.w	r8, r8, #1
 8003d9a:	e7e6      	b.n	8003d6a <_printf_float+0x212>
 8003d9c:	9b07      	ldr	r3, [sp, #28]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	dc3c      	bgt.n	8003e1c <_printf_float+0x2c4>
 8003da2:	4a1d      	ldr	r2, [pc, #116]	; (8003e18 <_printf_float+0x2c0>)
 8003da4:	2301      	movs	r3, #1
 8003da6:	4631      	mov	r1, r6
 8003da8:	4628      	mov	r0, r5
 8003daa:	47b8      	blx	r7
 8003dac:	3001      	adds	r0, #1
 8003dae:	f43f af21 	beq.w	8003bf4 <_printf_float+0x9c>
 8003db2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	d102      	bne.n	8003dc0 <_printf_float+0x268>
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	07d9      	lsls	r1, r3, #31
 8003dbe:	d5d8      	bpl.n	8003d72 <_printf_float+0x21a>
 8003dc0:	4653      	mov	r3, sl
 8003dc2:	465a      	mov	r2, fp
 8003dc4:	4631      	mov	r1, r6
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	47b8      	blx	r7
 8003dca:	3001      	adds	r0, #1
 8003dcc:	f43f af12 	beq.w	8003bf4 <_printf_float+0x9c>
 8003dd0:	f04f 0900 	mov.w	r9, #0
 8003dd4:	f104 0a1a 	add.w	sl, r4, #26
 8003dd8:	9b07      	ldr	r3, [sp, #28]
 8003dda:	425b      	negs	r3, r3
 8003ddc:	454b      	cmp	r3, r9
 8003dde:	dc01      	bgt.n	8003de4 <_printf_float+0x28c>
 8003de0:	9b08      	ldr	r3, [sp, #32]
 8003de2:	e795      	b.n	8003d10 <_printf_float+0x1b8>
 8003de4:	2301      	movs	r3, #1
 8003de6:	4652      	mov	r2, sl
 8003de8:	4631      	mov	r1, r6
 8003dea:	4628      	mov	r0, r5
 8003dec:	47b8      	blx	r7
 8003dee:	3001      	adds	r0, #1
 8003df0:	f43f af00 	beq.w	8003bf4 <_printf_float+0x9c>
 8003df4:	f109 0901 	add.w	r9, r9, #1
 8003df8:	e7ee      	b.n	8003dd8 <_printf_float+0x280>
 8003dfa:	bf00      	nop
 8003dfc:	f3af 8000 	nop.w
 8003e00:	ffffffff 	.word	0xffffffff
 8003e04:	7fefffff 	.word	0x7fefffff
 8003e08:	08006704 	.word	0x08006704
 8003e0c:	08006708 	.word	0x08006708
 8003e10:	08006710 	.word	0x08006710
 8003e14:	0800670c 	.word	0x0800670c
 8003e18:	08006714 	.word	0x08006714
 8003e1c:	9a08      	ldr	r2, [sp, #32]
 8003e1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e20:	429a      	cmp	r2, r3
 8003e22:	bfa8      	it	ge
 8003e24:	461a      	movge	r2, r3
 8003e26:	2a00      	cmp	r2, #0
 8003e28:	4691      	mov	r9, r2
 8003e2a:	dc38      	bgt.n	8003e9e <_printf_float+0x346>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	9305      	str	r3, [sp, #20]
 8003e30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e34:	f104 021a 	add.w	r2, r4, #26
 8003e38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e3a:	9905      	ldr	r1, [sp, #20]
 8003e3c:	9304      	str	r3, [sp, #16]
 8003e3e:	eba3 0309 	sub.w	r3, r3, r9
 8003e42:	428b      	cmp	r3, r1
 8003e44:	dc33      	bgt.n	8003eae <_printf_float+0x356>
 8003e46:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	db3c      	blt.n	8003ec8 <_printf_float+0x370>
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	07da      	lsls	r2, r3, #31
 8003e52:	d439      	bmi.n	8003ec8 <_printf_float+0x370>
 8003e54:	9b08      	ldr	r3, [sp, #32]
 8003e56:	9a04      	ldr	r2, [sp, #16]
 8003e58:	9907      	ldr	r1, [sp, #28]
 8003e5a:	1a9a      	subs	r2, r3, r2
 8003e5c:	eba3 0901 	sub.w	r9, r3, r1
 8003e60:	4591      	cmp	r9, r2
 8003e62:	bfa8      	it	ge
 8003e64:	4691      	movge	r9, r2
 8003e66:	f1b9 0f00 	cmp.w	r9, #0
 8003e6a:	dc35      	bgt.n	8003ed8 <_printf_float+0x380>
 8003e6c:	f04f 0800 	mov.w	r8, #0
 8003e70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e74:	f104 0a1a 	add.w	sl, r4, #26
 8003e78:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	eba3 0309 	sub.w	r3, r3, r9
 8003e82:	4543      	cmp	r3, r8
 8003e84:	f77f af75 	ble.w	8003d72 <_printf_float+0x21a>
 8003e88:	2301      	movs	r3, #1
 8003e8a:	4652      	mov	r2, sl
 8003e8c:	4631      	mov	r1, r6
 8003e8e:	4628      	mov	r0, r5
 8003e90:	47b8      	blx	r7
 8003e92:	3001      	adds	r0, #1
 8003e94:	f43f aeae 	beq.w	8003bf4 <_printf_float+0x9c>
 8003e98:	f108 0801 	add.w	r8, r8, #1
 8003e9c:	e7ec      	b.n	8003e78 <_printf_float+0x320>
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	4631      	mov	r1, r6
 8003ea2:	4642      	mov	r2, r8
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	47b8      	blx	r7
 8003ea8:	3001      	adds	r0, #1
 8003eaa:	d1bf      	bne.n	8003e2c <_printf_float+0x2d4>
 8003eac:	e6a2      	b.n	8003bf4 <_printf_float+0x9c>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	9204      	str	r2, [sp, #16]
 8003eb6:	47b8      	blx	r7
 8003eb8:	3001      	adds	r0, #1
 8003eba:	f43f ae9b 	beq.w	8003bf4 <_printf_float+0x9c>
 8003ebe:	9b05      	ldr	r3, [sp, #20]
 8003ec0:	9a04      	ldr	r2, [sp, #16]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	9305      	str	r3, [sp, #20]
 8003ec6:	e7b7      	b.n	8003e38 <_printf_float+0x2e0>
 8003ec8:	4653      	mov	r3, sl
 8003eca:	465a      	mov	r2, fp
 8003ecc:	4631      	mov	r1, r6
 8003ece:	4628      	mov	r0, r5
 8003ed0:	47b8      	blx	r7
 8003ed2:	3001      	adds	r0, #1
 8003ed4:	d1be      	bne.n	8003e54 <_printf_float+0x2fc>
 8003ed6:	e68d      	b.n	8003bf4 <_printf_float+0x9c>
 8003ed8:	9a04      	ldr	r2, [sp, #16]
 8003eda:	464b      	mov	r3, r9
 8003edc:	4442      	add	r2, r8
 8003ede:	4631      	mov	r1, r6
 8003ee0:	4628      	mov	r0, r5
 8003ee2:	47b8      	blx	r7
 8003ee4:	3001      	adds	r0, #1
 8003ee6:	d1c1      	bne.n	8003e6c <_printf_float+0x314>
 8003ee8:	e684      	b.n	8003bf4 <_printf_float+0x9c>
 8003eea:	9a08      	ldr	r2, [sp, #32]
 8003eec:	2a01      	cmp	r2, #1
 8003eee:	dc01      	bgt.n	8003ef4 <_printf_float+0x39c>
 8003ef0:	07db      	lsls	r3, r3, #31
 8003ef2:	d537      	bpl.n	8003f64 <_printf_float+0x40c>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	4642      	mov	r2, r8
 8003ef8:	4631      	mov	r1, r6
 8003efa:	4628      	mov	r0, r5
 8003efc:	47b8      	blx	r7
 8003efe:	3001      	adds	r0, #1
 8003f00:	f43f ae78 	beq.w	8003bf4 <_printf_float+0x9c>
 8003f04:	4653      	mov	r3, sl
 8003f06:	465a      	mov	r2, fp
 8003f08:	4631      	mov	r1, r6
 8003f0a:	4628      	mov	r0, r5
 8003f0c:	47b8      	blx	r7
 8003f0e:	3001      	adds	r0, #1
 8003f10:	f43f ae70 	beq.w	8003bf4 <_printf_float+0x9c>
 8003f14:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8003f18:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f20:	d01b      	beq.n	8003f5a <_printf_float+0x402>
 8003f22:	9b08      	ldr	r3, [sp, #32]
 8003f24:	f108 0201 	add.w	r2, r8, #1
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	4631      	mov	r1, r6
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	47b8      	blx	r7
 8003f30:	3001      	adds	r0, #1
 8003f32:	d10e      	bne.n	8003f52 <_printf_float+0x3fa>
 8003f34:	e65e      	b.n	8003bf4 <_printf_float+0x9c>
 8003f36:	2301      	movs	r3, #1
 8003f38:	464a      	mov	r2, r9
 8003f3a:	4631      	mov	r1, r6
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	47b8      	blx	r7
 8003f40:	3001      	adds	r0, #1
 8003f42:	f43f ae57 	beq.w	8003bf4 <_printf_float+0x9c>
 8003f46:	f108 0801 	add.w	r8, r8, #1
 8003f4a:	9b08      	ldr	r3, [sp, #32]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	4543      	cmp	r3, r8
 8003f50:	dcf1      	bgt.n	8003f36 <_printf_float+0x3de>
 8003f52:	9b04      	ldr	r3, [sp, #16]
 8003f54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f58:	e6db      	b.n	8003d12 <_printf_float+0x1ba>
 8003f5a:	f04f 0800 	mov.w	r8, #0
 8003f5e:	f104 091a 	add.w	r9, r4, #26
 8003f62:	e7f2      	b.n	8003f4a <_printf_float+0x3f2>
 8003f64:	2301      	movs	r3, #1
 8003f66:	4642      	mov	r2, r8
 8003f68:	e7df      	b.n	8003f2a <_printf_float+0x3d2>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	464a      	mov	r2, r9
 8003f6e:	4631      	mov	r1, r6
 8003f70:	4628      	mov	r0, r5
 8003f72:	47b8      	blx	r7
 8003f74:	3001      	adds	r0, #1
 8003f76:	f43f ae3d 	beq.w	8003bf4 <_printf_float+0x9c>
 8003f7a:	f108 0801 	add.w	r8, r8, #1
 8003f7e:	68e3      	ldr	r3, [r4, #12]
 8003f80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003f82:	1a5b      	subs	r3, r3, r1
 8003f84:	4543      	cmp	r3, r8
 8003f86:	dcf0      	bgt.n	8003f6a <_printf_float+0x412>
 8003f88:	e6f7      	b.n	8003d7a <_printf_float+0x222>
 8003f8a:	f04f 0800 	mov.w	r8, #0
 8003f8e:	f104 0919 	add.w	r9, r4, #25
 8003f92:	e7f4      	b.n	8003f7e <_printf_float+0x426>

08003f94 <_printf_common>:
 8003f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f98:	4616      	mov	r6, r2
 8003f9a:	4699      	mov	r9, r3
 8003f9c:	688a      	ldr	r2, [r1, #8]
 8003f9e:	690b      	ldr	r3, [r1, #16]
 8003fa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	bfb8      	it	lt
 8003fa8:	4613      	movlt	r3, r2
 8003faa:	6033      	str	r3, [r6, #0]
 8003fac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fb0:	4607      	mov	r7, r0
 8003fb2:	460c      	mov	r4, r1
 8003fb4:	b10a      	cbz	r2, 8003fba <_printf_common+0x26>
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	6033      	str	r3, [r6, #0]
 8003fba:	6823      	ldr	r3, [r4, #0]
 8003fbc:	0699      	lsls	r1, r3, #26
 8003fbe:	bf42      	ittt	mi
 8003fc0:	6833      	ldrmi	r3, [r6, #0]
 8003fc2:	3302      	addmi	r3, #2
 8003fc4:	6033      	strmi	r3, [r6, #0]
 8003fc6:	6825      	ldr	r5, [r4, #0]
 8003fc8:	f015 0506 	ands.w	r5, r5, #6
 8003fcc:	d106      	bne.n	8003fdc <_printf_common+0x48>
 8003fce:	f104 0a19 	add.w	sl, r4, #25
 8003fd2:	68e3      	ldr	r3, [r4, #12]
 8003fd4:	6832      	ldr	r2, [r6, #0]
 8003fd6:	1a9b      	subs	r3, r3, r2
 8003fd8:	42ab      	cmp	r3, r5
 8003fda:	dc26      	bgt.n	800402a <_printf_common+0x96>
 8003fdc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fe0:	1e13      	subs	r3, r2, #0
 8003fe2:	6822      	ldr	r2, [r4, #0]
 8003fe4:	bf18      	it	ne
 8003fe6:	2301      	movne	r3, #1
 8003fe8:	0692      	lsls	r2, r2, #26
 8003fea:	d42b      	bmi.n	8004044 <_printf_common+0xb0>
 8003fec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ff0:	4649      	mov	r1, r9
 8003ff2:	4638      	mov	r0, r7
 8003ff4:	47c0      	blx	r8
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d01e      	beq.n	8004038 <_printf_common+0xa4>
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	68e5      	ldr	r5, [r4, #12]
 8003ffe:	6832      	ldr	r2, [r6, #0]
 8004000:	f003 0306 	and.w	r3, r3, #6
 8004004:	2b04      	cmp	r3, #4
 8004006:	bf08      	it	eq
 8004008:	1aad      	subeq	r5, r5, r2
 800400a:	68a3      	ldr	r3, [r4, #8]
 800400c:	6922      	ldr	r2, [r4, #16]
 800400e:	bf0c      	ite	eq
 8004010:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004014:	2500      	movne	r5, #0
 8004016:	4293      	cmp	r3, r2
 8004018:	bfc4      	itt	gt
 800401a:	1a9b      	subgt	r3, r3, r2
 800401c:	18ed      	addgt	r5, r5, r3
 800401e:	2600      	movs	r6, #0
 8004020:	341a      	adds	r4, #26
 8004022:	42b5      	cmp	r5, r6
 8004024:	d11a      	bne.n	800405c <_printf_common+0xc8>
 8004026:	2000      	movs	r0, #0
 8004028:	e008      	b.n	800403c <_printf_common+0xa8>
 800402a:	2301      	movs	r3, #1
 800402c:	4652      	mov	r2, sl
 800402e:	4649      	mov	r1, r9
 8004030:	4638      	mov	r0, r7
 8004032:	47c0      	blx	r8
 8004034:	3001      	adds	r0, #1
 8004036:	d103      	bne.n	8004040 <_printf_common+0xac>
 8004038:	f04f 30ff 	mov.w	r0, #4294967295
 800403c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004040:	3501      	adds	r5, #1
 8004042:	e7c6      	b.n	8003fd2 <_printf_common+0x3e>
 8004044:	18e1      	adds	r1, r4, r3
 8004046:	1c5a      	adds	r2, r3, #1
 8004048:	2030      	movs	r0, #48	; 0x30
 800404a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800404e:	4422      	add	r2, r4
 8004050:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004054:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004058:	3302      	adds	r3, #2
 800405a:	e7c7      	b.n	8003fec <_printf_common+0x58>
 800405c:	2301      	movs	r3, #1
 800405e:	4622      	mov	r2, r4
 8004060:	4649      	mov	r1, r9
 8004062:	4638      	mov	r0, r7
 8004064:	47c0      	blx	r8
 8004066:	3001      	adds	r0, #1
 8004068:	d0e6      	beq.n	8004038 <_printf_common+0xa4>
 800406a:	3601      	adds	r6, #1
 800406c:	e7d9      	b.n	8004022 <_printf_common+0x8e>
	...

08004070 <_printf_i>:
 8004070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004074:	7e0f      	ldrb	r7, [r1, #24]
 8004076:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004078:	2f78      	cmp	r7, #120	; 0x78
 800407a:	4691      	mov	r9, r2
 800407c:	4680      	mov	r8, r0
 800407e:	460c      	mov	r4, r1
 8004080:	469a      	mov	sl, r3
 8004082:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004086:	d807      	bhi.n	8004098 <_printf_i+0x28>
 8004088:	2f62      	cmp	r7, #98	; 0x62
 800408a:	d80a      	bhi.n	80040a2 <_printf_i+0x32>
 800408c:	2f00      	cmp	r7, #0
 800408e:	f000 80d8 	beq.w	8004242 <_printf_i+0x1d2>
 8004092:	2f58      	cmp	r7, #88	; 0x58
 8004094:	f000 80a3 	beq.w	80041de <_printf_i+0x16e>
 8004098:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800409c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040a0:	e03a      	b.n	8004118 <_printf_i+0xa8>
 80040a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040a6:	2b15      	cmp	r3, #21
 80040a8:	d8f6      	bhi.n	8004098 <_printf_i+0x28>
 80040aa:	a101      	add	r1, pc, #4	; (adr r1, 80040b0 <_printf_i+0x40>)
 80040ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040b0:	08004109 	.word	0x08004109
 80040b4:	0800411d 	.word	0x0800411d
 80040b8:	08004099 	.word	0x08004099
 80040bc:	08004099 	.word	0x08004099
 80040c0:	08004099 	.word	0x08004099
 80040c4:	08004099 	.word	0x08004099
 80040c8:	0800411d 	.word	0x0800411d
 80040cc:	08004099 	.word	0x08004099
 80040d0:	08004099 	.word	0x08004099
 80040d4:	08004099 	.word	0x08004099
 80040d8:	08004099 	.word	0x08004099
 80040dc:	08004229 	.word	0x08004229
 80040e0:	0800414d 	.word	0x0800414d
 80040e4:	0800420b 	.word	0x0800420b
 80040e8:	08004099 	.word	0x08004099
 80040ec:	08004099 	.word	0x08004099
 80040f0:	0800424b 	.word	0x0800424b
 80040f4:	08004099 	.word	0x08004099
 80040f8:	0800414d 	.word	0x0800414d
 80040fc:	08004099 	.word	0x08004099
 8004100:	08004099 	.word	0x08004099
 8004104:	08004213 	.word	0x08004213
 8004108:	682b      	ldr	r3, [r5, #0]
 800410a:	1d1a      	adds	r2, r3, #4
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	602a      	str	r2, [r5, #0]
 8004110:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004114:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004118:	2301      	movs	r3, #1
 800411a:	e0a3      	b.n	8004264 <_printf_i+0x1f4>
 800411c:	6820      	ldr	r0, [r4, #0]
 800411e:	6829      	ldr	r1, [r5, #0]
 8004120:	0606      	lsls	r6, r0, #24
 8004122:	f101 0304 	add.w	r3, r1, #4
 8004126:	d50a      	bpl.n	800413e <_printf_i+0xce>
 8004128:	680e      	ldr	r6, [r1, #0]
 800412a:	602b      	str	r3, [r5, #0]
 800412c:	2e00      	cmp	r6, #0
 800412e:	da03      	bge.n	8004138 <_printf_i+0xc8>
 8004130:	232d      	movs	r3, #45	; 0x2d
 8004132:	4276      	negs	r6, r6
 8004134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004138:	485e      	ldr	r0, [pc, #376]	; (80042b4 <_printf_i+0x244>)
 800413a:	230a      	movs	r3, #10
 800413c:	e019      	b.n	8004172 <_printf_i+0x102>
 800413e:	680e      	ldr	r6, [r1, #0]
 8004140:	602b      	str	r3, [r5, #0]
 8004142:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004146:	bf18      	it	ne
 8004148:	b236      	sxthne	r6, r6
 800414a:	e7ef      	b.n	800412c <_printf_i+0xbc>
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	6820      	ldr	r0, [r4, #0]
 8004150:	1d19      	adds	r1, r3, #4
 8004152:	6029      	str	r1, [r5, #0]
 8004154:	0601      	lsls	r1, r0, #24
 8004156:	d501      	bpl.n	800415c <_printf_i+0xec>
 8004158:	681e      	ldr	r6, [r3, #0]
 800415a:	e002      	b.n	8004162 <_printf_i+0xf2>
 800415c:	0646      	lsls	r6, r0, #25
 800415e:	d5fb      	bpl.n	8004158 <_printf_i+0xe8>
 8004160:	881e      	ldrh	r6, [r3, #0]
 8004162:	4854      	ldr	r0, [pc, #336]	; (80042b4 <_printf_i+0x244>)
 8004164:	2f6f      	cmp	r7, #111	; 0x6f
 8004166:	bf0c      	ite	eq
 8004168:	2308      	moveq	r3, #8
 800416a:	230a      	movne	r3, #10
 800416c:	2100      	movs	r1, #0
 800416e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004172:	6865      	ldr	r5, [r4, #4]
 8004174:	60a5      	str	r5, [r4, #8]
 8004176:	2d00      	cmp	r5, #0
 8004178:	bfa2      	ittt	ge
 800417a:	6821      	ldrge	r1, [r4, #0]
 800417c:	f021 0104 	bicge.w	r1, r1, #4
 8004180:	6021      	strge	r1, [r4, #0]
 8004182:	b90e      	cbnz	r6, 8004188 <_printf_i+0x118>
 8004184:	2d00      	cmp	r5, #0
 8004186:	d04d      	beq.n	8004224 <_printf_i+0x1b4>
 8004188:	4615      	mov	r5, r2
 800418a:	fbb6 f1f3 	udiv	r1, r6, r3
 800418e:	fb03 6711 	mls	r7, r3, r1, r6
 8004192:	5dc7      	ldrb	r7, [r0, r7]
 8004194:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004198:	4637      	mov	r7, r6
 800419a:	42bb      	cmp	r3, r7
 800419c:	460e      	mov	r6, r1
 800419e:	d9f4      	bls.n	800418a <_printf_i+0x11a>
 80041a0:	2b08      	cmp	r3, #8
 80041a2:	d10b      	bne.n	80041bc <_printf_i+0x14c>
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	07de      	lsls	r6, r3, #31
 80041a8:	d508      	bpl.n	80041bc <_printf_i+0x14c>
 80041aa:	6923      	ldr	r3, [r4, #16]
 80041ac:	6861      	ldr	r1, [r4, #4]
 80041ae:	4299      	cmp	r1, r3
 80041b0:	bfde      	ittt	le
 80041b2:	2330      	movle	r3, #48	; 0x30
 80041b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041bc:	1b52      	subs	r2, r2, r5
 80041be:	6122      	str	r2, [r4, #16]
 80041c0:	f8cd a000 	str.w	sl, [sp]
 80041c4:	464b      	mov	r3, r9
 80041c6:	aa03      	add	r2, sp, #12
 80041c8:	4621      	mov	r1, r4
 80041ca:	4640      	mov	r0, r8
 80041cc:	f7ff fee2 	bl	8003f94 <_printf_common>
 80041d0:	3001      	adds	r0, #1
 80041d2:	d14c      	bne.n	800426e <_printf_i+0x1fe>
 80041d4:	f04f 30ff 	mov.w	r0, #4294967295
 80041d8:	b004      	add	sp, #16
 80041da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041de:	4835      	ldr	r0, [pc, #212]	; (80042b4 <_printf_i+0x244>)
 80041e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041e4:	6829      	ldr	r1, [r5, #0]
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80041ec:	6029      	str	r1, [r5, #0]
 80041ee:	061d      	lsls	r5, r3, #24
 80041f0:	d514      	bpl.n	800421c <_printf_i+0x1ac>
 80041f2:	07df      	lsls	r7, r3, #31
 80041f4:	bf44      	itt	mi
 80041f6:	f043 0320 	orrmi.w	r3, r3, #32
 80041fa:	6023      	strmi	r3, [r4, #0]
 80041fc:	b91e      	cbnz	r6, 8004206 <_printf_i+0x196>
 80041fe:	6823      	ldr	r3, [r4, #0]
 8004200:	f023 0320 	bic.w	r3, r3, #32
 8004204:	6023      	str	r3, [r4, #0]
 8004206:	2310      	movs	r3, #16
 8004208:	e7b0      	b.n	800416c <_printf_i+0xfc>
 800420a:	6823      	ldr	r3, [r4, #0]
 800420c:	f043 0320 	orr.w	r3, r3, #32
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	2378      	movs	r3, #120	; 0x78
 8004214:	4828      	ldr	r0, [pc, #160]	; (80042b8 <_printf_i+0x248>)
 8004216:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800421a:	e7e3      	b.n	80041e4 <_printf_i+0x174>
 800421c:	0659      	lsls	r1, r3, #25
 800421e:	bf48      	it	mi
 8004220:	b2b6      	uxthmi	r6, r6
 8004222:	e7e6      	b.n	80041f2 <_printf_i+0x182>
 8004224:	4615      	mov	r5, r2
 8004226:	e7bb      	b.n	80041a0 <_printf_i+0x130>
 8004228:	682b      	ldr	r3, [r5, #0]
 800422a:	6826      	ldr	r6, [r4, #0]
 800422c:	6961      	ldr	r1, [r4, #20]
 800422e:	1d18      	adds	r0, r3, #4
 8004230:	6028      	str	r0, [r5, #0]
 8004232:	0635      	lsls	r5, r6, #24
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	d501      	bpl.n	800423c <_printf_i+0x1cc>
 8004238:	6019      	str	r1, [r3, #0]
 800423a:	e002      	b.n	8004242 <_printf_i+0x1d2>
 800423c:	0670      	lsls	r0, r6, #25
 800423e:	d5fb      	bpl.n	8004238 <_printf_i+0x1c8>
 8004240:	8019      	strh	r1, [r3, #0]
 8004242:	2300      	movs	r3, #0
 8004244:	6123      	str	r3, [r4, #16]
 8004246:	4615      	mov	r5, r2
 8004248:	e7ba      	b.n	80041c0 <_printf_i+0x150>
 800424a:	682b      	ldr	r3, [r5, #0]
 800424c:	1d1a      	adds	r2, r3, #4
 800424e:	602a      	str	r2, [r5, #0]
 8004250:	681d      	ldr	r5, [r3, #0]
 8004252:	6862      	ldr	r2, [r4, #4]
 8004254:	2100      	movs	r1, #0
 8004256:	4628      	mov	r0, r5
 8004258:	f7fb fffa 	bl	8000250 <memchr>
 800425c:	b108      	cbz	r0, 8004262 <_printf_i+0x1f2>
 800425e:	1b40      	subs	r0, r0, r5
 8004260:	6060      	str	r0, [r4, #4]
 8004262:	6863      	ldr	r3, [r4, #4]
 8004264:	6123      	str	r3, [r4, #16]
 8004266:	2300      	movs	r3, #0
 8004268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800426c:	e7a8      	b.n	80041c0 <_printf_i+0x150>
 800426e:	6923      	ldr	r3, [r4, #16]
 8004270:	462a      	mov	r2, r5
 8004272:	4649      	mov	r1, r9
 8004274:	4640      	mov	r0, r8
 8004276:	47d0      	blx	sl
 8004278:	3001      	adds	r0, #1
 800427a:	d0ab      	beq.n	80041d4 <_printf_i+0x164>
 800427c:	6823      	ldr	r3, [r4, #0]
 800427e:	079b      	lsls	r3, r3, #30
 8004280:	d413      	bmi.n	80042aa <_printf_i+0x23a>
 8004282:	68e0      	ldr	r0, [r4, #12]
 8004284:	9b03      	ldr	r3, [sp, #12]
 8004286:	4298      	cmp	r0, r3
 8004288:	bfb8      	it	lt
 800428a:	4618      	movlt	r0, r3
 800428c:	e7a4      	b.n	80041d8 <_printf_i+0x168>
 800428e:	2301      	movs	r3, #1
 8004290:	4632      	mov	r2, r6
 8004292:	4649      	mov	r1, r9
 8004294:	4640      	mov	r0, r8
 8004296:	47d0      	blx	sl
 8004298:	3001      	adds	r0, #1
 800429a:	d09b      	beq.n	80041d4 <_printf_i+0x164>
 800429c:	3501      	adds	r5, #1
 800429e:	68e3      	ldr	r3, [r4, #12]
 80042a0:	9903      	ldr	r1, [sp, #12]
 80042a2:	1a5b      	subs	r3, r3, r1
 80042a4:	42ab      	cmp	r3, r5
 80042a6:	dcf2      	bgt.n	800428e <_printf_i+0x21e>
 80042a8:	e7eb      	b.n	8004282 <_printf_i+0x212>
 80042aa:	2500      	movs	r5, #0
 80042ac:	f104 0619 	add.w	r6, r4, #25
 80042b0:	e7f5      	b.n	800429e <_printf_i+0x22e>
 80042b2:	bf00      	nop
 80042b4:	08006716 	.word	0x08006716
 80042b8:	08006727 	.word	0x08006727

080042bc <siprintf>:
 80042bc:	b40e      	push	{r1, r2, r3}
 80042be:	b500      	push	{lr}
 80042c0:	b09c      	sub	sp, #112	; 0x70
 80042c2:	ab1d      	add	r3, sp, #116	; 0x74
 80042c4:	9002      	str	r0, [sp, #8]
 80042c6:	9006      	str	r0, [sp, #24]
 80042c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042cc:	4809      	ldr	r0, [pc, #36]	; (80042f4 <siprintf+0x38>)
 80042ce:	9107      	str	r1, [sp, #28]
 80042d0:	9104      	str	r1, [sp, #16]
 80042d2:	4909      	ldr	r1, [pc, #36]	; (80042f8 <siprintf+0x3c>)
 80042d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80042d8:	9105      	str	r1, [sp, #20]
 80042da:	6800      	ldr	r0, [r0, #0]
 80042dc:	9301      	str	r3, [sp, #4]
 80042de:	a902      	add	r1, sp, #8
 80042e0:	f001 faf8 	bl	80058d4 <_svfiprintf_r>
 80042e4:	9b02      	ldr	r3, [sp, #8]
 80042e6:	2200      	movs	r2, #0
 80042e8:	701a      	strb	r2, [r3, #0]
 80042ea:	b01c      	add	sp, #112	; 0x70
 80042ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80042f0:	b003      	add	sp, #12
 80042f2:	4770      	bx	lr
 80042f4:	20000020 	.word	0x20000020
 80042f8:	ffff0208 	.word	0xffff0208

080042fc <quorem>:
 80042fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004300:	6903      	ldr	r3, [r0, #16]
 8004302:	690c      	ldr	r4, [r1, #16]
 8004304:	42a3      	cmp	r3, r4
 8004306:	4607      	mov	r7, r0
 8004308:	f2c0 8081 	blt.w	800440e <quorem+0x112>
 800430c:	3c01      	subs	r4, #1
 800430e:	f101 0814 	add.w	r8, r1, #20
 8004312:	f100 0514 	add.w	r5, r0, #20
 8004316:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004320:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004324:	3301      	adds	r3, #1
 8004326:	429a      	cmp	r2, r3
 8004328:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800432c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004330:	fbb2 f6f3 	udiv	r6, r2, r3
 8004334:	d331      	bcc.n	800439a <quorem+0x9e>
 8004336:	f04f 0e00 	mov.w	lr, #0
 800433a:	4640      	mov	r0, r8
 800433c:	46ac      	mov	ip, r5
 800433e:	46f2      	mov	sl, lr
 8004340:	f850 2b04 	ldr.w	r2, [r0], #4
 8004344:	b293      	uxth	r3, r2
 8004346:	fb06 e303 	mla	r3, r6, r3, lr
 800434a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800434e:	b29b      	uxth	r3, r3
 8004350:	ebaa 0303 	sub.w	r3, sl, r3
 8004354:	f8dc a000 	ldr.w	sl, [ip]
 8004358:	0c12      	lsrs	r2, r2, #16
 800435a:	fa13 f38a 	uxtah	r3, r3, sl
 800435e:	fb06 e202 	mla	r2, r6, r2, lr
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	9b00      	ldr	r3, [sp, #0]
 8004366:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800436a:	b292      	uxth	r2, r2
 800436c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004370:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004374:	f8bd 3000 	ldrh.w	r3, [sp]
 8004378:	4581      	cmp	r9, r0
 800437a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800437e:	f84c 3b04 	str.w	r3, [ip], #4
 8004382:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004386:	d2db      	bcs.n	8004340 <quorem+0x44>
 8004388:	f855 300b 	ldr.w	r3, [r5, fp]
 800438c:	b92b      	cbnz	r3, 800439a <quorem+0x9e>
 800438e:	9b01      	ldr	r3, [sp, #4]
 8004390:	3b04      	subs	r3, #4
 8004392:	429d      	cmp	r5, r3
 8004394:	461a      	mov	r2, r3
 8004396:	d32e      	bcc.n	80043f6 <quorem+0xfa>
 8004398:	613c      	str	r4, [r7, #16]
 800439a:	4638      	mov	r0, r7
 800439c:	f001 f846 	bl	800542c <__mcmp>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	db24      	blt.n	80043ee <quorem+0xf2>
 80043a4:	3601      	adds	r6, #1
 80043a6:	4628      	mov	r0, r5
 80043a8:	f04f 0c00 	mov.w	ip, #0
 80043ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80043b0:	f8d0 e000 	ldr.w	lr, [r0]
 80043b4:	b293      	uxth	r3, r2
 80043b6:	ebac 0303 	sub.w	r3, ip, r3
 80043ba:	0c12      	lsrs	r2, r2, #16
 80043bc:	fa13 f38e 	uxtah	r3, r3, lr
 80043c0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80043c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043ce:	45c1      	cmp	r9, r8
 80043d0:	f840 3b04 	str.w	r3, [r0], #4
 80043d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80043d8:	d2e8      	bcs.n	80043ac <quorem+0xb0>
 80043da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80043de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80043e2:	b922      	cbnz	r2, 80043ee <quorem+0xf2>
 80043e4:	3b04      	subs	r3, #4
 80043e6:	429d      	cmp	r5, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	d30a      	bcc.n	8004402 <quorem+0x106>
 80043ec:	613c      	str	r4, [r7, #16]
 80043ee:	4630      	mov	r0, r6
 80043f0:	b003      	add	sp, #12
 80043f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	3b04      	subs	r3, #4
 80043fa:	2a00      	cmp	r2, #0
 80043fc:	d1cc      	bne.n	8004398 <quorem+0x9c>
 80043fe:	3c01      	subs	r4, #1
 8004400:	e7c7      	b.n	8004392 <quorem+0x96>
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	3b04      	subs	r3, #4
 8004406:	2a00      	cmp	r2, #0
 8004408:	d1f0      	bne.n	80043ec <quorem+0xf0>
 800440a:	3c01      	subs	r4, #1
 800440c:	e7eb      	b.n	80043e6 <quorem+0xea>
 800440e:	2000      	movs	r0, #0
 8004410:	e7ee      	b.n	80043f0 <quorem+0xf4>
 8004412:	0000      	movs	r0, r0
 8004414:	0000      	movs	r0, r0
	...

08004418 <_dtoa_r>:
 8004418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441c:	ed2d 8b02 	vpush	{d8}
 8004420:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004422:	b091      	sub	sp, #68	; 0x44
 8004424:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004428:	ec59 8b10 	vmov	r8, r9, d0
 800442c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800442e:	9106      	str	r1, [sp, #24]
 8004430:	4606      	mov	r6, r0
 8004432:	9208      	str	r2, [sp, #32]
 8004434:	930c      	str	r3, [sp, #48]	; 0x30
 8004436:	b975      	cbnz	r5, 8004456 <_dtoa_r+0x3e>
 8004438:	2010      	movs	r0, #16
 800443a:	f000 fd5f 	bl	8004efc <malloc>
 800443e:	4602      	mov	r2, r0
 8004440:	6270      	str	r0, [r6, #36]	; 0x24
 8004442:	b920      	cbnz	r0, 800444e <_dtoa_r+0x36>
 8004444:	4baa      	ldr	r3, [pc, #680]	; (80046f0 <_dtoa_r+0x2d8>)
 8004446:	21ea      	movs	r1, #234	; 0xea
 8004448:	48aa      	ldr	r0, [pc, #680]	; (80046f4 <_dtoa_r+0x2dc>)
 800444a:	f001 fb53 	bl	8005af4 <__assert_func>
 800444e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004452:	6005      	str	r5, [r0, #0]
 8004454:	60c5      	str	r5, [r0, #12]
 8004456:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004458:	6819      	ldr	r1, [r3, #0]
 800445a:	b151      	cbz	r1, 8004472 <_dtoa_r+0x5a>
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	604a      	str	r2, [r1, #4]
 8004460:	2301      	movs	r3, #1
 8004462:	4093      	lsls	r3, r2
 8004464:	608b      	str	r3, [r1, #8]
 8004466:	4630      	mov	r0, r6
 8004468:	f000 fd9e 	bl	8004fa8 <_Bfree>
 800446c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800446e:	2200      	movs	r2, #0
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	f1b9 0300 	subs.w	r3, r9, #0
 8004476:	bfbb      	ittet	lt
 8004478:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800447c:	9303      	strlt	r3, [sp, #12]
 800447e:	2300      	movge	r3, #0
 8004480:	2201      	movlt	r2, #1
 8004482:	bfac      	ite	ge
 8004484:	6023      	strge	r3, [r4, #0]
 8004486:	6022      	strlt	r2, [r4, #0]
 8004488:	4b9b      	ldr	r3, [pc, #620]	; (80046f8 <_dtoa_r+0x2e0>)
 800448a:	9c03      	ldr	r4, [sp, #12]
 800448c:	43a3      	bics	r3, r4
 800448e:	d11c      	bne.n	80044ca <_dtoa_r+0xb2>
 8004490:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004492:	f242 730f 	movw	r3, #9999	; 0x270f
 8004496:	6013      	str	r3, [r2, #0]
 8004498:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800449c:	ea53 0308 	orrs.w	r3, r3, r8
 80044a0:	f000 84fd 	beq.w	8004e9e <_dtoa_r+0xa86>
 80044a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044a6:	b963      	cbnz	r3, 80044c2 <_dtoa_r+0xaa>
 80044a8:	4b94      	ldr	r3, [pc, #592]	; (80046fc <_dtoa_r+0x2e4>)
 80044aa:	e01f      	b.n	80044ec <_dtoa_r+0xd4>
 80044ac:	4b94      	ldr	r3, [pc, #592]	; (8004700 <_dtoa_r+0x2e8>)
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	3308      	adds	r3, #8
 80044b2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	9801      	ldr	r0, [sp, #4]
 80044b8:	b011      	add	sp, #68	; 0x44
 80044ba:	ecbd 8b02 	vpop	{d8}
 80044be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c2:	4b8e      	ldr	r3, [pc, #568]	; (80046fc <_dtoa_r+0x2e4>)
 80044c4:	9301      	str	r3, [sp, #4]
 80044c6:	3303      	adds	r3, #3
 80044c8:	e7f3      	b.n	80044b2 <_dtoa_r+0x9a>
 80044ca:	ed9d 8b02 	vldr	d8, [sp, #8]
 80044ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80044d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d6:	d10b      	bne.n	80044f0 <_dtoa_r+0xd8>
 80044d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80044da:	2301      	movs	r3, #1
 80044dc:	6013      	str	r3, [r2, #0]
 80044de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 84d9 	beq.w	8004e98 <_dtoa_r+0xa80>
 80044e6:	4887      	ldr	r0, [pc, #540]	; (8004704 <_dtoa_r+0x2ec>)
 80044e8:	6018      	str	r0, [r3, #0]
 80044ea:	1e43      	subs	r3, r0, #1
 80044ec:	9301      	str	r3, [sp, #4]
 80044ee:	e7e2      	b.n	80044b6 <_dtoa_r+0x9e>
 80044f0:	a90f      	add	r1, sp, #60	; 0x3c
 80044f2:	aa0e      	add	r2, sp, #56	; 0x38
 80044f4:	4630      	mov	r0, r6
 80044f6:	eeb0 0b48 	vmov.f64	d0, d8
 80044fa:	f001 f83d 	bl	8005578 <__d2b>
 80044fe:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8004502:	4605      	mov	r5, r0
 8004504:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004506:	2900      	cmp	r1, #0
 8004508:	d046      	beq.n	8004598 <_dtoa_r+0x180>
 800450a:	ee18 4a90 	vmov	r4, s17
 800450e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004512:	ec53 2b18 	vmov	r2, r3, d8
 8004516:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800451a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800451e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004522:	2400      	movs	r4, #0
 8004524:	ec43 2b16 	vmov	d6, r2, r3
 8004528:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800452c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80046d8 <_dtoa_r+0x2c0>
 8004530:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004534:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80046e0 <_dtoa_r+0x2c8>
 8004538:	eea7 6b05 	vfma.f64	d6, d7, d5
 800453c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80046e8 <_dtoa_r+0x2d0>
 8004540:	ee07 1a90 	vmov	s15, r1
 8004544:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8004548:	eeb0 7b46 	vmov.f64	d7, d6
 800454c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8004550:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8004554:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800455c:	ee16 ba90 	vmov	fp, s13
 8004560:	940a      	str	r4, [sp, #40]	; 0x28
 8004562:	d508      	bpl.n	8004576 <_dtoa_r+0x15e>
 8004564:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004568:	eeb4 6b47 	vcmp.f64	d6, d7
 800456c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004570:	bf18      	it	ne
 8004572:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8004576:	f1bb 0f16 	cmp.w	fp, #22
 800457a:	d82f      	bhi.n	80045dc <_dtoa_r+0x1c4>
 800457c:	4b62      	ldr	r3, [pc, #392]	; (8004708 <_dtoa_r+0x2f0>)
 800457e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004582:	ed93 7b00 	vldr	d7, [r3]
 8004586:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800458a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458e:	d501      	bpl.n	8004594 <_dtoa_r+0x17c>
 8004590:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004594:	2300      	movs	r3, #0
 8004596:	e022      	b.n	80045de <_dtoa_r+0x1c6>
 8004598:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800459a:	4401      	add	r1, r0
 800459c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	bfc1      	itttt	gt
 80045a4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80045a8:	fa04 f303 	lslgt.w	r3, r4, r3
 80045ac:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80045b0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80045b4:	bfd6      	itet	le
 80045b6:	f1c3 0320 	rsble	r3, r3, #32
 80045ba:	ea43 0808 	orrgt.w	r8, r3, r8
 80045be:	fa08 f803 	lslle.w	r8, r8, r3
 80045c2:	ee07 8a90 	vmov	s15, r8
 80045c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80045ca:	3901      	subs	r1, #1
 80045cc:	ee17 4a90 	vmov	r4, s15
 80045d0:	ec53 2b17 	vmov	r2, r3, d7
 80045d4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80045d8:	2401      	movs	r4, #1
 80045da:	e7a3      	b.n	8004524 <_dtoa_r+0x10c>
 80045dc:	2301      	movs	r3, #1
 80045de:	930b      	str	r3, [sp, #44]	; 0x2c
 80045e0:	1a43      	subs	r3, r0, r1
 80045e2:	1e5a      	subs	r2, r3, #1
 80045e4:	bf45      	ittet	mi
 80045e6:	f1c3 0301 	rsbmi	r3, r3, #1
 80045ea:	9304      	strmi	r3, [sp, #16]
 80045ec:	2300      	movpl	r3, #0
 80045ee:	2300      	movmi	r3, #0
 80045f0:	9205      	str	r2, [sp, #20]
 80045f2:	bf54      	ite	pl
 80045f4:	9304      	strpl	r3, [sp, #16]
 80045f6:	9305      	strmi	r3, [sp, #20]
 80045f8:	f1bb 0f00 	cmp.w	fp, #0
 80045fc:	db18      	blt.n	8004630 <_dtoa_r+0x218>
 80045fe:	9b05      	ldr	r3, [sp, #20]
 8004600:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8004604:	445b      	add	r3, fp
 8004606:	9305      	str	r3, [sp, #20]
 8004608:	2300      	movs	r3, #0
 800460a:	9a06      	ldr	r2, [sp, #24]
 800460c:	2a09      	cmp	r2, #9
 800460e:	d849      	bhi.n	80046a4 <_dtoa_r+0x28c>
 8004610:	2a05      	cmp	r2, #5
 8004612:	bfc4      	itt	gt
 8004614:	3a04      	subgt	r2, #4
 8004616:	9206      	strgt	r2, [sp, #24]
 8004618:	9a06      	ldr	r2, [sp, #24]
 800461a:	f1a2 0202 	sub.w	r2, r2, #2
 800461e:	bfcc      	ite	gt
 8004620:	2400      	movgt	r4, #0
 8004622:	2401      	movle	r4, #1
 8004624:	2a03      	cmp	r2, #3
 8004626:	d848      	bhi.n	80046ba <_dtoa_r+0x2a2>
 8004628:	e8df f002 	tbb	[pc, r2]
 800462c:	3a2c2e0b 	.word	0x3a2c2e0b
 8004630:	9b04      	ldr	r3, [sp, #16]
 8004632:	2200      	movs	r2, #0
 8004634:	eba3 030b 	sub.w	r3, r3, fp
 8004638:	9304      	str	r3, [sp, #16]
 800463a:	9209      	str	r2, [sp, #36]	; 0x24
 800463c:	f1cb 0300 	rsb	r3, fp, #0
 8004640:	e7e3      	b.n	800460a <_dtoa_r+0x1f2>
 8004642:	2200      	movs	r2, #0
 8004644:	9207      	str	r2, [sp, #28]
 8004646:	9a08      	ldr	r2, [sp, #32]
 8004648:	2a00      	cmp	r2, #0
 800464a:	dc39      	bgt.n	80046c0 <_dtoa_r+0x2a8>
 800464c:	f04f 0a01 	mov.w	sl, #1
 8004650:	46d1      	mov	r9, sl
 8004652:	4652      	mov	r2, sl
 8004654:	f8cd a020 	str.w	sl, [sp, #32]
 8004658:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800465a:	2100      	movs	r1, #0
 800465c:	6079      	str	r1, [r7, #4]
 800465e:	2004      	movs	r0, #4
 8004660:	f100 0c14 	add.w	ip, r0, #20
 8004664:	4594      	cmp	ip, r2
 8004666:	6879      	ldr	r1, [r7, #4]
 8004668:	d92f      	bls.n	80046ca <_dtoa_r+0x2b2>
 800466a:	4630      	mov	r0, r6
 800466c:	930d      	str	r3, [sp, #52]	; 0x34
 800466e:	f000 fc5b 	bl	8004f28 <_Balloc>
 8004672:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004674:	9001      	str	r0, [sp, #4]
 8004676:	4602      	mov	r2, r0
 8004678:	2800      	cmp	r0, #0
 800467a:	d149      	bne.n	8004710 <_dtoa_r+0x2f8>
 800467c:	4b23      	ldr	r3, [pc, #140]	; (800470c <_dtoa_r+0x2f4>)
 800467e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004682:	e6e1      	b.n	8004448 <_dtoa_r+0x30>
 8004684:	2201      	movs	r2, #1
 8004686:	e7dd      	b.n	8004644 <_dtoa_r+0x22c>
 8004688:	2200      	movs	r2, #0
 800468a:	9207      	str	r2, [sp, #28]
 800468c:	9a08      	ldr	r2, [sp, #32]
 800468e:	eb0b 0a02 	add.w	sl, fp, r2
 8004692:	f10a 0901 	add.w	r9, sl, #1
 8004696:	464a      	mov	r2, r9
 8004698:	2a01      	cmp	r2, #1
 800469a:	bfb8      	it	lt
 800469c:	2201      	movlt	r2, #1
 800469e:	e7db      	b.n	8004658 <_dtoa_r+0x240>
 80046a0:	2201      	movs	r2, #1
 80046a2:	e7f2      	b.n	800468a <_dtoa_r+0x272>
 80046a4:	2401      	movs	r4, #1
 80046a6:	2200      	movs	r2, #0
 80046a8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80046ac:	f04f 3aff 	mov.w	sl, #4294967295
 80046b0:	2100      	movs	r1, #0
 80046b2:	46d1      	mov	r9, sl
 80046b4:	2212      	movs	r2, #18
 80046b6:	9108      	str	r1, [sp, #32]
 80046b8:	e7ce      	b.n	8004658 <_dtoa_r+0x240>
 80046ba:	2201      	movs	r2, #1
 80046bc:	9207      	str	r2, [sp, #28]
 80046be:	e7f5      	b.n	80046ac <_dtoa_r+0x294>
 80046c0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80046c4:	46d1      	mov	r9, sl
 80046c6:	4652      	mov	r2, sl
 80046c8:	e7c6      	b.n	8004658 <_dtoa_r+0x240>
 80046ca:	3101      	adds	r1, #1
 80046cc:	6079      	str	r1, [r7, #4]
 80046ce:	0040      	lsls	r0, r0, #1
 80046d0:	e7c6      	b.n	8004660 <_dtoa_r+0x248>
 80046d2:	bf00      	nop
 80046d4:	f3af 8000 	nop.w
 80046d8:	636f4361 	.word	0x636f4361
 80046dc:	3fd287a7 	.word	0x3fd287a7
 80046e0:	8b60c8b3 	.word	0x8b60c8b3
 80046e4:	3fc68a28 	.word	0x3fc68a28
 80046e8:	509f79fb 	.word	0x509f79fb
 80046ec:	3fd34413 	.word	0x3fd34413
 80046f0:	08006745 	.word	0x08006745
 80046f4:	0800675c 	.word	0x0800675c
 80046f8:	7ff00000 	.word	0x7ff00000
 80046fc:	08006741 	.word	0x08006741
 8004700:	08006738 	.word	0x08006738
 8004704:	08006715 	.word	0x08006715
 8004708:	08006850 	.word	0x08006850
 800470c:	080067b7 	.word	0x080067b7
 8004710:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8004712:	9901      	ldr	r1, [sp, #4]
 8004714:	6011      	str	r1, [r2, #0]
 8004716:	f1b9 0f0e 	cmp.w	r9, #14
 800471a:	d86c      	bhi.n	80047f6 <_dtoa_r+0x3de>
 800471c:	2c00      	cmp	r4, #0
 800471e:	d06a      	beq.n	80047f6 <_dtoa_r+0x3de>
 8004720:	f1bb 0f00 	cmp.w	fp, #0
 8004724:	f340 80a0 	ble.w	8004868 <_dtoa_r+0x450>
 8004728:	49c1      	ldr	r1, [pc, #772]	; (8004a30 <_dtoa_r+0x618>)
 800472a:	f00b 020f 	and.w	r2, fp, #15
 800472e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8004732:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004736:	ed92 7b00 	vldr	d7, [r2]
 800473a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800473e:	f000 8087 	beq.w	8004850 <_dtoa_r+0x438>
 8004742:	4abc      	ldr	r2, [pc, #752]	; (8004a34 <_dtoa_r+0x61c>)
 8004744:	ed92 6b08 	vldr	d6, [r2, #32]
 8004748:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800474c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004750:	f001 010f 	and.w	r1, r1, #15
 8004754:	2203      	movs	r2, #3
 8004756:	48b7      	ldr	r0, [pc, #732]	; (8004a34 <_dtoa_r+0x61c>)
 8004758:	2900      	cmp	r1, #0
 800475a:	d17b      	bne.n	8004854 <_dtoa_r+0x43c>
 800475c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004760:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004764:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004768:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800476a:	2900      	cmp	r1, #0
 800476c:	f000 80a2 	beq.w	80048b4 <_dtoa_r+0x49c>
 8004770:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004774:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004778:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800477c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004780:	f140 8098 	bpl.w	80048b4 <_dtoa_r+0x49c>
 8004784:	f1b9 0f00 	cmp.w	r9, #0
 8004788:	f000 8094 	beq.w	80048b4 <_dtoa_r+0x49c>
 800478c:	f1ba 0f00 	cmp.w	sl, #0
 8004790:	dd2f      	ble.n	80047f2 <_dtoa_r+0x3da>
 8004792:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8004796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800479a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800479e:	f10b 37ff 	add.w	r7, fp, #4294967295
 80047a2:	3201      	adds	r2, #1
 80047a4:	4650      	mov	r0, sl
 80047a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80047aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80047ae:	ee07 2a90 	vmov	s15, r2
 80047b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80047b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80047ba:	ee15 4a90 	vmov	r4, s11
 80047be:	ec52 1b15 	vmov	r1, r2, d5
 80047c2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80047c6:	2800      	cmp	r0, #0
 80047c8:	d177      	bne.n	80048ba <_dtoa_r+0x4a2>
 80047ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80047ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 80047d2:	ec42 1b17 	vmov	d7, r1, r2
 80047d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80047da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047de:	f300 8263 	bgt.w	8004ca8 <_dtoa_r+0x890>
 80047e2:	eeb1 7b47 	vneg.f64	d7, d7
 80047e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80047ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ee:	f100 8258 	bmi.w	8004ca2 <_dtoa_r+0x88a>
 80047f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80047f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80047f8:	2a00      	cmp	r2, #0
 80047fa:	f2c0 811d 	blt.w	8004a38 <_dtoa_r+0x620>
 80047fe:	f1bb 0f0e 	cmp.w	fp, #14
 8004802:	f300 8119 	bgt.w	8004a38 <_dtoa_r+0x620>
 8004806:	4b8a      	ldr	r3, [pc, #552]	; (8004a30 <_dtoa_r+0x618>)
 8004808:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800480c:	ed93 6b00 	vldr	d6, [r3]
 8004810:	9b08      	ldr	r3, [sp, #32]
 8004812:	2b00      	cmp	r3, #0
 8004814:	f280 80b7 	bge.w	8004986 <_dtoa_r+0x56e>
 8004818:	f1b9 0f00 	cmp.w	r9, #0
 800481c:	f300 80b3 	bgt.w	8004986 <_dtoa_r+0x56e>
 8004820:	f040 823f 	bne.w	8004ca2 <_dtoa_r+0x88a>
 8004824:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004828:	ee26 6b07 	vmul.f64	d6, d6, d7
 800482c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004830:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004838:	464c      	mov	r4, r9
 800483a:	464f      	mov	r7, r9
 800483c:	f280 8215 	bge.w	8004c6a <_dtoa_r+0x852>
 8004840:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004844:	2331      	movs	r3, #49	; 0x31
 8004846:	f808 3b01 	strb.w	r3, [r8], #1
 800484a:	f10b 0b01 	add.w	fp, fp, #1
 800484e:	e211      	b.n	8004c74 <_dtoa_r+0x85c>
 8004850:	2202      	movs	r2, #2
 8004852:	e780      	b.n	8004756 <_dtoa_r+0x33e>
 8004854:	07cc      	lsls	r4, r1, #31
 8004856:	d504      	bpl.n	8004862 <_dtoa_r+0x44a>
 8004858:	ed90 6b00 	vldr	d6, [r0]
 800485c:	3201      	adds	r2, #1
 800485e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004862:	1049      	asrs	r1, r1, #1
 8004864:	3008      	adds	r0, #8
 8004866:	e777      	b.n	8004758 <_dtoa_r+0x340>
 8004868:	d022      	beq.n	80048b0 <_dtoa_r+0x498>
 800486a:	f1cb 0100 	rsb	r1, fp, #0
 800486e:	4a70      	ldr	r2, [pc, #448]	; (8004a30 <_dtoa_r+0x618>)
 8004870:	f001 000f 	and.w	r0, r1, #15
 8004874:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8004878:	ed92 7b00 	vldr	d7, [r2]
 800487c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8004880:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004884:	486b      	ldr	r0, [pc, #428]	; (8004a34 <_dtoa_r+0x61c>)
 8004886:	1109      	asrs	r1, r1, #4
 8004888:	2400      	movs	r4, #0
 800488a:	2202      	movs	r2, #2
 800488c:	b929      	cbnz	r1, 800489a <_dtoa_r+0x482>
 800488e:	2c00      	cmp	r4, #0
 8004890:	f43f af6a 	beq.w	8004768 <_dtoa_r+0x350>
 8004894:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004898:	e766      	b.n	8004768 <_dtoa_r+0x350>
 800489a:	07cf      	lsls	r7, r1, #31
 800489c:	d505      	bpl.n	80048aa <_dtoa_r+0x492>
 800489e:	ed90 6b00 	vldr	d6, [r0]
 80048a2:	3201      	adds	r2, #1
 80048a4:	2401      	movs	r4, #1
 80048a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80048aa:	1049      	asrs	r1, r1, #1
 80048ac:	3008      	adds	r0, #8
 80048ae:	e7ed      	b.n	800488c <_dtoa_r+0x474>
 80048b0:	2202      	movs	r2, #2
 80048b2:	e759      	b.n	8004768 <_dtoa_r+0x350>
 80048b4:	465f      	mov	r7, fp
 80048b6:	4648      	mov	r0, r9
 80048b8:	e775      	b.n	80047a6 <_dtoa_r+0x38e>
 80048ba:	ec42 1b17 	vmov	d7, r1, r2
 80048be:	4a5c      	ldr	r2, [pc, #368]	; (8004a30 <_dtoa_r+0x618>)
 80048c0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80048c4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80048c8:	9a01      	ldr	r2, [sp, #4]
 80048ca:	1814      	adds	r4, r2, r0
 80048cc:	9a07      	ldr	r2, [sp, #28]
 80048ce:	b352      	cbz	r2, 8004926 <_dtoa_r+0x50e>
 80048d0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80048d4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80048d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80048dc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80048e0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80048e4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80048e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80048ec:	ee14 2a90 	vmov	r2, s9
 80048f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80048f4:	3230      	adds	r2, #48	; 0x30
 80048f6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80048fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80048fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004902:	f808 2b01 	strb.w	r2, [r8], #1
 8004906:	d439      	bmi.n	800497c <_dtoa_r+0x564>
 8004908:	ee32 5b46 	vsub.f64	d5, d2, d6
 800490c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8004910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004914:	d472      	bmi.n	80049fc <_dtoa_r+0x5e4>
 8004916:	45a0      	cmp	r8, r4
 8004918:	f43f af6b 	beq.w	80047f2 <_dtoa_r+0x3da>
 800491c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8004920:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004924:	e7e0      	b.n	80048e8 <_dtoa_r+0x4d0>
 8004926:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800492a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800492e:	4621      	mov	r1, r4
 8004930:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8004934:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004938:	ee14 2a90 	vmov	r2, s9
 800493c:	3230      	adds	r2, #48	; 0x30
 800493e:	f808 2b01 	strb.w	r2, [r8], #1
 8004942:	45a0      	cmp	r8, r4
 8004944:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004948:	ee36 6b45 	vsub.f64	d6, d6, d5
 800494c:	d118      	bne.n	8004980 <_dtoa_r+0x568>
 800494e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8004952:	ee37 4b05 	vadd.f64	d4, d7, d5
 8004956:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800495a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495e:	dc4d      	bgt.n	80049fc <_dtoa_r+0x5e4>
 8004960:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004964:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496c:	f57f af41 	bpl.w	80047f2 <_dtoa_r+0x3da>
 8004970:	4688      	mov	r8, r1
 8004972:	3901      	subs	r1, #1
 8004974:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8004978:	2b30      	cmp	r3, #48	; 0x30
 800497a:	d0f9      	beq.n	8004970 <_dtoa_r+0x558>
 800497c:	46bb      	mov	fp, r7
 800497e:	e02a      	b.n	80049d6 <_dtoa_r+0x5be>
 8004980:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004984:	e7d6      	b.n	8004934 <_dtoa_r+0x51c>
 8004986:	ed9d 7b02 	vldr	d7, [sp, #8]
 800498a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800498e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004992:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8004996:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800499a:	ee15 3a10 	vmov	r3, s10
 800499e:	3330      	adds	r3, #48	; 0x30
 80049a0:	f808 3b01 	strb.w	r3, [r8], #1
 80049a4:	9b01      	ldr	r3, [sp, #4]
 80049a6:	eba8 0303 	sub.w	r3, r8, r3
 80049aa:	4599      	cmp	r9, r3
 80049ac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80049b0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80049b4:	d133      	bne.n	8004a1e <_dtoa_r+0x606>
 80049b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80049ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80049be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c2:	dc1a      	bgt.n	80049fa <_dtoa_r+0x5e2>
 80049c4:	eeb4 7b46 	vcmp.f64	d7, d6
 80049c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049cc:	d103      	bne.n	80049d6 <_dtoa_r+0x5be>
 80049ce:	ee15 3a10 	vmov	r3, s10
 80049d2:	07d9      	lsls	r1, r3, #31
 80049d4:	d411      	bmi.n	80049fa <_dtoa_r+0x5e2>
 80049d6:	4629      	mov	r1, r5
 80049d8:	4630      	mov	r0, r6
 80049da:	f000 fae5 	bl	8004fa8 <_Bfree>
 80049de:	2300      	movs	r3, #0
 80049e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80049e2:	f888 3000 	strb.w	r3, [r8]
 80049e6:	f10b 0301 	add.w	r3, fp, #1
 80049ea:	6013      	str	r3, [r2, #0]
 80049ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f43f ad61 	beq.w	80044b6 <_dtoa_r+0x9e>
 80049f4:	f8c3 8000 	str.w	r8, [r3]
 80049f8:	e55d      	b.n	80044b6 <_dtoa_r+0x9e>
 80049fa:	465f      	mov	r7, fp
 80049fc:	4643      	mov	r3, r8
 80049fe:	4698      	mov	r8, r3
 8004a00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a04:	2a39      	cmp	r2, #57	; 0x39
 8004a06:	d106      	bne.n	8004a16 <_dtoa_r+0x5fe>
 8004a08:	9a01      	ldr	r2, [sp, #4]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d1f7      	bne.n	80049fe <_dtoa_r+0x5e6>
 8004a0e:	9901      	ldr	r1, [sp, #4]
 8004a10:	2230      	movs	r2, #48	; 0x30
 8004a12:	3701      	adds	r7, #1
 8004a14:	700a      	strb	r2, [r1, #0]
 8004a16:	781a      	ldrb	r2, [r3, #0]
 8004a18:	3201      	adds	r2, #1
 8004a1a:	701a      	strb	r2, [r3, #0]
 8004a1c:	e7ae      	b.n	800497c <_dtoa_r+0x564>
 8004a1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004a22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2a:	d1b2      	bne.n	8004992 <_dtoa_r+0x57a>
 8004a2c:	e7d3      	b.n	80049d6 <_dtoa_r+0x5be>
 8004a2e:	bf00      	nop
 8004a30:	08006850 	.word	0x08006850
 8004a34:	08006828 	.word	0x08006828
 8004a38:	9907      	ldr	r1, [sp, #28]
 8004a3a:	2900      	cmp	r1, #0
 8004a3c:	f000 80d0 	beq.w	8004be0 <_dtoa_r+0x7c8>
 8004a40:	9906      	ldr	r1, [sp, #24]
 8004a42:	2901      	cmp	r1, #1
 8004a44:	f300 80b4 	bgt.w	8004bb0 <_dtoa_r+0x798>
 8004a48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004a4a:	2900      	cmp	r1, #0
 8004a4c:	f000 80ac 	beq.w	8004ba8 <_dtoa_r+0x790>
 8004a50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004a54:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004a58:	461c      	mov	r4, r3
 8004a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8004a5c:	9b04      	ldr	r3, [sp, #16]
 8004a5e:	4413      	add	r3, r2
 8004a60:	9304      	str	r3, [sp, #16]
 8004a62:	9b05      	ldr	r3, [sp, #20]
 8004a64:	2101      	movs	r1, #1
 8004a66:	4413      	add	r3, r2
 8004a68:	4630      	mov	r0, r6
 8004a6a:	9305      	str	r3, [sp, #20]
 8004a6c:	f000 fb54 	bl	8005118 <__i2b>
 8004a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a72:	4607      	mov	r7, r0
 8004a74:	f1b8 0f00 	cmp.w	r8, #0
 8004a78:	dd0d      	ble.n	8004a96 <_dtoa_r+0x67e>
 8004a7a:	9a05      	ldr	r2, [sp, #20]
 8004a7c:	2a00      	cmp	r2, #0
 8004a7e:	dd0a      	ble.n	8004a96 <_dtoa_r+0x67e>
 8004a80:	4542      	cmp	r2, r8
 8004a82:	9904      	ldr	r1, [sp, #16]
 8004a84:	bfa8      	it	ge
 8004a86:	4642      	movge	r2, r8
 8004a88:	1a89      	subs	r1, r1, r2
 8004a8a:	9104      	str	r1, [sp, #16]
 8004a8c:	9905      	ldr	r1, [sp, #20]
 8004a8e:	eba8 0802 	sub.w	r8, r8, r2
 8004a92:	1a8a      	subs	r2, r1, r2
 8004a94:	9205      	str	r2, [sp, #20]
 8004a96:	b303      	cbz	r3, 8004ada <_dtoa_r+0x6c2>
 8004a98:	9a07      	ldr	r2, [sp, #28]
 8004a9a:	2a00      	cmp	r2, #0
 8004a9c:	f000 80a5 	beq.w	8004bea <_dtoa_r+0x7d2>
 8004aa0:	2c00      	cmp	r4, #0
 8004aa2:	dd13      	ble.n	8004acc <_dtoa_r+0x6b4>
 8004aa4:	4639      	mov	r1, r7
 8004aa6:	4622      	mov	r2, r4
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	930d      	str	r3, [sp, #52]	; 0x34
 8004aac:	f000 fbf4 	bl	8005298 <__pow5mult>
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	4601      	mov	r1, r0
 8004ab4:	4607      	mov	r7, r0
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	f000 fb44 	bl	8005144 <__multiply>
 8004abc:	4629      	mov	r1, r5
 8004abe:	900a      	str	r0, [sp, #40]	; 0x28
 8004ac0:	4630      	mov	r0, r6
 8004ac2:	f000 fa71 	bl	8004fa8 <_Bfree>
 8004ac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ac8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004aca:	4615      	mov	r5, r2
 8004acc:	1b1a      	subs	r2, r3, r4
 8004ace:	d004      	beq.n	8004ada <_dtoa_r+0x6c2>
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	f000 fbe0 	bl	8005298 <__pow5mult>
 8004ad8:	4605      	mov	r5, r0
 8004ada:	2101      	movs	r1, #1
 8004adc:	4630      	mov	r0, r6
 8004ade:	f000 fb1b 	bl	8005118 <__i2b>
 8004ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	4604      	mov	r4, r0
 8004ae8:	f340 8081 	ble.w	8004bee <_dtoa_r+0x7d6>
 8004aec:	461a      	mov	r2, r3
 8004aee:	4601      	mov	r1, r0
 8004af0:	4630      	mov	r0, r6
 8004af2:	f000 fbd1 	bl	8005298 <__pow5mult>
 8004af6:	9b06      	ldr	r3, [sp, #24]
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	4604      	mov	r4, r0
 8004afc:	dd7a      	ble.n	8004bf4 <_dtoa_r+0x7dc>
 8004afe:	2300      	movs	r3, #0
 8004b00:	930a      	str	r3, [sp, #40]	; 0x28
 8004b02:	6922      	ldr	r2, [r4, #16]
 8004b04:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004b08:	6910      	ldr	r0, [r2, #16]
 8004b0a:	f000 fab5 	bl	8005078 <__hi0bits>
 8004b0e:	f1c0 0020 	rsb	r0, r0, #32
 8004b12:	9b05      	ldr	r3, [sp, #20]
 8004b14:	4418      	add	r0, r3
 8004b16:	f010 001f 	ands.w	r0, r0, #31
 8004b1a:	f000 808c 	beq.w	8004c36 <_dtoa_r+0x81e>
 8004b1e:	f1c0 0220 	rsb	r2, r0, #32
 8004b22:	2a04      	cmp	r2, #4
 8004b24:	f340 8085 	ble.w	8004c32 <_dtoa_r+0x81a>
 8004b28:	f1c0 001c 	rsb	r0, r0, #28
 8004b2c:	9b04      	ldr	r3, [sp, #16]
 8004b2e:	4403      	add	r3, r0
 8004b30:	9304      	str	r3, [sp, #16]
 8004b32:	9b05      	ldr	r3, [sp, #20]
 8004b34:	4403      	add	r3, r0
 8004b36:	4480      	add	r8, r0
 8004b38:	9305      	str	r3, [sp, #20]
 8004b3a:	9b04      	ldr	r3, [sp, #16]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	dd05      	ble.n	8004b4c <_dtoa_r+0x734>
 8004b40:	4629      	mov	r1, r5
 8004b42:	461a      	mov	r2, r3
 8004b44:	4630      	mov	r0, r6
 8004b46:	f000 fc01 	bl	800534c <__lshift>
 8004b4a:	4605      	mov	r5, r0
 8004b4c:	9b05      	ldr	r3, [sp, #20]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	dd05      	ble.n	8004b5e <_dtoa_r+0x746>
 8004b52:	4621      	mov	r1, r4
 8004b54:	461a      	mov	r2, r3
 8004b56:	4630      	mov	r0, r6
 8004b58:	f000 fbf8 	bl	800534c <__lshift>
 8004b5c:	4604      	mov	r4, r0
 8004b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d06a      	beq.n	8004c3a <_dtoa_r+0x822>
 8004b64:	4621      	mov	r1, r4
 8004b66:	4628      	mov	r0, r5
 8004b68:	f000 fc60 	bl	800542c <__mcmp>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	da64      	bge.n	8004c3a <_dtoa_r+0x822>
 8004b70:	2300      	movs	r3, #0
 8004b72:	4629      	mov	r1, r5
 8004b74:	220a      	movs	r2, #10
 8004b76:	4630      	mov	r0, r6
 8004b78:	f000 fa38 	bl	8004fec <__multadd>
 8004b7c:	9b07      	ldr	r3, [sp, #28]
 8004b7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b82:	4605      	mov	r5, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 8191 	beq.w	8004eac <_dtoa_r+0xa94>
 8004b8a:	4639      	mov	r1, r7
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	220a      	movs	r2, #10
 8004b90:	4630      	mov	r0, r6
 8004b92:	f000 fa2b 	bl	8004fec <__multadd>
 8004b96:	f1ba 0f00 	cmp.w	sl, #0
 8004b9a:	4607      	mov	r7, r0
 8004b9c:	f300 808d 	bgt.w	8004cba <_dtoa_r+0x8a2>
 8004ba0:	9b06      	ldr	r3, [sp, #24]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	dc50      	bgt.n	8004c48 <_dtoa_r+0x830>
 8004ba6:	e088      	b.n	8004cba <_dtoa_r+0x8a2>
 8004ba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004baa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004bae:	e751      	b.n	8004a54 <_dtoa_r+0x63c>
 8004bb0:	f109 34ff 	add.w	r4, r9, #4294967295
 8004bb4:	42a3      	cmp	r3, r4
 8004bb6:	bfbf      	itttt	lt
 8004bb8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8004bba:	1ae3      	sublt	r3, r4, r3
 8004bbc:	18d2      	addlt	r2, r2, r3
 8004bbe:	9209      	strlt	r2, [sp, #36]	; 0x24
 8004bc0:	bfb6      	itet	lt
 8004bc2:	4623      	movlt	r3, r4
 8004bc4:	1b1c      	subge	r4, r3, r4
 8004bc6:	2400      	movlt	r4, #0
 8004bc8:	f1b9 0f00 	cmp.w	r9, #0
 8004bcc:	bfb5      	itete	lt
 8004bce:	9a04      	ldrlt	r2, [sp, #16]
 8004bd0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8004bd4:	eba2 0809 	sublt.w	r8, r2, r9
 8004bd8:	464a      	movge	r2, r9
 8004bda:	bfb8      	it	lt
 8004bdc:	2200      	movlt	r2, #0
 8004bde:	e73c      	b.n	8004a5a <_dtoa_r+0x642>
 8004be0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004be4:	9f07      	ldr	r7, [sp, #28]
 8004be6:	461c      	mov	r4, r3
 8004be8:	e744      	b.n	8004a74 <_dtoa_r+0x65c>
 8004bea:	461a      	mov	r2, r3
 8004bec:	e770      	b.n	8004ad0 <_dtoa_r+0x6b8>
 8004bee:	9b06      	ldr	r3, [sp, #24]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	dc18      	bgt.n	8004c26 <_dtoa_r+0x80e>
 8004bf4:	9b02      	ldr	r3, [sp, #8]
 8004bf6:	b9b3      	cbnz	r3, 8004c26 <_dtoa_r+0x80e>
 8004bf8:	9b03      	ldr	r3, [sp, #12]
 8004bfa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8004bfe:	b9a2      	cbnz	r2, 8004c2a <_dtoa_r+0x812>
 8004c00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c04:	0d12      	lsrs	r2, r2, #20
 8004c06:	0512      	lsls	r2, r2, #20
 8004c08:	b18a      	cbz	r2, 8004c2e <_dtoa_r+0x816>
 8004c0a:	9b04      	ldr	r3, [sp, #16]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	9304      	str	r3, [sp, #16]
 8004c10:	9b05      	ldr	r3, [sp, #20]
 8004c12:	3301      	adds	r3, #1
 8004c14:	9305      	str	r3, [sp, #20]
 8004c16:	2301      	movs	r3, #1
 8004c18:	930a      	str	r3, [sp, #40]	; 0x28
 8004c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f47f af70 	bne.w	8004b02 <_dtoa_r+0x6ea>
 8004c22:	2001      	movs	r0, #1
 8004c24:	e775      	b.n	8004b12 <_dtoa_r+0x6fa>
 8004c26:	2300      	movs	r3, #0
 8004c28:	e7f6      	b.n	8004c18 <_dtoa_r+0x800>
 8004c2a:	9b02      	ldr	r3, [sp, #8]
 8004c2c:	e7f4      	b.n	8004c18 <_dtoa_r+0x800>
 8004c2e:	920a      	str	r2, [sp, #40]	; 0x28
 8004c30:	e7f3      	b.n	8004c1a <_dtoa_r+0x802>
 8004c32:	d082      	beq.n	8004b3a <_dtoa_r+0x722>
 8004c34:	4610      	mov	r0, r2
 8004c36:	301c      	adds	r0, #28
 8004c38:	e778      	b.n	8004b2c <_dtoa_r+0x714>
 8004c3a:	f1b9 0f00 	cmp.w	r9, #0
 8004c3e:	dc37      	bgt.n	8004cb0 <_dtoa_r+0x898>
 8004c40:	9b06      	ldr	r3, [sp, #24]
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	dd34      	ble.n	8004cb0 <_dtoa_r+0x898>
 8004c46:	46ca      	mov	sl, r9
 8004c48:	f1ba 0f00 	cmp.w	sl, #0
 8004c4c:	d10d      	bne.n	8004c6a <_dtoa_r+0x852>
 8004c4e:	4621      	mov	r1, r4
 8004c50:	4653      	mov	r3, sl
 8004c52:	2205      	movs	r2, #5
 8004c54:	4630      	mov	r0, r6
 8004c56:	f000 f9c9 	bl	8004fec <__multadd>
 8004c5a:	4601      	mov	r1, r0
 8004c5c:	4604      	mov	r4, r0
 8004c5e:	4628      	mov	r0, r5
 8004c60:	f000 fbe4 	bl	800542c <__mcmp>
 8004c64:	2800      	cmp	r0, #0
 8004c66:	f73f adeb 	bgt.w	8004840 <_dtoa_r+0x428>
 8004c6a:	9b08      	ldr	r3, [sp, #32]
 8004c6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004c70:	ea6f 0b03 	mvn.w	fp, r3
 8004c74:	f04f 0900 	mov.w	r9, #0
 8004c78:	4621      	mov	r1, r4
 8004c7a:	4630      	mov	r0, r6
 8004c7c:	f000 f994 	bl	8004fa8 <_Bfree>
 8004c80:	2f00      	cmp	r7, #0
 8004c82:	f43f aea8 	beq.w	80049d6 <_dtoa_r+0x5be>
 8004c86:	f1b9 0f00 	cmp.w	r9, #0
 8004c8a:	d005      	beq.n	8004c98 <_dtoa_r+0x880>
 8004c8c:	45b9      	cmp	r9, r7
 8004c8e:	d003      	beq.n	8004c98 <_dtoa_r+0x880>
 8004c90:	4649      	mov	r1, r9
 8004c92:	4630      	mov	r0, r6
 8004c94:	f000 f988 	bl	8004fa8 <_Bfree>
 8004c98:	4639      	mov	r1, r7
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	f000 f984 	bl	8004fa8 <_Bfree>
 8004ca0:	e699      	b.n	80049d6 <_dtoa_r+0x5be>
 8004ca2:	2400      	movs	r4, #0
 8004ca4:	4627      	mov	r7, r4
 8004ca6:	e7e0      	b.n	8004c6a <_dtoa_r+0x852>
 8004ca8:	46bb      	mov	fp, r7
 8004caa:	4604      	mov	r4, r0
 8004cac:	4607      	mov	r7, r0
 8004cae:	e5c7      	b.n	8004840 <_dtoa_r+0x428>
 8004cb0:	9b07      	ldr	r3, [sp, #28]
 8004cb2:	46ca      	mov	sl, r9
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 8100 	beq.w	8004eba <_dtoa_r+0xaa2>
 8004cba:	f1b8 0f00 	cmp.w	r8, #0
 8004cbe:	dd05      	ble.n	8004ccc <_dtoa_r+0x8b4>
 8004cc0:	4639      	mov	r1, r7
 8004cc2:	4642      	mov	r2, r8
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f000 fb41 	bl	800534c <__lshift>
 8004cca:	4607      	mov	r7, r0
 8004ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d05d      	beq.n	8004d8e <_dtoa_r+0x976>
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	f000 f927 	bl	8004f28 <_Balloc>
 8004cda:	4680      	mov	r8, r0
 8004cdc:	b928      	cbnz	r0, 8004cea <_dtoa_r+0x8d2>
 8004cde:	4b82      	ldr	r3, [pc, #520]	; (8004ee8 <_dtoa_r+0xad0>)
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004ce6:	f7ff bbaf 	b.w	8004448 <_dtoa_r+0x30>
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	3202      	adds	r2, #2
 8004cee:	0092      	lsls	r2, r2, #2
 8004cf0:	f107 010c 	add.w	r1, r7, #12
 8004cf4:	300c      	adds	r0, #12
 8004cf6:	f000 f909 	bl	8004f0c <memcpy>
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	4630      	mov	r0, r6
 8004d00:	f000 fb24 	bl	800534c <__lshift>
 8004d04:	9b01      	ldr	r3, [sp, #4]
 8004d06:	3301      	adds	r3, #1
 8004d08:	9304      	str	r3, [sp, #16]
 8004d0a:	9b01      	ldr	r3, [sp, #4]
 8004d0c:	4453      	add	r3, sl
 8004d0e:	9308      	str	r3, [sp, #32]
 8004d10:	9b02      	ldr	r3, [sp, #8]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	46b9      	mov	r9, r7
 8004d18:	9307      	str	r3, [sp, #28]
 8004d1a:	4607      	mov	r7, r0
 8004d1c:	9b04      	ldr	r3, [sp, #16]
 8004d1e:	4621      	mov	r1, r4
 8004d20:	3b01      	subs	r3, #1
 8004d22:	4628      	mov	r0, r5
 8004d24:	9302      	str	r3, [sp, #8]
 8004d26:	f7ff fae9 	bl	80042fc <quorem>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	3330      	adds	r3, #48	; 0x30
 8004d2e:	9005      	str	r0, [sp, #20]
 8004d30:	4649      	mov	r1, r9
 8004d32:	4628      	mov	r0, r5
 8004d34:	9309      	str	r3, [sp, #36]	; 0x24
 8004d36:	f000 fb79 	bl	800542c <__mcmp>
 8004d3a:	463a      	mov	r2, r7
 8004d3c:	4682      	mov	sl, r0
 8004d3e:	4621      	mov	r1, r4
 8004d40:	4630      	mov	r0, r6
 8004d42:	f000 fb8f 	bl	8005464 <__mdiff>
 8004d46:	68c2      	ldr	r2, [r0, #12]
 8004d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d4a:	4680      	mov	r8, r0
 8004d4c:	bb0a      	cbnz	r2, 8004d92 <_dtoa_r+0x97a>
 8004d4e:	4601      	mov	r1, r0
 8004d50:	4628      	mov	r0, r5
 8004d52:	f000 fb6b 	bl	800542c <__mcmp>
 8004d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d58:	4602      	mov	r2, r0
 8004d5a:	4641      	mov	r1, r8
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8004d62:	f000 f921 	bl	8004fa8 <_Bfree>
 8004d66:	9b06      	ldr	r3, [sp, #24]
 8004d68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d6a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004d6e:	ea43 0102 	orr.w	r1, r3, r2
 8004d72:	9b07      	ldr	r3, [sp, #28]
 8004d74:	430b      	orrs	r3, r1
 8004d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d78:	d10d      	bne.n	8004d96 <_dtoa_r+0x97e>
 8004d7a:	2b39      	cmp	r3, #57	; 0x39
 8004d7c:	d029      	beq.n	8004dd2 <_dtoa_r+0x9ba>
 8004d7e:	f1ba 0f00 	cmp.w	sl, #0
 8004d82:	dd01      	ble.n	8004d88 <_dtoa_r+0x970>
 8004d84:	9b05      	ldr	r3, [sp, #20]
 8004d86:	3331      	adds	r3, #49	; 0x31
 8004d88:	9a02      	ldr	r2, [sp, #8]
 8004d8a:	7013      	strb	r3, [r2, #0]
 8004d8c:	e774      	b.n	8004c78 <_dtoa_r+0x860>
 8004d8e:	4638      	mov	r0, r7
 8004d90:	e7b8      	b.n	8004d04 <_dtoa_r+0x8ec>
 8004d92:	2201      	movs	r2, #1
 8004d94:	e7e1      	b.n	8004d5a <_dtoa_r+0x942>
 8004d96:	f1ba 0f00 	cmp.w	sl, #0
 8004d9a:	db06      	blt.n	8004daa <_dtoa_r+0x992>
 8004d9c:	9906      	ldr	r1, [sp, #24]
 8004d9e:	ea41 0a0a 	orr.w	sl, r1, sl
 8004da2:	9907      	ldr	r1, [sp, #28]
 8004da4:	ea5a 0101 	orrs.w	r1, sl, r1
 8004da8:	d120      	bne.n	8004dec <_dtoa_r+0x9d4>
 8004daa:	2a00      	cmp	r2, #0
 8004dac:	ddec      	ble.n	8004d88 <_dtoa_r+0x970>
 8004dae:	4629      	mov	r1, r5
 8004db0:	2201      	movs	r2, #1
 8004db2:	4630      	mov	r0, r6
 8004db4:	9304      	str	r3, [sp, #16]
 8004db6:	f000 fac9 	bl	800534c <__lshift>
 8004dba:	4621      	mov	r1, r4
 8004dbc:	4605      	mov	r5, r0
 8004dbe:	f000 fb35 	bl	800542c <__mcmp>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	9b04      	ldr	r3, [sp, #16]
 8004dc6:	dc02      	bgt.n	8004dce <_dtoa_r+0x9b6>
 8004dc8:	d1de      	bne.n	8004d88 <_dtoa_r+0x970>
 8004dca:	07da      	lsls	r2, r3, #31
 8004dcc:	d5dc      	bpl.n	8004d88 <_dtoa_r+0x970>
 8004dce:	2b39      	cmp	r3, #57	; 0x39
 8004dd0:	d1d8      	bne.n	8004d84 <_dtoa_r+0x96c>
 8004dd2:	9a02      	ldr	r2, [sp, #8]
 8004dd4:	2339      	movs	r3, #57	; 0x39
 8004dd6:	7013      	strb	r3, [r2, #0]
 8004dd8:	4643      	mov	r3, r8
 8004dda:	4698      	mov	r8, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8004de2:	2a39      	cmp	r2, #57	; 0x39
 8004de4:	d051      	beq.n	8004e8a <_dtoa_r+0xa72>
 8004de6:	3201      	adds	r2, #1
 8004de8:	701a      	strb	r2, [r3, #0]
 8004dea:	e745      	b.n	8004c78 <_dtoa_r+0x860>
 8004dec:	2a00      	cmp	r2, #0
 8004dee:	dd03      	ble.n	8004df8 <_dtoa_r+0x9e0>
 8004df0:	2b39      	cmp	r3, #57	; 0x39
 8004df2:	d0ee      	beq.n	8004dd2 <_dtoa_r+0x9ba>
 8004df4:	3301      	adds	r3, #1
 8004df6:	e7c7      	b.n	8004d88 <_dtoa_r+0x970>
 8004df8:	9a04      	ldr	r2, [sp, #16]
 8004dfa:	9908      	ldr	r1, [sp, #32]
 8004dfc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004e00:	428a      	cmp	r2, r1
 8004e02:	d02b      	beq.n	8004e5c <_dtoa_r+0xa44>
 8004e04:	4629      	mov	r1, r5
 8004e06:	2300      	movs	r3, #0
 8004e08:	220a      	movs	r2, #10
 8004e0a:	4630      	mov	r0, r6
 8004e0c:	f000 f8ee 	bl	8004fec <__multadd>
 8004e10:	45b9      	cmp	r9, r7
 8004e12:	4605      	mov	r5, r0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	f04f 020a 	mov.w	r2, #10
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	4630      	mov	r0, r6
 8004e20:	d107      	bne.n	8004e32 <_dtoa_r+0xa1a>
 8004e22:	f000 f8e3 	bl	8004fec <__multadd>
 8004e26:	4681      	mov	r9, r0
 8004e28:	4607      	mov	r7, r0
 8004e2a:	9b04      	ldr	r3, [sp, #16]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	9304      	str	r3, [sp, #16]
 8004e30:	e774      	b.n	8004d1c <_dtoa_r+0x904>
 8004e32:	f000 f8db 	bl	8004fec <__multadd>
 8004e36:	4639      	mov	r1, r7
 8004e38:	4681      	mov	r9, r0
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	220a      	movs	r2, #10
 8004e3e:	4630      	mov	r0, r6
 8004e40:	f000 f8d4 	bl	8004fec <__multadd>
 8004e44:	4607      	mov	r7, r0
 8004e46:	e7f0      	b.n	8004e2a <_dtoa_r+0xa12>
 8004e48:	f1ba 0f00 	cmp.w	sl, #0
 8004e4c:	9a01      	ldr	r2, [sp, #4]
 8004e4e:	bfcc      	ite	gt
 8004e50:	46d0      	movgt	r8, sl
 8004e52:	f04f 0801 	movle.w	r8, #1
 8004e56:	4490      	add	r8, r2
 8004e58:	f04f 0900 	mov.w	r9, #0
 8004e5c:	4629      	mov	r1, r5
 8004e5e:	2201      	movs	r2, #1
 8004e60:	4630      	mov	r0, r6
 8004e62:	9302      	str	r3, [sp, #8]
 8004e64:	f000 fa72 	bl	800534c <__lshift>
 8004e68:	4621      	mov	r1, r4
 8004e6a:	4605      	mov	r5, r0
 8004e6c:	f000 fade 	bl	800542c <__mcmp>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	dcb1      	bgt.n	8004dd8 <_dtoa_r+0x9c0>
 8004e74:	d102      	bne.n	8004e7c <_dtoa_r+0xa64>
 8004e76:	9b02      	ldr	r3, [sp, #8]
 8004e78:	07db      	lsls	r3, r3, #31
 8004e7a:	d4ad      	bmi.n	8004dd8 <_dtoa_r+0x9c0>
 8004e7c:	4643      	mov	r3, r8
 8004e7e:	4698      	mov	r8, r3
 8004e80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e84:	2a30      	cmp	r2, #48	; 0x30
 8004e86:	d0fa      	beq.n	8004e7e <_dtoa_r+0xa66>
 8004e88:	e6f6      	b.n	8004c78 <_dtoa_r+0x860>
 8004e8a:	9a01      	ldr	r2, [sp, #4]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d1a4      	bne.n	8004dda <_dtoa_r+0x9c2>
 8004e90:	f10b 0b01 	add.w	fp, fp, #1
 8004e94:	2331      	movs	r3, #49	; 0x31
 8004e96:	e778      	b.n	8004d8a <_dtoa_r+0x972>
 8004e98:	4b14      	ldr	r3, [pc, #80]	; (8004eec <_dtoa_r+0xad4>)
 8004e9a:	f7ff bb27 	b.w	80044ec <_dtoa_r+0xd4>
 8004e9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	f47f ab03 	bne.w	80044ac <_dtoa_r+0x94>
 8004ea6:	4b12      	ldr	r3, [pc, #72]	; (8004ef0 <_dtoa_r+0xad8>)
 8004ea8:	f7ff bb20 	b.w	80044ec <_dtoa_r+0xd4>
 8004eac:	f1ba 0f00 	cmp.w	sl, #0
 8004eb0:	dc03      	bgt.n	8004eba <_dtoa_r+0xaa2>
 8004eb2:	9b06      	ldr	r3, [sp, #24]
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	f73f aec7 	bgt.w	8004c48 <_dtoa_r+0x830>
 8004eba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	f7ff fa1b 	bl	80042fc <quorem>
 8004ec6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004eca:	f808 3b01 	strb.w	r3, [r8], #1
 8004ece:	9a01      	ldr	r2, [sp, #4]
 8004ed0:	eba8 0202 	sub.w	r2, r8, r2
 8004ed4:	4592      	cmp	sl, r2
 8004ed6:	ddb7      	ble.n	8004e48 <_dtoa_r+0xa30>
 8004ed8:	4629      	mov	r1, r5
 8004eda:	2300      	movs	r3, #0
 8004edc:	220a      	movs	r2, #10
 8004ede:	4630      	mov	r0, r6
 8004ee0:	f000 f884 	bl	8004fec <__multadd>
 8004ee4:	4605      	mov	r5, r0
 8004ee6:	e7ea      	b.n	8004ebe <_dtoa_r+0xaa6>
 8004ee8:	080067b7 	.word	0x080067b7
 8004eec:	08006714 	.word	0x08006714
 8004ef0:	08006738 	.word	0x08006738

08004ef4 <_localeconv_r>:
 8004ef4:	4800      	ldr	r0, [pc, #0]	; (8004ef8 <_localeconv_r+0x4>)
 8004ef6:	4770      	bx	lr
 8004ef8:	20000174 	.word	0x20000174

08004efc <malloc>:
 8004efc:	4b02      	ldr	r3, [pc, #8]	; (8004f08 <malloc+0xc>)
 8004efe:	4601      	mov	r1, r0
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	f000 bc17 	b.w	8005734 <_malloc_r>
 8004f06:	bf00      	nop
 8004f08:	20000020 	.word	0x20000020

08004f0c <memcpy>:
 8004f0c:	440a      	add	r2, r1
 8004f0e:	4291      	cmp	r1, r2
 8004f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f14:	d100      	bne.n	8004f18 <memcpy+0xc>
 8004f16:	4770      	bx	lr
 8004f18:	b510      	push	{r4, lr}
 8004f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f22:	4291      	cmp	r1, r2
 8004f24:	d1f9      	bne.n	8004f1a <memcpy+0xe>
 8004f26:	bd10      	pop	{r4, pc}

08004f28 <_Balloc>:
 8004f28:	b570      	push	{r4, r5, r6, lr}
 8004f2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f2c:	4604      	mov	r4, r0
 8004f2e:	460d      	mov	r5, r1
 8004f30:	b976      	cbnz	r6, 8004f50 <_Balloc+0x28>
 8004f32:	2010      	movs	r0, #16
 8004f34:	f7ff ffe2 	bl	8004efc <malloc>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	6260      	str	r0, [r4, #36]	; 0x24
 8004f3c:	b920      	cbnz	r0, 8004f48 <_Balloc+0x20>
 8004f3e:	4b18      	ldr	r3, [pc, #96]	; (8004fa0 <_Balloc+0x78>)
 8004f40:	4818      	ldr	r0, [pc, #96]	; (8004fa4 <_Balloc+0x7c>)
 8004f42:	2166      	movs	r1, #102	; 0x66
 8004f44:	f000 fdd6 	bl	8005af4 <__assert_func>
 8004f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f4c:	6006      	str	r6, [r0, #0]
 8004f4e:	60c6      	str	r6, [r0, #12]
 8004f50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004f52:	68f3      	ldr	r3, [r6, #12]
 8004f54:	b183      	cbz	r3, 8004f78 <_Balloc+0x50>
 8004f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f5e:	b9b8      	cbnz	r0, 8004f90 <_Balloc+0x68>
 8004f60:	2101      	movs	r1, #1
 8004f62:	fa01 f605 	lsl.w	r6, r1, r5
 8004f66:	1d72      	adds	r2, r6, #5
 8004f68:	0092      	lsls	r2, r2, #2
 8004f6a:	4620      	mov	r0, r4
 8004f6c:	f000 fb60 	bl	8005630 <_calloc_r>
 8004f70:	b160      	cbz	r0, 8004f8c <_Balloc+0x64>
 8004f72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f76:	e00e      	b.n	8004f96 <_Balloc+0x6e>
 8004f78:	2221      	movs	r2, #33	; 0x21
 8004f7a:	2104      	movs	r1, #4
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	f000 fb57 	bl	8005630 <_calloc_r>
 8004f82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f84:	60f0      	str	r0, [r6, #12]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1e4      	bne.n	8004f56 <_Balloc+0x2e>
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	bd70      	pop	{r4, r5, r6, pc}
 8004f90:	6802      	ldr	r2, [r0, #0]
 8004f92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f96:	2300      	movs	r3, #0
 8004f98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004f9c:	e7f7      	b.n	8004f8e <_Balloc+0x66>
 8004f9e:	bf00      	nop
 8004fa0:	08006745 	.word	0x08006745
 8004fa4:	080067c8 	.word	0x080067c8

08004fa8 <_Bfree>:
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004fac:	4605      	mov	r5, r0
 8004fae:	460c      	mov	r4, r1
 8004fb0:	b976      	cbnz	r6, 8004fd0 <_Bfree+0x28>
 8004fb2:	2010      	movs	r0, #16
 8004fb4:	f7ff ffa2 	bl	8004efc <malloc>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	6268      	str	r0, [r5, #36]	; 0x24
 8004fbc:	b920      	cbnz	r0, 8004fc8 <_Bfree+0x20>
 8004fbe:	4b09      	ldr	r3, [pc, #36]	; (8004fe4 <_Bfree+0x3c>)
 8004fc0:	4809      	ldr	r0, [pc, #36]	; (8004fe8 <_Bfree+0x40>)
 8004fc2:	218a      	movs	r1, #138	; 0x8a
 8004fc4:	f000 fd96 	bl	8005af4 <__assert_func>
 8004fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fcc:	6006      	str	r6, [r0, #0]
 8004fce:	60c6      	str	r6, [r0, #12]
 8004fd0:	b13c      	cbz	r4, 8004fe2 <_Bfree+0x3a>
 8004fd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004fd4:	6862      	ldr	r2, [r4, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fdc:	6021      	str	r1, [r4, #0]
 8004fde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004fe2:	bd70      	pop	{r4, r5, r6, pc}
 8004fe4:	08006745 	.word	0x08006745
 8004fe8:	080067c8 	.word	0x080067c8

08004fec <__multadd>:
 8004fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff0:	690d      	ldr	r5, [r1, #16]
 8004ff2:	4607      	mov	r7, r0
 8004ff4:	460c      	mov	r4, r1
 8004ff6:	461e      	mov	r6, r3
 8004ff8:	f101 0c14 	add.w	ip, r1, #20
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	f8dc 3000 	ldr.w	r3, [ip]
 8005002:	b299      	uxth	r1, r3
 8005004:	fb02 6101 	mla	r1, r2, r1, r6
 8005008:	0c1e      	lsrs	r6, r3, #16
 800500a:	0c0b      	lsrs	r3, r1, #16
 800500c:	fb02 3306 	mla	r3, r2, r6, r3
 8005010:	b289      	uxth	r1, r1
 8005012:	3001      	adds	r0, #1
 8005014:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005018:	4285      	cmp	r5, r0
 800501a:	f84c 1b04 	str.w	r1, [ip], #4
 800501e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005022:	dcec      	bgt.n	8004ffe <__multadd+0x12>
 8005024:	b30e      	cbz	r6, 800506a <__multadd+0x7e>
 8005026:	68a3      	ldr	r3, [r4, #8]
 8005028:	42ab      	cmp	r3, r5
 800502a:	dc19      	bgt.n	8005060 <__multadd+0x74>
 800502c:	6861      	ldr	r1, [r4, #4]
 800502e:	4638      	mov	r0, r7
 8005030:	3101      	adds	r1, #1
 8005032:	f7ff ff79 	bl	8004f28 <_Balloc>
 8005036:	4680      	mov	r8, r0
 8005038:	b928      	cbnz	r0, 8005046 <__multadd+0x5a>
 800503a:	4602      	mov	r2, r0
 800503c:	4b0c      	ldr	r3, [pc, #48]	; (8005070 <__multadd+0x84>)
 800503e:	480d      	ldr	r0, [pc, #52]	; (8005074 <__multadd+0x88>)
 8005040:	21b5      	movs	r1, #181	; 0xb5
 8005042:	f000 fd57 	bl	8005af4 <__assert_func>
 8005046:	6922      	ldr	r2, [r4, #16]
 8005048:	3202      	adds	r2, #2
 800504a:	f104 010c 	add.w	r1, r4, #12
 800504e:	0092      	lsls	r2, r2, #2
 8005050:	300c      	adds	r0, #12
 8005052:	f7ff ff5b 	bl	8004f0c <memcpy>
 8005056:	4621      	mov	r1, r4
 8005058:	4638      	mov	r0, r7
 800505a:	f7ff ffa5 	bl	8004fa8 <_Bfree>
 800505e:	4644      	mov	r4, r8
 8005060:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005064:	3501      	adds	r5, #1
 8005066:	615e      	str	r6, [r3, #20]
 8005068:	6125      	str	r5, [r4, #16]
 800506a:	4620      	mov	r0, r4
 800506c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005070:	080067b7 	.word	0x080067b7
 8005074:	080067c8 	.word	0x080067c8

08005078 <__hi0bits>:
 8005078:	0c03      	lsrs	r3, r0, #16
 800507a:	041b      	lsls	r3, r3, #16
 800507c:	b9d3      	cbnz	r3, 80050b4 <__hi0bits+0x3c>
 800507e:	0400      	lsls	r0, r0, #16
 8005080:	2310      	movs	r3, #16
 8005082:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005086:	bf04      	itt	eq
 8005088:	0200      	lsleq	r0, r0, #8
 800508a:	3308      	addeq	r3, #8
 800508c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005090:	bf04      	itt	eq
 8005092:	0100      	lsleq	r0, r0, #4
 8005094:	3304      	addeq	r3, #4
 8005096:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800509a:	bf04      	itt	eq
 800509c:	0080      	lsleq	r0, r0, #2
 800509e:	3302      	addeq	r3, #2
 80050a0:	2800      	cmp	r0, #0
 80050a2:	db05      	blt.n	80050b0 <__hi0bits+0x38>
 80050a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80050a8:	f103 0301 	add.w	r3, r3, #1
 80050ac:	bf08      	it	eq
 80050ae:	2320      	moveq	r3, #32
 80050b0:	4618      	mov	r0, r3
 80050b2:	4770      	bx	lr
 80050b4:	2300      	movs	r3, #0
 80050b6:	e7e4      	b.n	8005082 <__hi0bits+0xa>

080050b8 <__lo0bits>:
 80050b8:	6803      	ldr	r3, [r0, #0]
 80050ba:	f013 0207 	ands.w	r2, r3, #7
 80050be:	4601      	mov	r1, r0
 80050c0:	d00b      	beq.n	80050da <__lo0bits+0x22>
 80050c2:	07da      	lsls	r2, r3, #31
 80050c4:	d423      	bmi.n	800510e <__lo0bits+0x56>
 80050c6:	0798      	lsls	r0, r3, #30
 80050c8:	bf49      	itett	mi
 80050ca:	085b      	lsrmi	r3, r3, #1
 80050cc:	089b      	lsrpl	r3, r3, #2
 80050ce:	2001      	movmi	r0, #1
 80050d0:	600b      	strmi	r3, [r1, #0]
 80050d2:	bf5c      	itt	pl
 80050d4:	600b      	strpl	r3, [r1, #0]
 80050d6:	2002      	movpl	r0, #2
 80050d8:	4770      	bx	lr
 80050da:	b298      	uxth	r0, r3
 80050dc:	b9a8      	cbnz	r0, 800510a <__lo0bits+0x52>
 80050de:	0c1b      	lsrs	r3, r3, #16
 80050e0:	2010      	movs	r0, #16
 80050e2:	b2da      	uxtb	r2, r3
 80050e4:	b90a      	cbnz	r2, 80050ea <__lo0bits+0x32>
 80050e6:	3008      	adds	r0, #8
 80050e8:	0a1b      	lsrs	r3, r3, #8
 80050ea:	071a      	lsls	r2, r3, #28
 80050ec:	bf04      	itt	eq
 80050ee:	091b      	lsreq	r3, r3, #4
 80050f0:	3004      	addeq	r0, #4
 80050f2:	079a      	lsls	r2, r3, #30
 80050f4:	bf04      	itt	eq
 80050f6:	089b      	lsreq	r3, r3, #2
 80050f8:	3002      	addeq	r0, #2
 80050fa:	07da      	lsls	r2, r3, #31
 80050fc:	d403      	bmi.n	8005106 <__lo0bits+0x4e>
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	f100 0001 	add.w	r0, r0, #1
 8005104:	d005      	beq.n	8005112 <__lo0bits+0x5a>
 8005106:	600b      	str	r3, [r1, #0]
 8005108:	4770      	bx	lr
 800510a:	4610      	mov	r0, r2
 800510c:	e7e9      	b.n	80050e2 <__lo0bits+0x2a>
 800510e:	2000      	movs	r0, #0
 8005110:	4770      	bx	lr
 8005112:	2020      	movs	r0, #32
 8005114:	4770      	bx	lr
	...

08005118 <__i2b>:
 8005118:	b510      	push	{r4, lr}
 800511a:	460c      	mov	r4, r1
 800511c:	2101      	movs	r1, #1
 800511e:	f7ff ff03 	bl	8004f28 <_Balloc>
 8005122:	4602      	mov	r2, r0
 8005124:	b928      	cbnz	r0, 8005132 <__i2b+0x1a>
 8005126:	4b05      	ldr	r3, [pc, #20]	; (800513c <__i2b+0x24>)
 8005128:	4805      	ldr	r0, [pc, #20]	; (8005140 <__i2b+0x28>)
 800512a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800512e:	f000 fce1 	bl	8005af4 <__assert_func>
 8005132:	2301      	movs	r3, #1
 8005134:	6144      	str	r4, [r0, #20]
 8005136:	6103      	str	r3, [r0, #16]
 8005138:	bd10      	pop	{r4, pc}
 800513a:	bf00      	nop
 800513c:	080067b7 	.word	0x080067b7
 8005140:	080067c8 	.word	0x080067c8

08005144 <__multiply>:
 8005144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005148:	4691      	mov	r9, r2
 800514a:	690a      	ldr	r2, [r1, #16]
 800514c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005150:	429a      	cmp	r2, r3
 8005152:	bfb8      	it	lt
 8005154:	460b      	movlt	r3, r1
 8005156:	460c      	mov	r4, r1
 8005158:	bfbc      	itt	lt
 800515a:	464c      	movlt	r4, r9
 800515c:	4699      	movlt	r9, r3
 800515e:	6927      	ldr	r7, [r4, #16]
 8005160:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005164:	68a3      	ldr	r3, [r4, #8]
 8005166:	6861      	ldr	r1, [r4, #4]
 8005168:	eb07 060a 	add.w	r6, r7, sl
 800516c:	42b3      	cmp	r3, r6
 800516e:	b085      	sub	sp, #20
 8005170:	bfb8      	it	lt
 8005172:	3101      	addlt	r1, #1
 8005174:	f7ff fed8 	bl	8004f28 <_Balloc>
 8005178:	b930      	cbnz	r0, 8005188 <__multiply+0x44>
 800517a:	4602      	mov	r2, r0
 800517c:	4b44      	ldr	r3, [pc, #272]	; (8005290 <__multiply+0x14c>)
 800517e:	4845      	ldr	r0, [pc, #276]	; (8005294 <__multiply+0x150>)
 8005180:	f240 115d 	movw	r1, #349	; 0x15d
 8005184:	f000 fcb6 	bl	8005af4 <__assert_func>
 8005188:	f100 0514 	add.w	r5, r0, #20
 800518c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005190:	462b      	mov	r3, r5
 8005192:	2200      	movs	r2, #0
 8005194:	4543      	cmp	r3, r8
 8005196:	d321      	bcc.n	80051dc <__multiply+0x98>
 8005198:	f104 0314 	add.w	r3, r4, #20
 800519c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80051a0:	f109 0314 	add.w	r3, r9, #20
 80051a4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80051a8:	9202      	str	r2, [sp, #8]
 80051aa:	1b3a      	subs	r2, r7, r4
 80051ac:	3a15      	subs	r2, #21
 80051ae:	f022 0203 	bic.w	r2, r2, #3
 80051b2:	3204      	adds	r2, #4
 80051b4:	f104 0115 	add.w	r1, r4, #21
 80051b8:	428f      	cmp	r7, r1
 80051ba:	bf38      	it	cc
 80051bc:	2204      	movcc	r2, #4
 80051be:	9201      	str	r2, [sp, #4]
 80051c0:	9a02      	ldr	r2, [sp, #8]
 80051c2:	9303      	str	r3, [sp, #12]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d80c      	bhi.n	80051e2 <__multiply+0x9e>
 80051c8:	2e00      	cmp	r6, #0
 80051ca:	dd03      	ble.n	80051d4 <__multiply+0x90>
 80051cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d05a      	beq.n	800528a <__multiply+0x146>
 80051d4:	6106      	str	r6, [r0, #16]
 80051d6:	b005      	add	sp, #20
 80051d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051dc:	f843 2b04 	str.w	r2, [r3], #4
 80051e0:	e7d8      	b.n	8005194 <__multiply+0x50>
 80051e2:	f8b3 a000 	ldrh.w	sl, [r3]
 80051e6:	f1ba 0f00 	cmp.w	sl, #0
 80051ea:	d024      	beq.n	8005236 <__multiply+0xf2>
 80051ec:	f104 0e14 	add.w	lr, r4, #20
 80051f0:	46a9      	mov	r9, r5
 80051f2:	f04f 0c00 	mov.w	ip, #0
 80051f6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80051fa:	f8d9 1000 	ldr.w	r1, [r9]
 80051fe:	fa1f fb82 	uxth.w	fp, r2
 8005202:	b289      	uxth	r1, r1
 8005204:	fb0a 110b 	mla	r1, sl, fp, r1
 8005208:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800520c:	f8d9 2000 	ldr.w	r2, [r9]
 8005210:	4461      	add	r1, ip
 8005212:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005216:	fb0a c20b 	mla	r2, sl, fp, ip
 800521a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800521e:	b289      	uxth	r1, r1
 8005220:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005224:	4577      	cmp	r7, lr
 8005226:	f849 1b04 	str.w	r1, [r9], #4
 800522a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800522e:	d8e2      	bhi.n	80051f6 <__multiply+0xb2>
 8005230:	9a01      	ldr	r2, [sp, #4]
 8005232:	f845 c002 	str.w	ip, [r5, r2]
 8005236:	9a03      	ldr	r2, [sp, #12]
 8005238:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800523c:	3304      	adds	r3, #4
 800523e:	f1b9 0f00 	cmp.w	r9, #0
 8005242:	d020      	beq.n	8005286 <__multiply+0x142>
 8005244:	6829      	ldr	r1, [r5, #0]
 8005246:	f104 0c14 	add.w	ip, r4, #20
 800524a:	46ae      	mov	lr, r5
 800524c:	f04f 0a00 	mov.w	sl, #0
 8005250:	f8bc b000 	ldrh.w	fp, [ip]
 8005254:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005258:	fb09 220b 	mla	r2, r9, fp, r2
 800525c:	4492      	add	sl, r2
 800525e:	b289      	uxth	r1, r1
 8005260:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005264:	f84e 1b04 	str.w	r1, [lr], #4
 8005268:	f85c 2b04 	ldr.w	r2, [ip], #4
 800526c:	f8be 1000 	ldrh.w	r1, [lr]
 8005270:	0c12      	lsrs	r2, r2, #16
 8005272:	fb09 1102 	mla	r1, r9, r2, r1
 8005276:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800527a:	4567      	cmp	r7, ip
 800527c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005280:	d8e6      	bhi.n	8005250 <__multiply+0x10c>
 8005282:	9a01      	ldr	r2, [sp, #4]
 8005284:	50a9      	str	r1, [r5, r2]
 8005286:	3504      	adds	r5, #4
 8005288:	e79a      	b.n	80051c0 <__multiply+0x7c>
 800528a:	3e01      	subs	r6, #1
 800528c:	e79c      	b.n	80051c8 <__multiply+0x84>
 800528e:	bf00      	nop
 8005290:	080067b7 	.word	0x080067b7
 8005294:	080067c8 	.word	0x080067c8

08005298 <__pow5mult>:
 8005298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800529c:	4615      	mov	r5, r2
 800529e:	f012 0203 	ands.w	r2, r2, #3
 80052a2:	4606      	mov	r6, r0
 80052a4:	460f      	mov	r7, r1
 80052a6:	d007      	beq.n	80052b8 <__pow5mult+0x20>
 80052a8:	4c25      	ldr	r4, [pc, #148]	; (8005340 <__pow5mult+0xa8>)
 80052aa:	3a01      	subs	r2, #1
 80052ac:	2300      	movs	r3, #0
 80052ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80052b2:	f7ff fe9b 	bl	8004fec <__multadd>
 80052b6:	4607      	mov	r7, r0
 80052b8:	10ad      	asrs	r5, r5, #2
 80052ba:	d03d      	beq.n	8005338 <__pow5mult+0xa0>
 80052bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80052be:	b97c      	cbnz	r4, 80052e0 <__pow5mult+0x48>
 80052c0:	2010      	movs	r0, #16
 80052c2:	f7ff fe1b 	bl	8004efc <malloc>
 80052c6:	4602      	mov	r2, r0
 80052c8:	6270      	str	r0, [r6, #36]	; 0x24
 80052ca:	b928      	cbnz	r0, 80052d8 <__pow5mult+0x40>
 80052cc:	4b1d      	ldr	r3, [pc, #116]	; (8005344 <__pow5mult+0xac>)
 80052ce:	481e      	ldr	r0, [pc, #120]	; (8005348 <__pow5mult+0xb0>)
 80052d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80052d4:	f000 fc0e 	bl	8005af4 <__assert_func>
 80052d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80052dc:	6004      	str	r4, [r0, #0]
 80052de:	60c4      	str	r4, [r0, #12]
 80052e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80052e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80052e8:	b94c      	cbnz	r4, 80052fe <__pow5mult+0x66>
 80052ea:	f240 2171 	movw	r1, #625	; 0x271
 80052ee:	4630      	mov	r0, r6
 80052f0:	f7ff ff12 	bl	8005118 <__i2b>
 80052f4:	2300      	movs	r3, #0
 80052f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80052fa:	4604      	mov	r4, r0
 80052fc:	6003      	str	r3, [r0, #0]
 80052fe:	f04f 0900 	mov.w	r9, #0
 8005302:	07eb      	lsls	r3, r5, #31
 8005304:	d50a      	bpl.n	800531c <__pow5mult+0x84>
 8005306:	4639      	mov	r1, r7
 8005308:	4622      	mov	r2, r4
 800530a:	4630      	mov	r0, r6
 800530c:	f7ff ff1a 	bl	8005144 <__multiply>
 8005310:	4639      	mov	r1, r7
 8005312:	4680      	mov	r8, r0
 8005314:	4630      	mov	r0, r6
 8005316:	f7ff fe47 	bl	8004fa8 <_Bfree>
 800531a:	4647      	mov	r7, r8
 800531c:	106d      	asrs	r5, r5, #1
 800531e:	d00b      	beq.n	8005338 <__pow5mult+0xa0>
 8005320:	6820      	ldr	r0, [r4, #0]
 8005322:	b938      	cbnz	r0, 8005334 <__pow5mult+0x9c>
 8005324:	4622      	mov	r2, r4
 8005326:	4621      	mov	r1, r4
 8005328:	4630      	mov	r0, r6
 800532a:	f7ff ff0b 	bl	8005144 <__multiply>
 800532e:	6020      	str	r0, [r4, #0]
 8005330:	f8c0 9000 	str.w	r9, [r0]
 8005334:	4604      	mov	r4, r0
 8005336:	e7e4      	b.n	8005302 <__pow5mult+0x6a>
 8005338:	4638      	mov	r0, r7
 800533a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800533e:	bf00      	nop
 8005340:	08006918 	.word	0x08006918
 8005344:	08006745 	.word	0x08006745
 8005348:	080067c8 	.word	0x080067c8

0800534c <__lshift>:
 800534c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005350:	460c      	mov	r4, r1
 8005352:	6849      	ldr	r1, [r1, #4]
 8005354:	6923      	ldr	r3, [r4, #16]
 8005356:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800535a:	68a3      	ldr	r3, [r4, #8]
 800535c:	4607      	mov	r7, r0
 800535e:	4691      	mov	r9, r2
 8005360:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005364:	f108 0601 	add.w	r6, r8, #1
 8005368:	42b3      	cmp	r3, r6
 800536a:	db0b      	blt.n	8005384 <__lshift+0x38>
 800536c:	4638      	mov	r0, r7
 800536e:	f7ff fddb 	bl	8004f28 <_Balloc>
 8005372:	4605      	mov	r5, r0
 8005374:	b948      	cbnz	r0, 800538a <__lshift+0x3e>
 8005376:	4602      	mov	r2, r0
 8005378:	4b2a      	ldr	r3, [pc, #168]	; (8005424 <__lshift+0xd8>)
 800537a:	482b      	ldr	r0, [pc, #172]	; (8005428 <__lshift+0xdc>)
 800537c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005380:	f000 fbb8 	bl	8005af4 <__assert_func>
 8005384:	3101      	adds	r1, #1
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	e7ee      	b.n	8005368 <__lshift+0x1c>
 800538a:	2300      	movs	r3, #0
 800538c:	f100 0114 	add.w	r1, r0, #20
 8005390:	f100 0210 	add.w	r2, r0, #16
 8005394:	4618      	mov	r0, r3
 8005396:	4553      	cmp	r3, sl
 8005398:	db37      	blt.n	800540a <__lshift+0xbe>
 800539a:	6920      	ldr	r0, [r4, #16]
 800539c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80053a0:	f104 0314 	add.w	r3, r4, #20
 80053a4:	f019 091f 	ands.w	r9, r9, #31
 80053a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80053ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80053b0:	d02f      	beq.n	8005412 <__lshift+0xc6>
 80053b2:	f1c9 0e20 	rsb	lr, r9, #32
 80053b6:	468a      	mov	sl, r1
 80053b8:	f04f 0c00 	mov.w	ip, #0
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	fa02 f209 	lsl.w	r2, r2, r9
 80053c2:	ea42 020c 	orr.w	r2, r2, ip
 80053c6:	f84a 2b04 	str.w	r2, [sl], #4
 80053ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80053ce:	4298      	cmp	r0, r3
 80053d0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80053d4:	d8f2      	bhi.n	80053bc <__lshift+0x70>
 80053d6:	1b03      	subs	r3, r0, r4
 80053d8:	3b15      	subs	r3, #21
 80053da:	f023 0303 	bic.w	r3, r3, #3
 80053de:	3304      	adds	r3, #4
 80053e0:	f104 0215 	add.w	r2, r4, #21
 80053e4:	4290      	cmp	r0, r2
 80053e6:	bf38      	it	cc
 80053e8:	2304      	movcc	r3, #4
 80053ea:	f841 c003 	str.w	ip, [r1, r3]
 80053ee:	f1bc 0f00 	cmp.w	ip, #0
 80053f2:	d001      	beq.n	80053f8 <__lshift+0xac>
 80053f4:	f108 0602 	add.w	r6, r8, #2
 80053f8:	3e01      	subs	r6, #1
 80053fa:	4638      	mov	r0, r7
 80053fc:	612e      	str	r6, [r5, #16]
 80053fe:	4621      	mov	r1, r4
 8005400:	f7ff fdd2 	bl	8004fa8 <_Bfree>
 8005404:	4628      	mov	r0, r5
 8005406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800540a:	f842 0f04 	str.w	r0, [r2, #4]!
 800540e:	3301      	adds	r3, #1
 8005410:	e7c1      	b.n	8005396 <__lshift+0x4a>
 8005412:	3904      	subs	r1, #4
 8005414:	f853 2b04 	ldr.w	r2, [r3], #4
 8005418:	f841 2f04 	str.w	r2, [r1, #4]!
 800541c:	4298      	cmp	r0, r3
 800541e:	d8f9      	bhi.n	8005414 <__lshift+0xc8>
 8005420:	e7ea      	b.n	80053f8 <__lshift+0xac>
 8005422:	bf00      	nop
 8005424:	080067b7 	.word	0x080067b7
 8005428:	080067c8 	.word	0x080067c8

0800542c <__mcmp>:
 800542c:	b530      	push	{r4, r5, lr}
 800542e:	6902      	ldr	r2, [r0, #16]
 8005430:	690c      	ldr	r4, [r1, #16]
 8005432:	1b12      	subs	r2, r2, r4
 8005434:	d10e      	bne.n	8005454 <__mcmp+0x28>
 8005436:	f100 0314 	add.w	r3, r0, #20
 800543a:	3114      	adds	r1, #20
 800543c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005440:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005444:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005448:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800544c:	42a5      	cmp	r5, r4
 800544e:	d003      	beq.n	8005458 <__mcmp+0x2c>
 8005450:	d305      	bcc.n	800545e <__mcmp+0x32>
 8005452:	2201      	movs	r2, #1
 8005454:	4610      	mov	r0, r2
 8005456:	bd30      	pop	{r4, r5, pc}
 8005458:	4283      	cmp	r3, r0
 800545a:	d3f3      	bcc.n	8005444 <__mcmp+0x18>
 800545c:	e7fa      	b.n	8005454 <__mcmp+0x28>
 800545e:	f04f 32ff 	mov.w	r2, #4294967295
 8005462:	e7f7      	b.n	8005454 <__mcmp+0x28>

08005464 <__mdiff>:
 8005464:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005468:	460c      	mov	r4, r1
 800546a:	4606      	mov	r6, r0
 800546c:	4611      	mov	r1, r2
 800546e:	4620      	mov	r0, r4
 8005470:	4690      	mov	r8, r2
 8005472:	f7ff ffdb 	bl	800542c <__mcmp>
 8005476:	1e05      	subs	r5, r0, #0
 8005478:	d110      	bne.n	800549c <__mdiff+0x38>
 800547a:	4629      	mov	r1, r5
 800547c:	4630      	mov	r0, r6
 800547e:	f7ff fd53 	bl	8004f28 <_Balloc>
 8005482:	b930      	cbnz	r0, 8005492 <__mdiff+0x2e>
 8005484:	4b3a      	ldr	r3, [pc, #232]	; (8005570 <__mdiff+0x10c>)
 8005486:	4602      	mov	r2, r0
 8005488:	f240 2132 	movw	r1, #562	; 0x232
 800548c:	4839      	ldr	r0, [pc, #228]	; (8005574 <__mdiff+0x110>)
 800548e:	f000 fb31 	bl	8005af4 <__assert_func>
 8005492:	2301      	movs	r3, #1
 8005494:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800549c:	bfa4      	itt	ge
 800549e:	4643      	movge	r3, r8
 80054a0:	46a0      	movge	r8, r4
 80054a2:	4630      	mov	r0, r6
 80054a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80054a8:	bfa6      	itte	ge
 80054aa:	461c      	movge	r4, r3
 80054ac:	2500      	movge	r5, #0
 80054ae:	2501      	movlt	r5, #1
 80054b0:	f7ff fd3a 	bl	8004f28 <_Balloc>
 80054b4:	b920      	cbnz	r0, 80054c0 <__mdiff+0x5c>
 80054b6:	4b2e      	ldr	r3, [pc, #184]	; (8005570 <__mdiff+0x10c>)
 80054b8:	4602      	mov	r2, r0
 80054ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 80054be:	e7e5      	b.n	800548c <__mdiff+0x28>
 80054c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80054c4:	6926      	ldr	r6, [r4, #16]
 80054c6:	60c5      	str	r5, [r0, #12]
 80054c8:	f104 0914 	add.w	r9, r4, #20
 80054cc:	f108 0514 	add.w	r5, r8, #20
 80054d0:	f100 0e14 	add.w	lr, r0, #20
 80054d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80054d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80054dc:	f108 0210 	add.w	r2, r8, #16
 80054e0:	46f2      	mov	sl, lr
 80054e2:	2100      	movs	r1, #0
 80054e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80054e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80054ec:	fa1f f883 	uxth.w	r8, r3
 80054f0:	fa11 f18b 	uxtah	r1, r1, fp
 80054f4:	0c1b      	lsrs	r3, r3, #16
 80054f6:	eba1 0808 	sub.w	r8, r1, r8
 80054fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80054fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005502:	fa1f f888 	uxth.w	r8, r8
 8005506:	1419      	asrs	r1, r3, #16
 8005508:	454e      	cmp	r6, r9
 800550a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800550e:	f84a 3b04 	str.w	r3, [sl], #4
 8005512:	d8e7      	bhi.n	80054e4 <__mdiff+0x80>
 8005514:	1b33      	subs	r3, r6, r4
 8005516:	3b15      	subs	r3, #21
 8005518:	f023 0303 	bic.w	r3, r3, #3
 800551c:	3304      	adds	r3, #4
 800551e:	3415      	adds	r4, #21
 8005520:	42a6      	cmp	r6, r4
 8005522:	bf38      	it	cc
 8005524:	2304      	movcc	r3, #4
 8005526:	441d      	add	r5, r3
 8005528:	4473      	add	r3, lr
 800552a:	469e      	mov	lr, r3
 800552c:	462e      	mov	r6, r5
 800552e:	4566      	cmp	r6, ip
 8005530:	d30e      	bcc.n	8005550 <__mdiff+0xec>
 8005532:	f10c 0203 	add.w	r2, ip, #3
 8005536:	1b52      	subs	r2, r2, r5
 8005538:	f022 0203 	bic.w	r2, r2, #3
 800553c:	3d03      	subs	r5, #3
 800553e:	45ac      	cmp	ip, r5
 8005540:	bf38      	it	cc
 8005542:	2200      	movcc	r2, #0
 8005544:	441a      	add	r2, r3
 8005546:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800554a:	b17b      	cbz	r3, 800556c <__mdiff+0x108>
 800554c:	6107      	str	r7, [r0, #16]
 800554e:	e7a3      	b.n	8005498 <__mdiff+0x34>
 8005550:	f856 8b04 	ldr.w	r8, [r6], #4
 8005554:	fa11 f288 	uxtah	r2, r1, r8
 8005558:	1414      	asrs	r4, r2, #16
 800555a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800555e:	b292      	uxth	r2, r2
 8005560:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005564:	f84e 2b04 	str.w	r2, [lr], #4
 8005568:	1421      	asrs	r1, r4, #16
 800556a:	e7e0      	b.n	800552e <__mdiff+0xca>
 800556c:	3f01      	subs	r7, #1
 800556e:	e7ea      	b.n	8005546 <__mdiff+0xe2>
 8005570:	080067b7 	.word	0x080067b7
 8005574:	080067c8 	.word	0x080067c8

08005578 <__d2b>:
 8005578:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800557c:	4689      	mov	r9, r1
 800557e:	2101      	movs	r1, #1
 8005580:	ec57 6b10 	vmov	r6, r7, d0
 8005584:	4690      	mov	r8, r2
 8005586:	f7ff fccf 	bl	8004f28 <_Balloc>
 800558a:	4604      	mov	r4, r0
 800558c:	b930      	cbnz	r0, 800559c <__d2b+0x24>
 800558e:	4602      	mov	r2, r0
 8005590:	4b25      	ldr	r3, [pc, #148]	; (8005628 <__d2b+0xb0>)
 8005592:	4826      	ldr	r0, [pc, #152]	; (800562c <__d2b+0xb4>)
 8005594:	f240 310a 	movw	r1, #778	; 0x30a
 8005598:	f000 faac 	bl	8005af4 <__assert_func>
 800559c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80055a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80055a4:	bb35      	cbnz	r5, 80055f4 <__d2b+0x7c>
 80055a6:	2e00      	cmp	r6, #0
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	d028      	beq.n	80055fe <__d2b+0x86>
 80055ac:	4668      	mov	r0, sp
 80055ae:	9600      	str	r6, [sp, #0]
 80055b0:	f7ff fd82 	bl	80050b8 <__lo0bits>
 80055b4:	9900      	ldr	r1, [sp, #0]
 80055b6:	b300      	cbz	r0, 80055fa <__d2b+0x82>
 80055b8:	9a01      	ldr	r2, [sp, #4]
 80055ba:	f1c0 0320 	rsb	r3, r0, #32
 80055be:	fa02 f303 	lsl.w	r3, r2, r3
 80055c2:	430b      	orrs	r3, r1
 80055c4:	40c2      	lsrs	r2, r0
 80055c6:	6163      	str	r3, [r4, #20]
 80055c8:	9201      	str	r2, [sp, #4]
 80055ca:	9b01      	ldr	r3, [sp, #4]
 80055cc:	61a3      	str	r3, [r4, #24]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	bf14      	ite	ne
 80055d2:	2202      	movne	r2, #2
 80055d4:	2201      	moveq	r2, #1
 80055d6:	6122      	str	r2, [r4, #16]
 80055d8:	b1d5      	cbz	r5, 8005610 <__d2b+0x98>
 80055da:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80055de:	4405      	add	r5, r0
 80055e0:	f8c9 5000 	str.w	r5, [r9]
 80055e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80055e8:	f8c8 0000 	str.w	r0, [r8]
 80055ec:	4620      	mov	r0, r4
 80055ee:	b003      	add	sp, #12
 80055f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80055f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055f8:	e7d5      	b.n	80055a6 <__d2b+0x2e>
 80055fa:	6161      	str	r1, [r4, #20]
 80055fc:	e7e5      	b.n	80055ca <__d2b+0x52>
 80055fe:	a801      	add	r0, sp, #4
 8005600:	f7ff fd5a 	bl	80050b8 <__lo0bits>
 8005604:	9b01      	ldr	r3, [sp, #4]
 8005606:	6163      	str	r3, [r4, #20]
 8005608:	2201      	movs	r2, #1
 800560a:	6122      	str	r2, [r4, #16]
 800560c:	3020      	adds	r0, #32
 800560e:	e7e3      	b.n	80055d8 <__d2b+0x60>
 8005610:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005614:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005618:	f8c9 0000 	str.w	r0, [r9]
 800561c:	6918      	ldr	r0, [r3, #16]
 800561e:	f7ff fd2b 	bl	8005078 <__hi0bits>
 8005622:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005626:	e7df      	b.n	80055e8 <__d2b+0x70>
 8005628:	080067b7 	.word	0x080067b7
 800562c:	080067c8 	.word	0x080067c8

08005630 <_calloc_r>:
 8005630:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005632:	fba1 2402 	umull	r2, r4, r1, r2
 8005636:	b94c      	cbnz	r4, 800564c <_calloc_r+0x1c>
 8005638:	4611      	mov	r1, r2
 800563a:	9201      	str	r2, [sp, #4]
 800563c:	f000 f87a 	bl	8005734 <_malloc_r>
 8005640:	9a01      	ldr	r2, [sp, #4]
 8005642:	4605      	mov	r5, r0
 8005644:	b930      	cbnz	r0, 8005654 <_calloc_r+0x24>
 8005646:	4628      	mov	r0, r5
 8005648:	b003      	add	sp, #12
 800564a:	bd30      	pop	{r4, r5, pc}
 800564c:	220c      	movs	r2, #12
 800564e:	6002      	str	r2, [r0, #0]
 8005650:	2500      	movs	r5, #0
 8005652:	e7f8      	b.n	8005646 <_calloc_r+0x16>
 8005654:	4621      	mov	r1, r4
 8005656:	f7fe f9e5 	bl	8003a24 <memset>
 800565a:	e7f4      	b.n	8005646 <_calloc_r+0x16>

0800565c <_free_r>:
 800565c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800565e:	2900      	cmp	r1, #0
 8005660:	d044      	beq.n	80056ec <_free_r+0x90>
 8005662:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005666:	9001      	str	r0, [sp, #4]
 8005668:	2b00      	cmp	r3, #0
 800566a:	f1a1 0404 	sub.w	r4, r1, #4
 800566e:	bfb8      	it	lt
 8005670:	18e4      	addlt	r4, r4, r3
 8005672:	f000 fa9b 	bl	8005bac <__malloc_lock>
 8005676:	4a1e      	ldr	r2, [pc, #120]	; (80056f0 <_free_r+0x94>)
 8005678:	9801      	ldr	r0, [sp, #4]
 800567a:	6813      	ldr	r3, [r2, #0]
 800567c:	b933      	cbnz	r3, 800568c <_free_r+0x30>
 800567e:	6063      	str	r3, [r4, #4]
 8005680:	6014      	str	r4, [r2, #0]
 8005682:	b003      	add	sp, #12
 8005684:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005688:	f000 ba96 	b.w	8005bb8 <__malloc_unlock>
 800568c:	42a3      	cmp	r3, r4
 800568e:	d908      	bls.n	80056a2 <_free_r+0x46>
 8005690:	6825      	ldr	r5, [r4, #0]
 8005692:	1961      	adds	r1, r4, r5
 8005694:	428b      	cmp	r3, r1
 8005696:	bf01      	itttt	eq
 8005698:	6819      	ldreq	r1, [r3, #0]
 800569a:	685b      	ldreq	r3, [r3, #4]
 800569c:	1949      	addeq	r1, r1, r5
 800569e:	6021      	streq	r1, [r4, #0]
 80056a0:	e7ed      	b.n	800567e <_free_r+0x22>
 80056a2:	461a      	mov	r2, r3
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	b10b      	cbz	r3, 80056ac <_free_r+0x50>
 80056a8:	42a3      	cmp	r3, r4
 80056aa:	d9fa      	bls.n	80056a2 <_free_r+0x46>
 80056ac:	6811      	ldr	r1, [r2, #0]
 80056ae:	1855      	adds	r5, r2, r1
 80056b0:	42a5      	cmp	r5, r4
 80056b2:	d10b      	bne.n	80056cc <_free_r+0x70>
 80056b4:	6824      	ldr	r4, [r4, #0]
 80056b6:	4421      	add	r1, r4
 80056b8:	1854      	adds	r4, r2, r1
 80056ba:	42a3      	cmp	r3, r4
 80056bc:	6011      	str	r1, [r2, #0]
 80056be:	d1e0      	bne.n	8005682 <_free_r+0x26>
 80056c0:	681c      	ldr	r4, [r3, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	6053      	str	r3, [r2, #4]
 80056c6:	4421      	add	r1, r4
 80056c8:	6011      	str	r1, [r2, #0]
 80056ca:	e7da      	b.n	8005682 <_free_r+0x26>
 80056cc:	d902      	bls.n	80056d4 <_free_r+0x78>
 80056ce:	230c      	movs	r3, #12
 80056d0:	6003      	str	r3, [r0, #0]
 80056d2:	e7d6      	b.n	8005682 <_free_r+0x26>
 80056d4:	6825      	ldr	r5, [r4, #0]
 80056d6:	1961      	adds	r1, r4, r5
 80056d8:	428b      	cmp	r3, r1
 80056da:	bf04      	itt	eq
 80056dc:	6819      	ldreq	r1, [r3, #0]
 80056de:	685b      	ldreq	r3, [r3, #4]
 80056e0:	6063      	str	r3, [r4, #4]
 80056e2:	bf04      	itt	eq
 80056e4:	1949      	addeq	r1, r1, r5
 80056e6:	6021      	streq	r1, [r4, #0]
 80056e8:	6054      	str	r4, [r2, #4]
 80056ea:	e7ca      	b.n	8005682 <_free_r+0x26>
 80056ec:	b003      	add	sp, #12
 80056ee:	bd30      	pop	{r4, r5, pc}
 80056f0:	20000360 	.word	0x20000360

080056f4 <sbrk_aligned>:
 80056f4:	b570      	push	{r4, r5, r6, lr}
 80056f6:	4e0e      	ldr	r6, [pc, #56]	; (8005730 <sbrk_aligned+0x3c>)
 80056f8:	460c      	mov	r4, r1
 80056fa:	6831      	ldr	r1, [r6, #0]
 80056fc:	4605      	mov	r5, r0
 80056fe:	b911      	cbnz	r1, 8005706 <sbrk_aligned+0x12>
 8005700:	f000 f9e8 	bl	8005ad4 <_sbrk_r>
 8005704:	6030      	str	r0, [r6, #0]
 8005706:	4621      	mov	r1, r4
 8005708:	4628      	mov	r0, r5
 800570a:	f000 f9e3 	bl	8005ad4 <_sbrk_r>
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	d00a      	beq.n	8005728 <sbrk_aligned+0x34>
 8005712:	1cc4      	adds	r4, r0, #3
 8005714:	f024 0403 	bic.w	r4, r4, #3
 8005718:	42a0      	cmp	r0, r4
 800571a:	d007      	beq.n	800572c <sbrk_aligned+0x38>
 800571c:	1a21      	subs	r1, r4, r0
 800571e:	4628      	mov	r0, r5
 8005720:	f000 f9d8 	bl	8005ad4 <_sbrk_r>
 8005724:	3001      	adds	r0, #1
 8005726:	d101      	bne.n	800572c <sbrk_aligned+0x38>
 8005728:	f04f 34ff 	mov.w	r4, #4294967295
 800572c:	4620      	mov	r0, r4
 800572e:	bd70      	pop	{r4, r5, r6, pc}
 8005730:	20000364 	.word	0x20000364

08005734 <_malloc_r>:
 8005734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005738:	1ccd      	adds	r5, r1, #3
 800573a:	f025 0503 	bic.w	r5, r5, #3
 800573e:	3508      	adds	r5, #8
 8005740:	2d0c      	cmp	r5, #12
 8005742:	bf38      	it	cc
 8005744:	250c      	movcc	r5, #12
 8005746:	2d00      	cmp	r5, #0
 8005748:	4607      	mov	r7, r0
 800574a:	db01      	blt.n	8005750 <_malloc_r+0x1c>
 800574c:	42a9      	cmp	r1, r5
 800574e:	d905      	bls.n	800575c <_malloc_r+0x28>
 8005750:	230c      	movs	r3, #12
 8005752:	603b      	str	r3, [r7, #0]
 8005754:	2600      	movs	r6, #0
 8005756:	4630      	mov	r0, r6
 8005758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800575c:	4e2e      	ldr	r6, [pc, #184]	; (8005818 <_malloc_r+0xe4>)
 800575e:	f000 fa25 	bl	8005bac <__malloc_lock>
 8005762:	6833      	ldr	r3, [r6, #0]
 8005764:	461c      	mov	r4, r3
 8005766:	bb34      	cbnz	r4, 80057b6 <_malloc_r+0x82>
 8005768:	4629      	mov	r1, r5
 800576a:	4638      	mov	r0, r7
 800576c:	f7ff ffc2 	bl	80056f4 <sbrk_aligned>
 8005770:	1c43      	adds	r3, r0, #1
 8005772:	4604      	mov	r4, r0
 8005774:	d14d      	bne.n	8005812 <_malloc_r+0xde>
 8005776:	6834      	ldr	r4, [r6, #0]
 8005778:	4626      	mov	r6, r4
 800577a:	2e00      	cmp	r6, #0
 800577c:	d140      	bne.n	8005800 <_malloc_r+0xcc>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	4631      	mov	r1, r6
 8005782:	4638      	mov	r0, r7
 8005784:	eb04 0803 	add.w	r8, r4, r3
 8005788:	f000 f9a4 	bl	8005ad4 <_sbrk_r>
 800578c:	4580      	cmp	r8, r0
 800578e:	d13a      	bne.n	8005806 <_malloc_r+0xd2>
 8005790:	6821      	ldr	r1, [r4, #0]
 8005792:	3503      	adds	r5, #3
 8005794:	1a6d      	subs	r5, r5, r1
 8005796:	f025 0503 	bic.w	r5, r5, #3
 800579a:	3508      	adds	r5, #8
 800579c:	2d0c      	cmp	r5, #12
 800579e:	bf38      	it	cc
 80057a0:	250c      	movcc	r5, #12
 80057a2:	4629      	mov	r1, r5
 80057a4:	4638      	mov	r0, r7
 80057a6:	f7ff ffa5 	bl	80056f4 <sbrk_aligned>
 80057aa:	3001      	adds	r0, #1
 80057ac:	d02b      	beq.n	8005806 <_malloc_r+0xd2>
 80057ae:	6823      	ldr	r3, [r4, #0]
 80057b0:	442b      	add	r3, r5
 80057b2:	6023      	str	r3, [r4, #0]
 80057b4:	e00e      	b.n	80057d4 <_malloc_r+0xa0>
 80057b6:	6822      	ldr	r2, [r4, #0]
 80057b8:	1b52      	subs	r2, r2, r5
 80057ba:	d41e      	bmi.n	80057fa <_malloc_r+0xc6>
 80057bc:	2a0b      	cmp	r2, #11
 80057be:	d916      	bls.n	80057ee <_malloc_r+0xba>
 80057c0:	1961      	adds	r1, r4, r5
 80057c2:	42a3      	cmp	r3, r4
 80057c4:	6025      	str	r5, [r4, #0]
 80057c6:	bf18      	it	ne
 80057c8:	6059      	strne	r1, [r3, #4]
 80057ca:	6863      	ldr	r3, [r4, #4]
 80057cc:	bf08      	it	eq
 80057ce:	6031      	streq	r1, [r6, #0]
 80057d0:	5162      	str	r2, [r4, r5]
 80057d2:	604b      	str	r3, [r1, #4]
 80057d4:	4638      	mov	r0, r7
 80057d6:	f104 060b 	add.w	r6, r4, #11
 80057da:	f000 f9ed 	bl	8005bb8 <__malloc_unlock>
 80057de:	f026 0607 	bic.w	r6, r6, #7
 80057e2:	1d23      	adds	r3, r4, #4
 80057e4:	1af2      	subs	r2, r6, r3
 80057e6:	d0b6      	beq.n	8005756 <_malloc_r+0x22>
 80057e8:	1b9b      	subs	r3, r3, r6
 80057ea:	50a3      	str	r3, [r4, r2]
 80057ec:	e7b3      	b.n	8005756 <_malloc_r+0x22>
 80057ee:	6862      	ldr	r2, [r4, #4]
 80057f0:	42a3      	cmp	r3, r4
 80057f2:	bf0c      	ite	eq
 80057f4:	6032      	streq	r2, [r6, #0]
 80057f6:	605a      	strne	r2, [r3, #4]
 80057f8:	e7ec      	b.n	80057d4 <_malloc_r+0xa0>
 80057fa:	4623      	mov	r3, r4
 80057fc:	6864      	ldr	r4, [r4, #4]
 80057fe:	e7b2      	b.n	8005766 <_malloc_r+0x32>
 8005800:	4634      	mov	r4, r6
 8005802:	6876      	ldr	r6, [r6, #4]
 8005804:	e7b9      	b.n	800577a <_malloc_r+0x46>
 8005806:	230c      	movs	r3, #12
 8005808:	603b      	str	r3, [r7, #0]
 800580a:	4638      	mov	r0, r7
 800580c:	f000 f9d4 	bl	8005bb8 <__malloc_unlock>
 8005810:	e7a1      	b.n	8005756 <_malloc_r+0x22>
 8005812:	6025      	str	r5, [r4, #0]
 8005814:	e7de      	b.n	80057d4 <_malloc_r+0xa0>
 8005816:	bf00      	nop
 8005818:	20000360 	.word	0x20000360

0800581c <__ssputs_r>:
 800581c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005820:	688e      	ldr	r6, [r1, #8]
 8005822:	429e      	cmp	r6, r3
 8005824:	4682      	mov	sl, r0
 8005826:	460c      	mov	r4, r1
 8005828:	4690      	mov	r8, r2
 800582a:	461f      	mov	r7, r3
 800582c:	d838      	bhi.n	80058a0 <__ssputs_r+0x84>
 800582e:	898a      	ldrh	r2, [r1, #12]
 8005830:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005834:	d032      	beq.n	800589c <__ssputs_r+0x80>
 8005836:	6825      	ldr	r5, [r4, #0]
 8005838:	6909      	ldr	r1, [r1, #16]
 800583a:	eba5 0901 	sub.w	r9, r5, r1
 800583e:	6965      	ldr	r5, [r4, #20]
 8005840:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005844:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005848:	3301      	adds	r3, #1
 800584a:	444b      	add	r3, r9
 800584c:	106d      	asrs	r5, r5, #1
 800584e:	429d      	cmp	r5, r3
 8005850:	bf38      	it	cc
 8005852:	461d      	movcc	r5, r3
 8005854:	0553      	lsls	r3, r2, #21
 8005856:	d531      	bpl.n	80058bc <__ssputs_r+0xa0>
 8005858:	4629      	mov	r1, r5
 800585a:	f7ff ff6b 	bl	8005734 <_malloc_r>
 800585e:	4606      	mov	r6, r0
 8005860:	b950      	cbnz	r0, 8005878 <__ssputs_r+0x5c>
 8005862:	230c      	movs	r3, #12
 8005864:	f8ca 3000 	str.w	r3, [sl]
 8005868:	89a3      	ldrh	r3, [r4, #12]
 800586a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800586e:	81a3      	strh	r3, [r4, #12]
 8005870:	f04f 30ff 	mov.w	r0, #4294967295
 8005874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005878:	6921      	ldr	r1, [r4, #16]
 800587a:	464a      	mov	r2, r9
 800587c:	f7ff fb46 	bl	8004f0c <memcpy>
 8005880:	89a3      	ldrh	r3, [r4, #12]
 8005882:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800588a:	81a3      	strh	r3, [r4, #12]
 800588c:	6126      	str	r6, [r4, #16]
 800588e:	6165      	str	r5, [r4, #20]
 8005890:	444e      	add	r6, r9
 8005892:	eba5 0509 	sub.w	r5, r5, r9
 8005896:	6026      	str	r6, [r4, #0]
 8005898:	60a5      	str	r5, [r4, #8]
 800589a:	463e      	mov	r6, r7
 800589c:	42be      	cmp	r6, r7
 800589e:	d900      	bls.n	80058a2 <__ssputs_r+0x86>
 80058a0:	463e      	mov	r6, r7
 80058a2:	6820      	ldr	r0, [r4, #0]
 80058a4:	4632      	mov	r2, r6
 80058a6:	4641      	mov	r1, r8
 80058a8:	f000 f966 	bl	8005b78 <memmove>
 80058ac:	68a3      	ldr	r3, [r4, #8]
 80058ae:	1b9b      	subs	r3, r3, r6
 80058b0:	60a3      	str	r3, [r4, #8]
 80058b2:	6823      	ldr	r3, [r4, #0]
 80058b4:	4433      	add	r3, r6
 80058b6:	6023      	str	r3, [r4, #0]
 80058b8:	2000      	movs	r0, #0
 80058ba:	e7db      	b.n	8005874 <__ssputs_r+0x58>
 80058bc:	462a      	mov	r2, r5
 80058be:	f000 f981 	bl	8005bc4 <_realloc_r>
 80058c2:	4606      	mov	r6, r0
 80058c4:	2800      	cmp	r0, #0
 80058c6:	d1e1      	bne.n	800588c <__ssputs_r+0x70>
 80058c8:	6921      	ldr	r1, [r4, #16]
 80058ca:	4650      	mov	r0, sl
 80058cc:	f7ff fec6 	bl	800565c <_free_r>
 80058d0:	e7c7      	b.n	8005862 <__ssputs_r+0x46>
	...

080058d4 <_svfiprintf_r>:
 80058d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d8:	4698      	mov	r8, r3
 80058da:	898b      	ldrh	r3, [r1, #12]
 80058dc:	061b      	lsls	r3, r3, #24
 80058de:	b09d      	sub	sp, #116	; 0x74
 80058e0:	4607      	mov	r7, r0
 80058e2:	460d      	mov	r5, r1
 80058e4:	4614      	mov	r4, r2
 80058e6:	d50e      	bpl.n	8005906 <_svfiprintf_r+0x32>
 80058e8:	690b      	ldr	r3, [r1, #16]
 80058ea:	b963      	cbnz	r3, 8005906 <_svfiprintf_r+0x32>
 80058ec:	2140      	movs	r1, #64	; 0x40
 80058ee:	f7ff ff21 	bl	8005734 <_malloc_r>
 80058f2:	6028      	str	r0, [r5, #0]
 80058f4:	6128      	str	r0, [r5, #16]
 80058f6:	b920      	cbnz	r0, 8005902 <_svfiprintf_r+0x2e>
 80058f8:	230c      	movs	r3, #12
 80058fa:	603b      	str	r3, [r7, #0]
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	e0d1      	b.n	8005aa6 <_svfiprintf_r+0x1d2>
 8005902:	2340      	movs	r3, #64	; 0x40
 8005904:	616b      	str	r3, [r5, #20]
 8005906:	2300      	movs	r3, #0
 8005908:	9309      	str	r3, [sp, #36]	; 0x24
 800590a:	2320      	movs	r3, #32
 800590c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005910:	f8cd 800c 	str.w	r8, [sp, #12]
 8005914:	2330      	movs	r3, #48	; 0x30
 8005916:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005ac0 <_svfiprintf_r+0x1ec>
 800591a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800591e:	f04f 0901 	mov.w	r9, #1
 8005922:	4623      	mov	r3, r4
 8005924:	469a      	mov	sl, r3
 8005926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800592a:	b10a      	cbz	r2, 8005930 <_svfiprintf_r+0x5c>
 800592c:	2a25      	cmp	r2, #37	; 0x25
 800592e:	d1f9      	bne.n	8005924 <_svfiprintf_r+0x50>
 8005930:	ebba 0b04 	subs.w	fp, sl, r4
 8005934:	d00b      	beq.n	800594e <_svfiprintf_r+0x7a>
 8005936:	465b      	mov	r3, fp
 8005938:	4622      	mov	r2, r4
 800593a:	4629      	mov	r1, r5
 800593c:	4638      	mov	r0, r7
 800593e:	f7ff ff6d 	bl	800581c <__ssputs_r>
 8005942:	3001      	adds	r0, #1
 8005944:	f000 80aa 	beq.w	8005a9c <_svfiprintf_r+0x1c8>
 8005948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800594a:	445a      	add	r2, fp
 800594c:	9209      	str	r2, [sp, #36]	; 0x24
 800594e:	f89a 3000 	ldrb.w	r3, [sl]
 8005952:	2b00      	cmp	r3, #0
 8005954:	f000 80a2 	beq.w	8005a9c <_svfiprintf_r+0x1c8>
 8005958:	2300      	movs	r3, #0
 800595a:	f04f 32ff 	mov.w	r2, #4294967295
 800595e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005962:	f10a 0a01 	add.w	sl, sl, #1
 8005966:	9304      	str	r3, [sp, #16]
 8005968:	9307      	str	r3, [sp, #28]
 800596a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800596e:	931a      	str	r3, [sp, #104]	; 0x68
 8005970:	4654      	mov	r4, sl
 8005972:	2205      	movs	r2, #5
 8005974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005978:	4851      	ldr	r0, [pc, #324]	; (8005ac0 <_svfiprintf_r+0x1ec>)
 800597a:	f7fa fc69 	bl	8000250 <memchr>
 800597e:	9a04      	ldr	r2, [sp, #16]
 8005980:	b9d8      	cbnz	r0, 80059ba <_svfiprintf_r+0xe6>
 8005982:	06d0      	lsls	r0, r2, #27
 8005984:	bf44      	itt	mi
 8005986:	2320      	movmi	r3, #32
 8005988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800598c:	0711      	lsls	r1, r2, #28
 800598e:	bf44      	itt	mi
 8005990:	232b      	movmi	r3, #43	; 0x2b
 8005992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005996:	f89a 3000 	ldrb.w	r3, [sl]
 800599a:	2b2a      	cmp	r3, #42	; 0x2a
 800599c:	d015      	beq.n	80059ca <_svfiprintf_r+0xf6>
 800599e:	9a07      	ldr	r2, [sp, #28]
 80059a0:	4654      	mov	r4, sl
 80059a2:	2000      	movs	r0, #0
 80059a4:	f04f 0c0a 	mov.w	ip, #10
 80059a8:	4621      	mov	r1, r4
 80059aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059ae:	3b30      	subs	r3, #48	; 0x30
 80059b0:	2b09      	cmp	r3, #9
 80059b2:	d94e      	bls.n	8005a52 <_svfiprintf_r+0x17e>
 80059b4:	b1b0      	cbz	r0, 80059e4 <_svfiprintf_r+0x110>
 80059b6:	9207      	str	r2, [sp, #28]
 80059b8:	e014      	b.n	80059e4 <_svfiprintf_r+0x110>
 80059ba:	eba0 0308 	sub.w	r3, r0, r8
 80059be:	fa09 f303 	lsl.w	r3, r9, r3
 80059c2:	4313      	orrs	r3, r2
 80059c4:	9304      	str	r3, [sp, #16]
 80059c6:	46a2      	mov	sl, r4
 80059c8:	e7d2      	b.n	8005970 <_svfiprintf_r+0x9c>
 80059ca:	9b03      	ldr	r3, [sp, #12]
 80059cc:	1d19      	adds	r1, r3, #4
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	9103      	str	r1, [sp, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	bfbb      	ittet	lt
 80059d6:	425b      	neglt	r3, r3
 80059d8:	f042 0202 	orrlt.w	r2, r2, #2
 80059dc:	9307      	strge	r3, [sp, #28]
 80059de:	9307      	strlt	r3, [sp, #28]
 80059e0:	bfb8      	it	lt
 80059e2:	9204      	strlt	r2, [sp, #16]
 80059e4:	7823      	ldrb	r3, [r4, #0]
 80059e6:	2b2e      	cmp	r3, #46	; 0x2e
 80059e8:	d10c      	bne.n	8005a04 <_svfiprintf_r+0x130>
 80059ea:	7863      	ldrb	r3, [r4, #1]
 80059ec:	2b2a      	cmp	r3, #42	; 0x2a
 80059ee:	d135      	bne.n	8005a5c <_svfiprintf_r+0x188>
 80059f0:	9b03      	ldr	r3, [sp, #12]
 80059f2:	1d1a      	adds	r2, r3, #4
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	9203      	str	r2, [sp, #12]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	bfb8      	it	lt
 80059fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a00:	3402      	adds	r4, #2
 8005a02:	9305      	str	r3, [sp, #20]
 8005a04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ad0 <_svfiprintf_r+0x1fc>
 8005a08:	7821      	ldrb	r1, [r4, #0]
 8005a0a:	2203      	movs	r2, #3
 8005a0c:	4650      	mov	r0, sl
 8005a0e:	f7fa fc1f 	bl	8000250 <memchr>
 8005a12:	b140      	cbz	r0, 8005a26 <_svfiprintf_r+0x152>
 8005a14:	2340      	movs	r3, #64	; 0x40
 8005a16:	eba0 000a 	sub.w	r0, r0, sl
 8005a1a:	fa03 f000 	lsl.w	r0, r3, r0
 8005a1e:	9b04      	ldr	r3, [sp, #16]
 8005a20:	4303      	orrs	r3, r0
 8005a22:	3401      	adds	r4, #1
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a2a:	4826      	ldr	r0, [pc, #152]	; (8005ac4 <_svfiprintf_r+0x1f0>)
 8005a2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a30:	2206      	movs	r2, #6
 8005a32:	f7fa fc0d 	bl	8000250 <memchr>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	d038      	beq.n	8005aac <_svfiprintf_r+0x1d8>
 8005a3a:	4b23      	ldr	r3, [pc, #140]	; (8005ac8 <_svfiprintf_r+0x1f4>)
 8005a3c:	bb1b      	cbnz	r3, 8005a86 <_svfiprintf_r+0x1b2>
 8005a3e:	9b03      	ldr	r3, [sp, #12]
 8005a40:	3307      	adds	r3, #7
 8005a42:	f023 0307 	bic.w	r3, r3, #7
 8005a46:	3308      	adds	r3, #8
 8005a48:	9303      	str	r3, [sp, #12]
 8005a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a4c:	4433      	add	r3, r6
 8005a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8005a50:	e767      	b.n	8005922 <_svfiprintf_r+0x4e>
 8005a52:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a56:	460c      	mov	r4, r1
 8005a58:	2001      	movs	r0, #1
 8005a5a:	e7a5      	b.n	80059a8 <_svfiprintf_r+0xd4>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	3401      	adds	r4, #1
 8005a60:	9305      	str	r3, [sp, #20]
 8005a62:	4619      	mov	r1, r3
 8005a64:	f04f 0c0a 	mov.w	ip, #10
 8005a68:	4620      	mov	r0, r4
 8005a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a6e:	3a30      	subs	r2, #48	; 0x30
 8005a70:	2a09      	cmp	r2, #9
 8005a72:	d903      	bls.n	8005a7c <_svfiprintf_r+0x1a8>
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0c5      	beq.n	8005a04 <_svfiprintf_r+0x130>
 8005a78:	9105      	str	r1, [sp, #20]
 8005a7a:	e7c3      	b.n	8005a04 <_svfiprintf_r+0x130>
 8005a7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a80:	4604      	mov	r4, r0
 8005a82:	2301      	movs	r3, #1
 8005a84:	e7f0      	b.n	8005a68 <_svfiprintf_r+0x194>
 8005a86:	ab03      	add	r3, sp, #12
 8005a88:	9300      	str	r3, [sp, #0]
 8005a8a:	462a      	mov	r2, r5
 8005a8c:	4b0f      	ldr	r3, [pc, #60]	; (8005acc <_svfiprintf_r+0x1f8>)
 8005a8e:	a904      	add	r1, sp, #16
 8005a90:	4638      	mov	r0, r7
 8005a92:	f7fe f861 	bl	8003b58 <_printf_float>
 8005a96:	1c42      	adds	r2, r0, #1
 8005a98:	4606      	mov	r6, r0
 8005a9a:	d1d6      	bne.n	8005a4a <_svfiprintf_r+0x176>
 8005a9c:	89ab      	ldrh	r3, [r5, #12]
 8005a9e:	065b      	lsls	r3, r3, #25
 8005aa0:	f53f af2c 	bmi.w	80058fc <_svfiprintf_r+0x28>
 8005aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aa6:	b01d      	add	sp, #116	; 0x74
 8005aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aac:	ab03      	add	r3, sp, #12
 8005aae:	9300      	str	r3, [sp, #0]
 8005ab0:	462a      	mov	r2, r5
 8005ab2:	4b06      	ldr	r3, [pc, #24]	; (8005acc <_svfiprintf_r+0x1f8>)
 8005ab4:	a904      	add	r1, sp, #16
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	f7fe fada 	bl	8004070 <_printf_i>
 8005abc:	e7eb      	b.n	8005a96 <_svfiprintf_r+0x1c2>
 8005abe:	bf00      	nop
 8005ac0:	08006924 	.word	0x08006924
 8005ac4:	0800692e 	.word	0x0800692e
 8005ac8:	08003b59 	.word	0x08003b59
 8005acc:	0800581d 	.word	0x0800581d
 8005ad0:	0800692a 	.word	0x0800692a

08005ad4 <_sbrk_r>:
 8005ad4:	b538      	push	{r3, r4, r5, lr}
 8005ad6:	4d06      	ldr	r5, [pc, #24]	; (8005af0 <_sbrk_r+0x1c>)
 8005ad8:	2300      	movs	r3, #0
 8005ada:	4604      	mov	r4, r0
 8005adc:	4608      	mov	r0, r1
 8005ade:	602b      	str	r3, [r5, #0]
 8005ae0:	f7fb fa36 	bl	8000f50 <_sbrk>
 8005ae4:	1c43      	adds	r3, r0, #1
 8005ae6:	d102      	bne.n	8005aee <_sbrk_r+0x1a>
 8005ae8:	682b      	ldr	r3, [r5, #0]
 8005aea:	b103      	cbz	r3, 8005aee <_sbrk_r+0x1a>
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	bd38      	pop	{r3, r4, r5, pc}
 8005af0:	20000368 	.word	0x20000368

08005af4 <__assert_func>:
 8005af4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005af6:	4614      	mov	r4, r2
 8005af8:	461a      	mov	r2, r3
 8005afa:	4b09      	ldr	r3, [pc, #36]	; (8005b20 <__assert_func+0x2c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4605      	mov	r5, r0
 8005b00:	68d8      	ldr	r0, [r3, #12]
 8005b02:	b14c      	cbz	r4, 8005b18 <__assert_func+0x24>
 8005b04:	4b07      	ldr	r3, [pc, #28]	; (8005b24 <__assert_func+0x30>)
 8005b06:	9100      	str	r1, [sp, #0]
 8005b08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b0c:	4906      	ldr	r1, [pc, #24]	; (8005b28 <__assert_func+0x34>)
 8005b0e:	462b      	mov	r3, r5
 8005b10:	f000 f80e 	bl	8005b30 <fiprintf>
 8005b14:	f000 faac 	bl	8006070 <abort>
 8005b18:	4b04      	ldr	r3, [pc, #16]	; (8005b2c <__assert_func+0x38>)
 8005b1a:	461c      	mov	r4, r3
 8005b1c:	e7f3      	b.n	8005b06 <__assert_func+0x12>
 8005b1e:	bf00      	nop
 8005b20:	20000020 	.word	0x20000020
 8005b24:	08006935 	.word	0x08006935
 8005b28:	08006942 	.word	0x08006942
 8005b2c:	08006970 	.word	0x08006970

08005b30 <fiprintf>:
 8005b30:	b40e      	push	{r1, r2, r3}
 8005b32:	b503      	push	{r0, r1, lr}
 8005b34:	4601      	mov	r1, r0
 8005b36:	ab03      	add	r3, sp, #12
 8005b38:	4805      	ldr	r0, [pc, #20]	; (8005b50 <fiprintf+0x20>)
 8005b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b3e:	6800      	ldr	r0, [r0, #0]
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	f000 f897 	bl	8005c74 <_vfiprintf_r>
 8005b46:	b002      	add	sp, #8
 8005b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b4c:	b003      	add	sp, #12
 8005b4e:	4770      	bx	lr
 8005b50:	20000020 	.word	0x20000020

08005b54 <__ascii_mbtowc>:
 8005b54:	b082      	sub	sp, #8
 8005b56:	b901      	cbnz	r1, 8005b5a <__ascii_mbtowc+0x6>
 8005b58:	a901      	add	r1, sp, #4
 8005b5a:	b142      	cbz	r2, 8005b6e <__ascii_mbtowc+0x1a>
 8005b5c:	b14b      	cbz	r3, 8005b72 <__ascii_mbtowc+0x1e>
 8005b5e:	7813      	ldrb	r3, [r2, #0]
 8005b60:	600b      	str	r3, [r1, #0]
 8005b62:	7812      	ldrb	r2, [r2, #0]
 8005b64:	1e10      	subs	r0, r2, #0
 8005b66:	bf18      	it	ne
 8005b68:	2001      	movne	r0, #1
 8005b6a:	b002      	add	sp, #8
 8005b6c:	4770      	bx	lr
 8005b6e:	4610      	mov	r0, r2
 8005b70:	e7fb      	b.n	8005b6a <__ascii_mbtowc+0x16>
 8005b72:	f06f 0001 	mvn.w	r0, #1
 8005b76:	e7f8      	b.n	8005b6a <__ascii_mbtowc+0x16>

08005b78 <memmove>:
 8005b78:	4288      	cmp	r0, r1
 8005b7a:	b510      	push	{r4, lr}
 8005b7c:	eb01 0402 	add.w	r4, r1, r2
 8005b80:	d902      	bls.n	8005b88 <memmove+0x10>
 8005b82:	4284      	cmp	r4, r0
 8005b84:	4623      	mov	r3, r4
 8005b86:	d807      	bhi.n	8005b98 <memmove+0x20>
 8005b88:	1e43      	subs	r3, r0, #1
 8005b8a:	42a1      	cmp	r1, r4
 8005b8c:	d008      	beq.n	8005ba0 <memmove+0x28>
 8005b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b96:	e7f8      	b.n	8005b8a <memmove+0x12>
 8005b98:	4402      	add	r2, r0
 8005b9a:	4601      	mov	r1, r0
 8005b9c:	428a      	cmp	r2, r1
 8005b9e:	d100      	bne.n	8005ba2 <memmove+0x2a>
 8005ba0:	bd10      	pop	{r4, pc}
 8005ba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ba6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005baa:	e7f7      	b.n	8005b9c <memmove+0x24>

08005bac <__malloc_lock>:
 8005bac:	4801      	ldr	r0, [pc, #4]	; (8005bb4 <__malloc_lock+0x8>)
 8005bae:	f000 bc1f 	b.w	80063f0 <__retarget_lock_acquire_recursive>
 8005bb2:	bf00      	nop
 8005bb4:	2000036c 	.word	0x2000036c

08005bb8 <__malloc_unlock>:
 8005bb8:	4801      	ldr	r0, [pc, #4]	; (8005bc0 <__malloc_unlock+0x8>)
 8005bba:	f000 bc1a 	b.w	80063f2 <__retarget_lock_release_recursive>
 8005bbe:	bf00      	nop
 8005bc0:	2000036c 	.word	0x2000036c

08005bc4 <_realloc_r>:
 8005bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bc8:	4680      	mov	r8, r0
 8005bca:	4614      	mov	r4, r2
 8005bcc:	460e      	mov	r6, r1
 8005bce:	b921      	cbnz	r1, 8005bda <_realloc_r+0x16>
 8005bd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd4:	4611      	mov	r1, r2
 8005bd6:	f7ff bdad 	b.w	8005734 <_malloc_r>
 8005bda:	b92a      	cbnz	r2, 8005be8 <_realloc_r+0x24>
 8005bdc:	f7ff fd3e 	bl	800565c <_free_r>
 8005be0:	4625      	mov	r5, r4
 8005be2:	4628      	mov	r0, r5
 8005be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005be8:	f000 fc6a 	bl	80064c0 <_malloc_usable_size_r>
 8005bec:	4284      	cmp	r4, r0
 8005bee:	4607      	mov	r7, r0
 8005bf0:	d802      	bhi.n	8005bf8 <_realloc_r+0x34>
 8005bf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bf6:	d812      	bhi.n	8005c1e <_realloc_r+0x5a>
 8005bf8:	4621      	mov	r1, r4
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	f7ff fd9a 	bl	8005734 <_malloc_r>
 8005c00:	4605      	mov	r5, r0
 8005c02:	2800      	cmp	r0, #0
 8005c04:	d0ed      	beq.n	8005be2 <_realloc_r+0x1e>
 8005c06:	42bc      	cmp	r4, r7
 8005c08:	4622      	mov	r2, r4
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	bf28      	it	cs
 8005c0e:	463a      	movcs	r2, r7
 8005c10:	f7ff f97c 	bl	8004f0c <memcpy>
 8005c14:	4631      	mov	r1, r6
 8005c16:	4640      	mov	r0, r8
 8005c18:	f7ff fd20 	bl	800565c <_free_r>
 8005c1c:	e7e1      	b.n	8005be2 <_realloc_r+0x1e>
 8005c1e:	4635      	mov	r5, r6
 8005c20:	e7df      	b.n	8005be2 <_realloc_r+0x1e>

08005c22 <__sfputc_r>:
 8005c22:	6893      	ldr	r3, [r2, #8]
 8005c24:	3b01      	subs	r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	b410      	push	{r4}
 8005c2a:	6093      	str	r3, [r2, #8]
 8005c2c:	da08      	bge.n	8005c40 <__sfputc_r+0x1e>
 8005c2e:	6994      	ldr	r4, [r2, #24]
 8005c30:	42a3      	cmp	r3, r4
 8005c32:	db01      	blt.n	8005c38 <__sfputc_r+0x16>
 8005c34:	290a      	cmp	r1, #10
 8005c36:	d103      	bne.n	8005c40 <__sfputc_r+0x1e>
 8005c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c3c:	f000 b94a 	b.w	8005ed4 <__swbuf_r>
 8005c40:	6813      	ldr	r3, [r2, #0]
 8005c42:	1c58      	adds	r0, r3, #1
 8005c44:	6010      	str	r0, [r2, #0]
 8005c46:	7019      	strb	r1, [r3, #0]
 8005c48:	4608      	mov	r0, r1
 8005c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <__sfputs_r>:
 8005c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c52:	4606      	mov	r6, r0
 8005c54:	460f      	mov	r7, r1
 8005c56:	4614      	mov	r4, r2
 8005c58:	18d5      	adds	r5, r2, r3
 8005c5a:	42ac      	cmp	r4, r5
 8005c5c:	d101      	bne.n	8005c62 <__sfputs_r+0x12>
 8005c5e:	2000      	movs	r0, #0
 8005c60:	e007      	b.n	8005c72 <__sfputs_r+0x22>
 8005c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c66:	463a      	mov	r2, r7
 8005c68:	4630      	mov	r0, r6
 8005c6a:	f7ff ffda 	bl	8005c22 <__sfputc_r>
 8005c6e:	1c43      	adds	r3, r0, #1
 8005c70:	d1f3      	bne.n	8005c5a <__sfputs_r+0xa>
 8005c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005c74 <_vfiprintf_r>:
 8005c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c78:	460d      	mov	r5, r1
 8005c7a:	b09d      	sub	sp, #116	; 0x74
 8005c7c:	4614      	mov	r4, r2
 8005c7e:	4698      	mov	r8, r3
 8005c80:	4606      	mov	r6, r0
 8005c82:	b118      	cbz	r0, 8005c8c <_vfiprintf_r+0x18>
 8005c84:	6983      	ldr	r3, [r0, #24]
 8005c86:	b90b      	cbnz	r3, 8005c8c <_vfiprintf_r+0x18>
 8005c88:	f000 fb14 	bl	80062b4 <__sinit>
 8005c8c:	4b89      	ldr	r3, [pc, #548]	; (8005eb4 <_vfiprintf_r+0x240>)
 8005c8e:	429d      	cmp	r5, r3
 8005c90:	d11b      	bne.n	8005cca <_vfiprintf_r+0x56>
 8005c92:	6875      	ldr	r5, [r6, #4]
 8005c94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c96:	07d9      	lsls	r1, r3, #31
 8005c98:	d405      	bmi.n	8005ca6 <_vfiprintf_r+0x32>
 8005c9a:	89ab      	ldrh	r3, [r5, #12]
 8005c9c:	059a      	lsls	r2, r3, #22
 8005c9e:	d402      	bmi.n	8005ca6 <_vfiprintf_r+0x32>
 8005ca0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ca2:	f000 fba5 	bl	80063f0 <__retarget_lock_acquire_recursive>
 8005ca6:	89ab      	ldrh	r3, [r5, #12]
 8005ca8:	071b      	lsls	r3, r3, #28
 8005caa:	d501      	bpl.n	8005cb0 <_vfiprintf_r+0x3c>
 8005cac:	692b      	ldr	r3, [r5, #16]
 8005cae:	b9eb      	cbnz	r3, 8005cec <_vfiprintf_r+0x78>
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	4630      	mov	r0, r6
 8005cb4:	f000 f96e 	bl	8005f94 <__swsetup_r>
 8005cb8:	b1c0      	cbz	r0, 8005cec <_vfiprintf_r+0x78>
 8005cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cbc:	07dc      	lsls	r4, r3, #31
 8005cbe:	d50e      	bpl.n	8005cde <_vfiprintf_r+0x6a>
 8005cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc4:	b01d      	add	sp, #116	; 0x74
 8005cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cca:	4b7b      	ldr	r3, [pc, #492]	; (8005eb8 <_vfiprintf_r+0x244>)
 8005ccc:	429d      	cmp	r5, r3
 8005cce:	d101      	bne.n	8005cd4 <_vfiprintf_r+0x60>
 8005cd0:	68b5      	ldr	r5, [r6, #8]
 8005cd2:	e7df      	b.n	8005c94 <_vfiprintf_r+0x20>
 8005cd4:	4b79      	ldr	r3, [pc, #484]	; (8005ebc <_vfiprintf_r+0x248>)
 8005cd6:	429d      	cmp	r5, r3
 8005cd8:	bf08      	it	eq
 8005cda:	68f5      	ldreq	r5, [r6, #12]
 8005cdc:	e7da      	b.n	8005c94 <_vfiprintf_r+0x20>
 8005cde:	89ab      	ldrh	r3, [r5, #12]
 8005ce0:	0598      	lsls	r0, r3, #22
 8005ce2:	d4ed      	bmi.n	8005cc0 <_vfiprintf_r+0x4c>
 8005ce4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ce6:	f000 fb84 	bl	80063f2 <__retarget_lock_release_recursive>
 8005cea:	e7e9      	b.n	8005cc0 <_vfiprintf_r+0x4c>
 8005cec:	2300      	movs	r3, #0
 8005cee:	9309      	str	r3, [sp, #36]	; 0x24
 8005cf0:	2320      	movs	r3, #32
 8005cf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cfa:	2330      	movs	r3, #48	; 0x30
 8005cfc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ec0 <_vfiprintf_r+0x24c>
 8005d00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d04:	f04f 0901 	mov.w	r9, #1
 8005d08:	4623      	mov	r3, r4
 8005d0a:	469a      	mov	sl, r3
 8005d0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d10:	b10a      	cbz	r2, 8005d16 <_vfiprintf_r+0xa2>
 8005d12:	2a25      	cmp	r2, #37	; 0x25
 8005d14:	d1f9      	bne.n	8005d0a <_vfiprintf_r+0x96>
 8005d16:	ebba 0b04 	subs.w	fp, sl, r4
 8005d1a:	d00b      	beq.n	8005d34 <_vfiprintf_r+0xc0>
 8005d1c:	465b      	mov	r3, fp
 8005d1e:	4622      	mov	r2, r4
 8005d20:	4629      	mov	r1, r5
 8005d22:	4630      	mov	r0, r6
 8005d24:	f7ff ff94 	bl	8005c50 <__sfputs_r>
 8005d28:	3001      	adds	r0, #1
 8005d2a:	f000 80aa 	beq.w	8005e82 <_vfiprintf_r+0x20e>
 8005d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d30:	445a      	add	r2, fp
 8005d32:	9209      	str	r2, [sp, #36]	; 0x24
 8005d34:	f89a 3000 	ldrb.w	r3, [sl]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 80a2 	beq.w	8005e82 <_vfiprintf_r+0x20e>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	f04f 32ff 	mov.w	r2, #4294967295
 8005d44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d48:	f10a 0a01 	add.w	sl, sl, #1
 8005d4c:	9304      	str	r3, [sp, #16]
 8005d4e:	9307      	str	r3, [sp, #28]
 8005d50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d54:	931a      	str	r3, [sp, #104]	; 0x68
 8005d56:	4654      	mov	r4, sl
 8005d58:	2205      	movs	r2, #5
 8005d5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d5e:	4858      	ldr	r0, [pc, #352]	; (8005ec0 <_vfiprintf_r+0x24c>)
 8005d60:	f7fa fa76 	bl	8000250 <memchr>
 8005d64:	9a04      	ldr	r2, [sp, #16]
 8005d66:	b9d8      	cbnz	r0, 8005da0 <_vfiprintf_r+0x12c>
 8005d68:	06d1      	lsls	r1, r2, #27
 8005d6a:	bf44      	itt	mi
 8005d6c:	2320      	movmi	r3, #32
 8005d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d72:	0713      	lsls	r3, r2, #28
 8005d74:	bf44      	itt	mi
 8005d76:	232b      	movmi	r3, #43	; 0x2b
 8005d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8005d80:	2b2a      	cmp	r3, #42	; 0x2a
 8005d82:	d015      	beq.n	8005db0 <_vfiprintf_r+0x13c>
 8005d84:	9a07      	ldr	r2, [sp, #28]
 8005d86:	4654      	mov	r4, sl
 8005d88:	2000      	movs	r0, #0
 8005d8a:	f04f 0c0a 	mov.w	ip, #10
 8005d8e:	4621      	mov	r1, r4
 8005d90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d94:	3b30      	subs	r3, #48	; 0x30
 8005d96:	2b09      	cmp	r3, #9
 8005d98:	d94e      	bls.n	8005e38 <_vfiprintf_r+0x1c4>
 8005d9a:	b1b0      	cbz	r0, 8005dca <_vfiprintf_r+0x156>
 8005d9c:	9207      	str	r2, [sp, #28]
 8005d9e:	e014      	b.n	8005dca <_vfiprintf_r+0x156>
 8005da0:	eba0 0308 	sub.w	r3, r0, r8
 8005da4:	fa09 f303 	lsl.w	r3, r9, r3
 8005da8:	4313      	orrs	r3, r2
 8005daa:	9304      	str	r3, [sp, #16]
 8005dac:	46a2      	mov	sl, r4
 8005dae:	e7d2      	b.n	8005d56 <_vfiprintf_r+0xe2>
 8005db0:	9b03      	ldr	r3, [sp, #12]
 8005db2:	1d19      	adds	r1, r3, #4
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	9103      	str	r1, [sp, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	bfbb      	ittet	lt
 8005dbc:	425b      	neglt	r3, r3
 8005dbe:	f042 0202 	orrlt.w	r2, r2, #2
 8005dc2:	9307      	strge	r3, [sp, #28]
 8005dc4:	9307      	strlt	r3, [sp, #28]
 8005dc6:	bfb8      	it	lt
 8005dc8:	9204      	strlt	r2, [sp, #16]
 8005dca:	7823      	ldrb	r3, [r4, #0]
 8005dcc:	2b2e      	cmp	r3, #46	; 0x2e
 8005dce:	d10c      	bne.n	8005dea <_vfiprintf_r+0x176>
 8005dd0:	7863      	ldrb	r3, [r4, #1]
 8005dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8005dd4:	d135      	bne.n	8005e42 <_vfiprintf_r+0x1ce>
 8005dd6:	9b03      	ldr	r3, [sp, #12]
 8005dd8:	1d1a      	adds	r2, r3, #4
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	9203      	str	r2, [sp, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	bfb8      	it	lt
 8005de2:	f04f 33ff 	movlt.w	r3, #4294967295
 8005de6:	3402      	adds	r4, #2
 8005de8:	9305      	str	r3, [sp, #20]
 8005dea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ed0 <_vfiprintf_r+0x25c>
 8005dee:	7821      	ldrb	r1, [r4, #0]
 8005df0:	2203      	movs	r2, #3
 8005df2:	4650      	mov	r0, sl
 8005df4:	f7fa fa2c 	bl	8000250 <memchr>
 8005df8:	b140      	cbz	r0, 8005e0c <_vfiprintf_r+0x198>
 8005dfa:	2340      	movs	r3, #64	; 0x40
 8005dfc:	eba0 000a 	sub.w	r0, r0, sl
 8005e00:	fa03 f000 	lsl.w	r0, r3, r0
 8005e04:	9b04      	ldr	r3, [sp, #16]
 8005e06:	4303      	orrs	r3, r0
 8005e08:	3401      	adds	r4, #1
 8005e0a:	9304      	str	r3, [sp, #16]
 8005e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e10:	482c      	ldr	r0, [pc, #176]	; (8005ec4 <_vfiprintf_r+0x250>)
 8005e12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e16:	2206      	movs	r2, #6
 8005e18:	f7fa fa1a 	bl	8000250 <memchr>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	d03f      	beq.n	8005ea0 <_vfiprintf_r+0x22c>
 8005e20:	4b29      	ldr	r3, [pc, #164]	; (8005ec8 <_vfiprintf_r+0x254>)
 8005e22:	bb1b      	cbnz	r3, 8005e6c <_vfiprintf_r+0x1f8>
 8005e24:	9b03      	ldr	r3, [sp, #12]
 8005e26:	3307      	adds	r3, #7
 8005e28:	f023 0307 	bic.w	r3, r3, #7
 8005e2c:	3308      	adds	r3, #8
 8005e2e:	9303      	str	r3, [sp, #12]
 8005e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e32:	443b      	add	r3, r7
 8005e34:	9309      	str	r3, [sp, #36]	; 0x24
 8005e36:	e767      	b.n	8005d08 <_vfiprintf_r+0x94>
 8005e38:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e3c:	460c      	mov	r4, r1
 8005e3e:	2001      	movs	r0, #1
 8005e40:	e7a5      	b.n	8005d8e <_vfiprintf_r+0x11a>
 8005e42:	2300      	movs	r3, #0
 8005e44:	3401      	adds	r4, #1
 8005e46:	9305      	str	r3, [sp, #20]
 8005e48:	4619      	mov	r1, r3
 8005e4a:	f04f 0c0a 	mov.w	ip, #10
 8005e4e:	4620      	mov	r0, r4
 8005e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e54:	3a30      	subs	r2, #48	; 0x30
 8005e56:	2a09      	cmp	r2, #9
 8005e58:	d903      	bls.n	8005e62 <_vfiprintf_r+0x1ee>
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d0c5      	beq.n	8005dea <_vfiprintf_r+0x176>
 8005e5e:	9105      	str	r1, [sp, #20]
 8005e60:	e7c3      	b.n	8005dea <_vfiprintf_r+0x176>
 8005e62:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e66:	4604      	mov	r4, r0
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e7f0      	b.n	8005e4e <_vfiprintf_r+0x1da>
 8005e6c:	ab03      	add	r3, sp, #12
 8005e6e:	9300      	str	r3, [sp, #0]
 8005e70:	462a      	mov	r2, r5
 8005e72:	4b16      	ldr	r3, [pc, #88]	; (8005ecc <_vfiprintf_r+0x258>)
 8005e74:	a904      	add	r1, sp, #16
 8005e76:	4630      	mov	r0, r6
 8005e78:	f7fd fe6e 	bl	8003b58 <_printf_float>
 8005e7c:	4607      	mov	r7, r0
 8005e7e:	1c78      	adds	r0, r7, #1
 8005e80:	d1d6      	bne.n	8005e30 <_vfiprintf_r+0x1bc>
 8005e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e84:	07d9      	lsls	r1, r3, #31
 8005e86:	d405      	bmi.n	8005e94 <_vfiprintf_r+0x220>
 8005e88:	89ab      	ldrh	r3, [r5, #12]
 8005e8a:	059a      	lsls	r2, r3, #22
 8005e8c:	d402      	bmi.n	8005e94 <_vfiprintf_r+0x220>
 8005e8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e90:	f000 faaf 	bl	80063f2 <__retarget_lock_release_recursive>
 8005e94:	89ab      	ldrh	r3, [r5, #12]
 8005e96:	065b      	lsls	r3, r3, #25
 8005e98:	f53f af12 	bmi.w	8005cc0 <_vfiprintf_r+0x4c>
 8005e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e9e:	e711      	b.n	8005cc4 <_vfiprintf_r+0x50>
 8005ea0:	ab03      	add	r3, sp, #12
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	462a      	mov	r2, r5
 8005ea6:	4b09      	ldr	r3, [pc, #36]	; (8005ecc <_vfiprintf_r+0x258>)
 8005ea8:	a904      	add	r1, sp, #16
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f7fe f8e0 	bl	8004070 <_printf_i>
 8005eb0:	e7e4      	b.n	8005e7c <_vfiprintf_r+0x208>
 8005eb2:	bf00      	nop
 8005eb4:	08006a9c 	.word	0x08006a9c
 8005eb8:	08006abc 	.word	0x08006abc
 8005ebc:	08006a7c 	.word	0x08006a7c
 8005ec0:	08006924 	.word	0x08006924
 8005ec4:	0800692e 	.word	0x0800692e
 8005ec8:	08003b59 	.word	0x08003b59
 8005ecc:	08005c51 	.word	0x08005c51
 8005ed0:	0800692a 	.word	0x0800692a

08005ed4 <__swbuf_r>:
 8005ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed6:	460e      	mov	r6, r1
 8005ed8:	4614      	mov	r4, r2
 8005eda:	4605      	mov	r5, r0
 8005edc:	b118      	cbz	r0, 8005ee6 <__swbuf_r+0x12>
 8005ede:	6983      	ldr	r3, [r0, #24]
 8005ee0:	b90b      	cbnz	r3, 8005ee6 <__swbuf_r+0x12>
 8005ee2:	f000 f9e7 	bl	80062b4 <__sinit>
 8005ee6:	4b21      	ldr	r3, [pc, #132]	; (8005f6c <__swbuf_r+0x98>)
 8005ee8:	429c      	cmp	r4, r3
 8005eea:	d12b      	bne.n	8005f44 <__swbuf_r+0x70>
 8005eec:	686c      	ldr	r4, [r5, #4]
 8005eee:	69a3      	ldr	r3, [r4, #24]
 8005ef0:	60a3      	str	r3, [r4, #8]
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	071a      	lsls	r2, r3, #28
 8005ef6:	d52f      	bpl.n	8005f58 <__swbuf_r+0x84>
 8005ef8:	6923      	ldr	r3, [r4, #16]
 8005efa:	b36b      	cbz	r3, 8005f58 <__swbuf_r+0x84>
 8005efc:	6923      	ldr	r3, [r4, #16]
 8005efe:	6820      	ldr	r0, [r4, #0]
 8005f00:	1ac0      	subs	r0, r0, r3
 8005f02:	6963      	ldr	r3, [r4, #20]
 8005f04:	b2f6      	uxtb	r6, r6
 8005f06:	4283      	cmp	r3, r0
 8005f08:	4637      	mov	r7, r6
 8005f0a:	dc04      	bgt.n	8005f16 <__swbuf_r+0x42>
 8005f0c:	4621      	mov	r1, r4
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f000 f93c 	bl	800618c <_fflush_r>
 8005f14:	bb30      	cbnz	r0, 8005f64 <__swbuf_r+0x90>
 8005f16:	68a3      	ldr	r3, [r4, #8]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	60a3      	str	r3, [r4, #8]
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	1c5a      	adds	r2, r3, #1
 8005f20:	6022      	str	r2, [r4, #0]
 8005f22:	701e      	strb	r6, [r3, #0]
 8005f24:	6963      	ldr	r3, [r4, #20]
 8005f26:	3001      	adds	r0, #1
 8005f28:	4283      	cmp	r3, r0
 8005f2a:	d004      	beq.n	8005f36 <__swbuf_r+0x62>
 8005f2c:	89a3      	ldrh	r3, [r4, #12]
 8005f2e:	07db      	lsls	r3, r3, #31
 8005f30:	d506      	bpl.n	8005f40 <__swbuf_r+0x6c>
 8005f32:	2e0a      	cmp	r6, #10
 8005f34:	d104      	bne.n	8005f40 <__swbuf_r+0x6c>
 8005f36:	4621      	mov	r1, r4
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f000 f927 	bl	800618c <_fflush_r>
 8005f3e:	b988      	cbnz	r0, 8005f64 <__swbuf_r+0x90>
 8005f40:	4638      	mov	r0, r7
 8005f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f44:	4b0a      	ldr	r3, [pc, #40]	; (8005f70 <__swbuf_r+0x9c>)
 8005f46:	429c      	cmp	r4, r3
 8005f48:	d101      	bne.n	8005f4e <__swbuf_r+0x7a>
 8005f4a:	68ac      	ldr	r4, [r5, #8]
 8005f4c:	e7cf      	b.n	8005eee <__swbuf_r+0x1a>
 8005f4e:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <__swbuf_r+0xa0>)
 8005f50:	429c      	cmp	r4, r3
 8005f52:	bf08      	it	eq
 8005f54:	68ec      	ldreq	r4, [r5, #12]
 8005f56:	e7ca      	b.n	8005eee <__swbuf_r+0x1a>
 8005f58:	4621      	mov	r1, r4
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	f000 f81a 	bl	8005f94 <__swsetup_r>
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d0cb      	beq.n	8005efc <__swbuf_r+0x28>
 8005f64:	f04f 37ff 	mov.w	r7, #4294967295
 8005f68:	e7ea      	b.n	8005f40 <__swbuf_r+0x6c>
 8005f6a:	bf00      	nop
 8005f6c:	08006a9c 	.word	0x08006a9c
 8005f70:	08006abc 	.word	0x08006abc
 8005f74:	08006a7c 	.word	0x08006a7c

08005f78 <__ascii_wctomb>:
 8005f78:	b149      	cbz	r1, 8005f8e <__ascii_wctomb+0x16>
 8005f7a:	2aff      	cmp	r2, #255	; 0xff
 8005f7c:	bf85      	ittet	hi
 8005f7e:	238a      	movhi	r3, #138	; 0x8a
 8005f80:	6003      	strhi	r3, [r0, #0]
 8005f82:	700a      	strbls	r2, [r1, #0]
 8005f84:	f04f 30ff 	movhi.w	r0, #4294967295
 8005f88:	bf98      	it	ls
 8005f8a:	2001      	movls	r0, #1
 8005f8c:	4770      	bx	lr
 8005f8e:	4608      	mov	r0, r1
 8005f90:	4770      	bx	lr
	...

08005f94 <__swsetup_r>:
 8005f94:	4b32      	ldr	r3, [pc, #200]	; (8006060 <__swsetup_r+0xcc>)
 8005f96:	b570      	push	{r4, r5, r6, lr}
 8005f98:	681d      	ldr	r5, [r3, #0]
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	b125      	cbz	r5, 8005faa <__swsetup_r+0x16>
 8005fa0:	69ab      	ldr	r3, [r5, #24]
 8005fa2:	b913      	cbnz	r3, 8005faa <__swsetup_r+0x16>
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	f000 f985 	bl	80062b4 <__sinit>
 8005faa:	4b2e      	ldr	r3, [pc, #184]	; (8006064 <__swsetup_r+0xd0>)
 8005fac:	429c      	cmp	r4, r3
 8005fae:	d10f      	bne.n	8005fd0 <__swsetup_r+0x3c>
 8005fb0:	686c      	ldr	r4, [r5, #4]
 8005fb2:	89a3      	ldrh	r3, [r4, #12]
 8005fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fb8:	0719      	lsls	r1, r3, #28
 8005fba:	d42c      	bmi.n	8006016 <__swsetup_r+0x82>
 8005fbc:	06dd      	lsls	r5, r3, #27
 8005fbe:	d411      	bmi.n	8005fe4 <__swsetup_r+0x50>
 8005fc0:	2309      	movs	r3, #9
 8005fc2:	6033      	str	r3, [r6, #0]
 8005fc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fc8:	81a3      	strh	r3, [r4, #12]
 8005fca:	f04f 30ff 	mov.w	r0, #4294967295
 8005fce:	e03e      	b.n	800604e <__swsetup_r+0xba>
 8005fd0:	4b25      	ldr	r3, [pc, #148]	; (8006068 <__swsetup_r+0xd4>)
 8005fd2:	429c      	cmp	r4, r3
 8005fd4:	d101      	bne.n	8005fda <__swsetup_r+0x46>
 8005fd6:	68ac      	ldr	r4, [r5, #8]
 8005fd8:	e7eb      	b.n	8005fb2 <__swsetup_r+0x1e>
 8005fda:	4b24      	ldr	r3, [pc, #144]	; (800606c <__swsetup_r+0xd8>)
 8005fdc:	429c      	cmp	r4, r3
 8005fde:	bf08      	it	eq
 8005fe0:	68ec      	ldreq	r4, [r5, #12]
 8005fe2:	e7e6      	b.n	8005fb2 <__swsetup_r+0x1e>
 8005fe4:	0758      	lsls	r0, r3, #29
 8005fe6:	d512      	bpl.n	800600e <__swsetup_r+0x7a>
 8005fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fea:	b141      	cbz	r1, 8005ffe <__swsetup_r+0x6a>
 8005fec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ff0:	4299      	cmp	r1, r3
 8005ff2:	d002      	beq.n	8005ffa <__swsetup_r+0x66>
 8005ff4:	4630      	mov	r0, r6
 8005ff6:	f7ff fb31 	bl	800565c <_free_r>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	6363      	str	r3, [r4, #52]	; 0x34
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	2300      	movs	r3, #0
 8006008:	6063      	str	r3, [r4, #4]
 800600a:	6923      	ldr	r3, [r4, #16]
 800600c:	6023      	str	r3, [r4, #0]
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	f043 0308 	orr.w	r3, r3, #8
 8006014:	81a3      	strh	r3, [r4, #12]
 8006016:	6923      	ldr	r3, [r4, #16]
 8006018:	b94b      	cbnz	r3, 800602e <__swsetup_r+0x9a>
 800601a:	89a3      	ldrh	r3, [r4, #12]
 800601c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006024:	d003      	beq.n	800602e <__swsetup_r+0x9a>
 8006026:	4621      	mov	r1, r4
 8006028:	4630      	mov	r0, r6
 800602a:	f000 fa09 	bl	8006440 <__smakebuf_r>
 800602e:	89a0      	ldrh	r0, [r4, #12]
 8006030:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006034:	f010 0301 	ands.w	r3, r0, #1
 8006038:	d00a      	beq.n	8006050 <__swsetup_r+0xbc>
 800603a:	2300      	movs	r3, #0
 800603c:	60a3      	str	r3, [r4, #8]
 800603e:	6963      	ldr	r3, [r4, #20]
 8006040:	425b      	negs	r3, r3
 8006042:	61a3      	str	r3, [r4, #24]
 8006044:	6923      	ldr	r3, [r4, #16]
 8006046:	b943      	cbnz	r3, 800605a <__swsetup_r+0xc6>
 8006048:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800604c:	d1ba      	bne.n	8005fc4 <__swsetup_r+0x30>
 800604e:	bd70      	pop	{r4, r5, r6, pc}
 8006050:	0781      	lsls	r1, r0, #30
 8006052:	bf58      	it	pl
 8006054:	6963      	ldrpl	r3, [r4, #20]
 8006056:	60a3      	str	r3, [r4, #8]
 8006058:	e7f4      	b.n	8006044 <__swsetup_r+0xb0>
 800605a:	2000      	movs	r0, #0
 800605c:	e7f7      	b.n	800604e <__swsetup_r+0xba>
 800605e:	bf00      	nop
 8006060:	20000020 	.word	0x20000020
 8006064:	08006a9c 	.word	0x08006a9c
 8006068:	08006abc 	.word	0x08006abc
 800606c:	08006a7c 	.word	0x08006a7c

08006070 <abort>:
 8006070:	b508      	push	{r3, lr}
 8006072:	2006      	movs	r0, #6
 8006074:	f000 fa54 	bl	8006520 <raise>
 8006078:	2001      	movs	r0, #1
 800607a:	f7fa fef1 	bl	8000e60 <_exit>
	...

08006080 <__sflush_r>:
 8006080:	898a      	ldrh	r2, [r1, #12]
 8006082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006086:	4605      	mov	r5, r0
 8006088:	0710      	lsls	r0, r2, #28
 800608a:	460c      	mov	r4, r1
 800608c:	d458      	bmi.n	8006140 <__sflush_r+0xc0>
 800608e:	684b      	ldr	r3, [r1, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	dc05      	bgt.n	80060a0 <__sflush_r+0x20>
 8006094:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006096:	2b00      	cmp	r3, #0
 8006098:	dc02      	bgt.n	80060a0 <__sflush_r+0x20>
 800609a:	2000      	movs	r0, #0
 800609c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060a2:	2e00      	cmp	r6, #0
 80060a4:	d0f9      	beq.n	800609a <__sflush_r+0x1a>
 80060a6:	2300      	movs	r3, #0
 80060a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060ac:	682f      	ldr	r7, [r5, #0]
 80060ae:	602b      	str	r3, [r5, #0]
 80060b0:	d032      	beq.n	8006118 <__sflush_r+0x98>
 80060b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060b4:	89a3      	ldrh	r3, [r4, #12]
 80060b6:	075a      	lsls	r2, r3, #29
 80060b8:	d505      	bpl.n	80060c6 <__sflush_r+0x46>
 80060ba:	6863      	ldr	r3, [r4, #4]
 80060bc:	1ac0      	subs	r0, r0, r3
 80060be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060c0:	b10b      	cbz	r3, 80060c6 <__sflush_r+0x46>
 80060c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060c4:	1ac0      	subs	r0, r0, r3
 80060c6:	2300      	movs	r3, #0
 80060c8:	4602      	mov	r2, r0
 80060ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060cc:	6a21      	ldr	r1, [r4, #32]
 80060ce:	4628      	mov	r0, r5
 80060d0:	47b0      	blx	r6
 80060d2:	1c43      	adds	r3, r0, #1
 80060d4:	89a3      	ldrh	r3, [r4, #12]
 80060d6:	d106      	bne.n	80060e6 <__sflush_r+0x66>
 80060d8:	6829      	ldr	r1, [r5, #0]
 80060da:	291d      	cmp	r1, #29
 80060dc:	d82c      	bhi.n	8006138 <__sflush_r+0xb8>
 80060de:	4a2a      	ldr	r2, [pc, #168]	; (8006188 <__sflush_r+0x108>)
 80060e0:	40ca      	lsrs	r2, r1
 80060e2:	07d6      	lsls	r6, r2, #31
 80060e4:	d528      	bpl.n	8006138 <__sflush_r+0xb8>
 80060e6:	2200      	movs	r2, #0
 80060e8:	6062      	str	r2, [r4, #4]
 80060ea:	04d9      	lsls	r1, r3, #19
 80060ec:	6922      	ldr	r2, [r4, #16]
 80060ee:	6022      	str	r2, [r4, #0]
 80060f0:	d504      	bpl.n	80060fc <__sflush_r+0x7c>
 80060f2:	1c42      	adds	r2, r0, #1
 80060f4:	d101      	bne.n	80060fa <__sflush_r+0x7a>
 80060f6:	682b      	ldr	r3, [r5, #0]
 80060f8:	b903      	cbnz	r3, 80060fc <__sflush_r+0x7c>
 80060fa:	6560      	str	r0, [r4, #84]	; 0x54
 80060fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060fe:	602f      	str	r7, [r5, #0]
 8006100:	2900      	cmp	r1, #0
 8006102:	d0ca      	beq.n	800609a <__sflush_r+0x1a>
 8006104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006108:	4299      	cmp	r1, r3
 800610a:	d002      	beq.n	8006112 <__sflush_r+0x92>
 800610c:	4628      	mov	r0, r5
 800610e:	f7ff faa5 	bl	800565c <_free_r>
 8006112:	2000      	movs	r0, #0
 8006114:	6360      	str	r0, [r4, #52]	; 0x34
 8006116:	e7c1      	b.n	800609c <__sflush_r+0x1c>
 8006118:	6a21      	ldr	r1, [r4, #32]
 800611a:	2301      	movs	r3, #1
 800611c:	4628      	mov	r0, r5
 800611e:	47b0      	blx	r6
 8006120:	1c41      	adds	r1, r0, #1
 8006122:	d1c7      	bne.n	80060b4 <__sflush_r+0x34>
 8006124:	682b      	ldr	r3, [r5, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0c4      	beq.n	80060b4 <__sflush_r+0x34>
 800612a:	2b1d      	cmp	r3, #29
 800612c:	d001      	beq.n	8006132 <__sflush_r+0xb2>
 800612e:	2b16      	cmp	r3, #22
 8006130:	d101      	bne.n	8006136 <__sflush_r+0xb6>
 8006132:	602f      	str	r7, [r5, #0]
 8006134:	e7b1      	b.n	800609a <__sflush_r+0x1a>
 8006136:	89a3      	ldrh	r3, [r4, #12]
 8006138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800613c:	81a3      	strh	r3, [r4, #12]
 800613e:	e7ad      	b.n	800609c <__sflush_r+0x1c>
 8006140:	690f      	ldr	r7, [r1, #16]
 8006142:	2f00      	cmp	r7, #0
 8006144:	d0a9      	beq.n	800609a <__sflush_r+0x1a>
 8006146:	0793      	lsls	r3, r2, #30
 8006148:	680e      	ldr	r6, [r1, #0]
 800614a:	bf08      	it	eq
 800614c:	694b      	ldreq	r3, [r1, #20]
 800614e:	600f      	str	r7, [r1, #0]
 8006150:	bf18      	it	ne
 8006152:	2300      	movne	r3, #0
 8006154:	eba6 0807 	sub.w	r8, r6, r7
 8006158:	608b      	str	r3, [r1, #8]
 800615a:	f1b8 0f00 	cmp.w	r8, #0
 800615e:	dd9c      	ble.n	800609a <__sflush_r+0x1a>
 8006160:	6a21      	ldr	r1, [r4, #32]
 8006162:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006164:	4643      	mov	r3, r8
 8006166:	463a      	mov	r2, r7
 8006168:	4628      	mov	r0, r5
 800616a:	47b0      	blx	r6
 800616c:	2800      	cmp	r0, #0
 800616e:	dc06      	bgt.n	800617e <__sflush_r+0xfe>
 8006170:	89a3      	ldrh	r3, [r4, #12]
 8006172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006176:	81a3      	strh	r3, [r4, #12]
 8006178:	f04f 30ff 	mov.w	r0, #4294967295
 800617c:	e78e      	b.n	800609c <__sflush_r+0x1c>
 800617e:	4407      	add	r7, r0
 8006180:	eba8 0800 	sub.w	r8, r8, r0
 8006184:	e7e9      	b.n	800615a <__sflush_r+0xda>
 8006186:	bf00      	nop
 8006188:	20400001 	.word	0x20400001

0800618c <_fflush_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	690b      	ldr	r3, [r1, #16]
 8006190:	4605      	mov	r5, r0
 8006192:	460c      	mov	r4, r1
 8006194:	b913      	cbnz	r3, 800619c <_fflush_r+0x10>
 8006196:	2500      	movs	r5, #0
 8006198:	4628      	mov	r0, r5
 800619a:	bd38      	pop	{r3, r4, r5, pc}
 800619c:	b118      	cbz	r0, 80061a6 <_fflush_r+0x1a>
 800619e:	6983      	ldr	r3, [r0, #24]
 80061a0:	b90b      	cbnz	r3, 80061a6 <_fflush_r+0x1a>
 80061a2:	f000 f887 	bl	80062b4 <__sinit>
 80061a6:	4b14      	ldr	r3, [pc, #80]	; (80061f8 <_fflush_r+0x6c>)
 80061a8:	429c      	cmp	r4, r3
 80061aa:	d11b      	bne.n	80061e4 <_fflush_r+0x58>
 80061ac:	686c      	ldr	r4, [r5, #4]
 80061ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d0ef      	beq.n	8006196 <_fflush_r+0xa>
 80061b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061b8:	07d0      	lsls	r0, r2, #31
 80061ba:	d404      	bmi.n	80061c6 <_fflush_r+0x3a>
 80061bc:	0599      	lsls	r1, r3, #22
 80061be:	d402      	bmi.n	80061c6 <_fflush_r+0x3a>
 80061c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061c2:	f000 f915 	bl	80063f0 <__retarget_lock_acquire_recursive>
 80061c6:	4628      	mov	r0, r5
 80061c8:	4621      	mov	r1, r4
 80061ca:	f7ff ff59 	bl	8006080 <__sflush_r>
 80061ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061d0:	07da      	lsls	r2, r3, #31
 80061d2:	4605      	mov	r5, r0
 80061d4:	d4e0      	bmi.n	8006198 <_fflush_r+0xc>
 80061d6:	89a3      	ldrh	r3, [r4, #12]
 80061d8:	059b      	lsls	r3, r3, #22
 80061da:	d4dd      	bmi.n	8006198 <_fflush_r+0xc>
 80061dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061de:	f000 f908 	bl	80063f2 <__retarget_lock_release_recursive>
 80061e2:	e7d9      	b.n	8006198 <_fflush_r+0xc>
 80061e4:	4b05      	ldr	r3, [pc, #20]	; (80061fc <_fflush_r+0x70>)
 80061e6:	429c      	cmp	r4, r3
 80061e8:	d101      	bne.n	80061ee <_fflush_r+0x62>
 80061ea:	68ac      	ldr	r4, [r5, #8]
 80061ec:	e7df      	b.n	80061ae <_fflush_r+0x22>
 80061ee:	4b04      	ldr	r3, [pc, #16]	; (8006200 <_fflush_r+0x74>)
 80061f0:	429c      	cmp	r4, r3
 80061f2:	bf08      	it	eq
 80061f4:	68ec      	ldreq	r4, [r5, #12]
 80061f6:	e7da      	b.n	80061ae <_fflush_r+0x22>
 80061f8:	08006a9c 	.word	0x08006a9c
 80061fc:	08006abc 	.word	0x08006abc
 8006200:	08006a7c 	.word	0x08006a7c

08006204 <std>:
 8006204:	2300      	movs	r3, #0
 8006206:	b510      	push	{r4, lr}
 8006208:	4604      	mov	r4, r0
 800620a:	e9c0 3300 	strd	r3, r3, [r0]
 800620e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006212:	6083      	str	r3, [r0, #8]
 8006214:	8181      	strh	r1, [r0, #12]
 8006216:	6643      	str	r3, [r0, #100]	; 0x64
 8006218:	81c2      	strh	r2, [r0, #14]
 800621a:	6183      	str	r3, [r0, #24]
 800621c:	4619      	mov	r1, r3
 800621e:	2208      	movs	r2, #8
 8006220:	305c      	adds	r0, #92	; 0x5c
 8006222:	f7fd fbff 	bl	8003a24 <memset>
 8006226:	4b05      	ldr	r3, [pc, #20]	; (800623c <std+0x38>)
 8006228:	6263      	str	r3, [r4, #36]	; 0x24
 800622a:	4b05      	ldr	r3, [pc, #20]	; (8006240 <std+0x3c>)
 800622c:	62a3      	str	r3, [r4, #40]	; 0x28
 800622e:	4b05      	ldr	r3, [pc, #20]	; (8006244 <std+0x40>)
 8006230:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006232:	4b05      	ldr	r3, [pc, #20]	; (8006248 <std+0x44>)
 8006234:	6224      	str	r4, [r4, #32]
 8006236:	6323      	str	r3, [r4, #48]	; 0x30
 8006238:	bd10      	pop	{r4, pc}
 800623a:	bf00      	nop
 800623c:	08006559 	.word	0x08006559
 8006240:	0800657b 	.word	0x0800657b
 8006244:	080065b3 	.word	0x080065b3
 8006248:	080065d7 	.word	0x080065d7

0800624c <_cleanup_r>:
 800624c:	4901      	ldr	r1, [pc, #4]	; (8006254 <_cleanup_r+0x8>)
 800624e:	f000 b8af 	b.w	80063b0 <_fwalk_reent>
 8006252:	bf00      	nop
 8006254:	0800618d 	.word	0x0800618d

08006258 <__sfmoreglue>:
 8006258:	b570      	push	{r4, r5, r6, lr}
 800625a:	2268      	movs	r2, #104	; 0x68
 800625c:	1e4d      	subs	r5, r1, #1
 800625e:	4355      	muls	r5, r2
 8006260:	460e      	mov	r6, r1
 8006262:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006266:	f7ff fa65 	bl	8005734 <_malloc_r>
 800626a:	4604      	mov	r4, r0
 800626c:	b140      	cbz	r0, 8006280 <__sfmoreglue+0x28>
 800626e:	2100      	movs	r1, #0
 8006270:	e9c0 1600 	strd	r1, r6, [r0]
 8006274:	300c      	adds	r0, #12
 8006276:	60a0      	str	r0, [r4, #8]
 8006278:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800627c:	f7fd fbd2 	bl	8003a24 <memset>
 8006280:	4620      	mov	r0, r4
 8006282:	bd70      	pop	{r4, r5, r6, pc}

08006284 <__sfp_lock_acquire>:
 8006284:	4801      	ldr	r0, [pc, #4]	; (800628c <__sfp_lock_acquire+0x8>)
 8006286:	f000 b8b3 	b.w	80063f0 <__retarget_lock_acquire_recursive>
 800628a:	bf00      	nop
 800628c:	2000036d 	.word	0x2000036d

08006290 <__sfp_lock_release>:
 8006290:	4801      	ldr	r0, [pc, #4]	; (8006298 <__sfp_lock_release+0x8>)
 8006292:	f000 b8ae 	b.w	80063f2 <__retarget_lock_release_recursive>
 8006296:	bf00      	nop
 8006298:	2000036d 	.word	0x2000036d

0800629c <__sinit_lock_acquire>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sinit_lock_acquire+0x8>)
 800629e:	f000 b8a7 	b.w	80063f0 <__retarget_lock_acquire_recursive>
 80062a2:	bf00      	nop
 80062a4:	2000036e 	.word	0x2000036e

080062a8 <__sinit_lock_release>:
 80062a8:	4801      	ldr	r0, [pc, #4]	; (80062b0 <__sinit_lock_release+0x8>)
 80062aa:	f000 b8a2 	b.w	80063f2 <__retarget_lock_release_recursive>
 80062ae:	bf00      	nop
 80062b0:	2000036e 	.word	0x2000036e

080062b4 <__sinit>:
 80062b4:	b510      	push	{r4, lr}
 80062b6:	4604      	mov	r4, r0
 80062b8:	f7ff fff0 	bl	800629c <__sinit_lock_acquire>
 80062bc:	69a3      	ldr	r3, [r4, #24]
 80062be:	b11b      	cbz	r3, 80062c8 <__sinit+0x14>
 80062c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c4:	f7ff bff0 	b.w	80062a8 <__sinit_lock_release>
 80062c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062cc:	6523      	str	r3, [r4, #80]	; 0x50
 80062ce:	4b13      	ldr	r3, [pc, #76]	; (800631c <__sinit+0x68>)
 80062d0:	4a13      	ldr	r2, [pc, #76]	; (8006320 <__sinit+0x6c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80062d6:	42a3      	cmp	r3, r4
 80062d8:	bf04      	itt	eq
 80062da:	2301      	moveq	r3, #1
 80062dc:	61a3      	streq	r3, [r4, #24]
 80062de:	4620      	mov	r0, r4
 80062e0:	f000 f820 	bl	8006324 <__sfp>
 80062e4:	6060      	str	r0, [r4, #4]
 80062e6:	4620      	mov	r0, r4
 80062e8:	f000 f81c 	bl	8006324 <__sfp>
 80062ec:	60a0      	str	r0, [r4, #8]
 80062ee:	4620      	mov	r0, r4
 80062f0:	f000 f818 	bl	8006324 <__sfp>
 80062f4:	2200      	movs	r2, #0
 80062f6:	60e0      	str	r0, [r4, #12]
 80062f8:	2104      	movs	r1, #4
 80062fa:	6860      	ldr	r0, [r4, #4]
 80062fc:	f7ff ff82 	bl	8006204 <std>
 8006300:	68a0      	ldr	r0, [r4, #8]
 8006302:	2201      	movs	r2, #1
 8006304:	2109      	movs	r1, #9
 8006306:	f7ff ff7d 	bl	8006204 <std>
 800630a:	68e0      	ldr	r0, [r4, #12]
 800630c:	2202      	movs	r2, #2
 800630e:	2112      	movs	r1, #18
 8006310:	f7ff ff78 	bl	8006204 <std>
 8006314:	2301      	movs	r3, #1
 8006316:	61a3      	str	r3, [r4, #24]
 8006318:	e7d2      	b.n	80062c0 <__sinit+0xc>
 800631a:	bf00      	nop
 800631c:	08006700 	.word	0x08006700
 8006320:	0800624d 	.word	0x0800624d

08006324 <__sfp>:
 8006324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006326:	4607      	mov	r7, r0
 8006328:	f7ff ffac 	bl	8006284 <__sfp_lock_acquire>
 800632c:	4b1e      	ldr	r3, [pc, #120]	; (80063a8 <__sfp+0x84>)
 800632e:	681e      	ldr	r6, [r3, #0]
 8006330:	69b3      	ldr	r3, [r6, #24]
 8006332:	b913      	cbnz	r3, 800633a <__sfp+0x16>
 8006334:	4630      	mov	r0, r6
 8006336:	f7ff ffbd 	bl	80062b4 <__sinit>
 800633a:	3648      	adds	r6, #72	; 0x48
 800633c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006340:	3b01      	subs	r3, #1
 8006342:	d503      	bpl.n	800634c <__sfp+0x28>
 8006344:	6833      	ldr	r3, [r6, #0]
 8006346:	b30b      	cbz	r3, 800638c <__sfp+0x68>
 8006348:	6836      	ldr	r6, [r6, #0]
 800634a:	e7f7      	b.n	800633c <__sfp+0x18>
 800634c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006350:	b9d5      	cbnz	r5, 8006388 <__sfp+0x64>
 8006352:	4b16      	ldr	r3, [pc, #88]	; (80063ac <__sfp+0x88>)
 8006354:	60e3      	str	r3, [r4, #12]
 8006356:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800635a:	6665      	str	r5, [r4, #100]	; 0x64
 800635c:	f000 f847 	bl	80063ee <__retarget_lock_init_recursive>
 8006360:	f7ff ff96 	bl	8006290 <__sfp_lock_release>
 8006364:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006368:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800636c:	6025      	str	r5, [r4, #0]
 800636e:	61a5      	str	r5, [r4, #24]
 8006370:	2208      	movs	r2, #8
 8006372:	4629      	mov	r1, r5
 8006374:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006378:	f7fd fb54 	bl	8003a24 <memset>
 800637c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006380:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006384:	4620      	mov	r0, r4
 8006386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006388:	3468      	adds	r4, #104	; 0x68
 800638a:	e7d9      	b.n	8006340 <__sfp+0x1c>
 800638c:	2104      	movs	r1, #4
 800638e:	4638      	mov	r0, r7
 8006390:	f7ff ff62 	bl	8006258 <__sfmoreglue>
 8006394:	4604      	mov	r4, r0
 8006396:	6030      	str	r0, [r6, #0]
 8006398:	2800      	cmp	r0, #0
 800639a:	d1d5      	bne.n	8006348 <__sfp+0x24>
 800639c:	f7ff ff78 	bl	8006290 <__sfp_lock_release>
 80063a0:	230c      	movs	r3, #12
 80063a2:	603b      	str	r3, [r7, #0]
 80063a4:	e7ee      	b.n	8006384 <__sfp+0x60>
 80063a6:	bf00      	nop
 80063a8:	08006700 	.word	0x08006700
 80063ac:	ffff0001 	.word	0xffff0001

080063b0 <_fwalk_reent>:
 80063b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b4:	4606      	mov	r6, r0
 80063b6:	4688      	mov	r8, r1
 80063b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063bc:	2700      	movs	r7, #0
 80063be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063c2:	f1b9 0901 	subs.w	r9, r9, #1
 80063c6:	d505      	bpl.n	80063d4 <_fwalk_reent+0x24>
 80063c8:	6824      	ldr	r4, [r4, #0]
 80063ca:	2c00      	cmp	r4, #0
 80063cc:	d1f7      	bne.n	80063be <_fwalk_reent+0xe>
 80063ce:	4638      	mov	r0, r7
 80063d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d4:	89ab      	ldrh	r3, [r5, #12]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d907      	bls.n	80063ea <_fwalk_reent+0x3a>
 80063da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063de:	3301      	adds	r3, #1
 80063e0:	d003      	beq.n	80063ea <_fwalk_reent+0x3a>
 80063e2:	4629      	mov	r1, r5
 80063e4:	4630      	mov	r0, r6
 80063e6:	47c0      	blx	r8
 80063e8:	4307      	orrs	r7, r0
 80063ea:	3568      	adds	r5, #104	; 0x68
 80063ec:	e7e9      	b.n	80063c2 <_fwalk_reent+0x12>

080063ee <__retarget_lock_init_recursive>:
 80063ee:	4770      	bx	lr

080063f0 <__retarget_lock_acquire_recursive>:
 80063f0:	4770      	bx	lr

080063f2 <__retarget_lock_release_recursive>:
 80063f2:	4770      	bx	lr

080063f4 <__swhatbuf_r>:
 80063f4:	b570      	push	{r4, r5, r6, lr}
 80063f6:	460e      	mov	r6, r1
 80063f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063fc:	2900      	cmp	r1, #0
 80063fe:	b096      	sub	sp, #88	; 0x58
 8006400:	4614      	mov	r4, r2
 8006402:	461d      	mov	r5, r3
 8006404:	da08      	bge.n	8006418 <__swhatbuf_r+0x24>
 8006406:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	602a      	str	r2, [r5, #0]
 800640e:	061a      	lsls	r2, r3, #24
 8006410:	d410      	bmi.n	8006434 <__swhatbuf_r+0x40>
 8006412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006416:	e00e      	b.n	8006436 <__swhatbuf_r+0x42>
 8006418:	466a      	mov	r2, sp
 800641a:	f000 f903 	bl	8006624 <_fstat_r>
 800641e:	2800      	cmp	r0, #0
 8006420:	dbf1      	blt.n	8006406 <__swhatbuf_r+0x12>
 8006422:	9a01      	ldr	r2, [sp, #4]
 8006424:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006428:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800642c:	425a      	negs	r2, r3
 800642e:	415a      	adcs	r2, r3
 8006430:	602a      	str	r2, [r5, #0]
 8006432:	e7ee      	b.n	8006412 <__swhatbuf_r+0x1e>
 8006434:	2340      	movs	r3, #64	; 0x40
 8006436:	2000      	movs	r0, #0
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	b016      	add	sp, #88	; 0x58
 800643c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006440 <__smakebuf_r>:
 8006440:	898b      	ldrh	r3, [r1, #12]
 8006442:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006444:	079d      	lsls	r5, r3, #30
 8006446:	4606      	mov	r6, r0
 8006448:	460c      	mov	r4, r1
 800644a:	d507      	bpl.n	800645c <__smakebuf_r+0x1c>
 800644c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006450:	6023      	str	r3, [r4, #0]
 8006452:	6123      	str	r3, [r4, #16]
 8006454:	2301      	movs	r3, #1
 8006456:	6163      	str	r3, [r4, #20]
 8006458:	b002      	add	sp, #8
 800645a:	bd70      	pop	{r4, r5, r6, pc}
 800645c:	ab01      	add	r3, sp, #4
 800645e:	466a      	mov	r2, sp
 8006460:	f7ff ffc8 	bl	80063f4 <__swhatbuf_r>
 8006464:	9900      	ldr	r1, [sp, #0]
 8006466:	4605      	mov	r5, r0
 8006468:	4630      	mov	r0, r6
 800646a:	f7ff f963 	bl	8005734 <_malloc_r>
 800646e:	b948      	cbnz	r0, 8006484 <__smakebuf_r+0x44>
 8006470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006474:	059a      	lsls	r2, r3, #22
 8006476:	d4ef      	bmi.n	8006458 <__smakebuf_r+0x18>
 8006478:	f023 0303 	bic.w	r3, r3, #3
 800647c:	f043 0302 	orr.w	r3, r3, #2
 8006480:	81a3      	strh	r3, [r4, #12]
 8006482:	e7e3      	b.n	800644c <__smakebuf_r+0xc>
 8006484:	4b0d      	ldr	r3, [pc, #52]	; (80064bc <__smakebuf_r+0x7c>)
 8006486:	62b3      	str	r3, [r6, #40]	; 0x28
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	6020      	str	r0, [r4, #0]
 800648c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006490:	81a3      	strh	r3, [r4, #12]
 8006492:	9b00      	ldr	r3, [sp, #0]
 8006494:	6163      	str	r3, [r4, #20]
 8006496:	9b01      	ldr	r3, [sp, #4]
 8006498:	6120      	str	r0, [r4, #16]
 800649a:	b15b      	cbz	r3, 80064b4 <__smakebuf_r+0x74>
 800649c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064a0:	4630      	mov	r0, r6
 80064a2:	f000 f8d1 	bl	8006648 <_isatty_r>
 80064a6:	b128      	cbz	r0, 80064b4 <__smakebuf_r+0x74>
 80064a8:	89a3      	ldrh	r3, [r4, #12]
 80064aa:	f023 0303 	bic.w	r3, r3, #3
 80064ae:	f043 0301 	orr.w	r3, r3, #1
 80064b2:	81a3      	strh	r3, [r4, #12]
 80064b4:	89a0      	ldrh	r0, [r4, #12]
 80064b6:	4305      	orrs	r5, r0
 80064b8:	81a5      	strh	r5, [r4, #12]
 80064ba:	e7cd      	b.n	8006458 <__smakebuf_r+0x18>
 80064bc:	0800624d 	.word	0x0800624d

080064c0 <_malloc_usable_size_r>:
 80064c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064c4:	1f18      	subs	r0, r3, #4
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	bfbc      	itt	lt
 80064ca:	580b      	ldrlt	r3, [r1, r0]
 80064cc:	18c0      	addlt	r0, r0, r3
 80064ce:	4770      	bx	lr

080064d0 <_raise_r>:
 80064d0:	291f      	cmp	r1, #31
 80064d2:	b538      	push	{r3, r4, r5, lr}
 80064d4:	4604      	mov	r4, r0
 80064d6:	460d      	mov	r5, r1
 80064d8:	d904      	bls.n	80064e4 <_raise_r+0x14>
 80064da:	2316      	movs	r3, #22
 80064dc:	6003      	str	r3, [r0, #0]
 80064de:	f04f 30ff 	mov.w	r0, #4294967295
 80064e2:	bd38      	pop	{r3, r4, r5, pc}
 80064e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80064e6:	b112      	cbz	r2, 80064ee <_raise_r+0x1e>
 80064e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064ec:	b94b      	cbnz	r3, 8006502 <_raise_r+0x32>
 80064ee:	4620      	mov	r0, r4
 80064f0:	f000 f830 	bl	8006554 <_getpid_r>
 80064f4:	462a      	mov	r2, r5
 80064f6:	4601      	mov	r1, r0
 80064f8:	4620      	mov	r0, r4
 80064fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064fe:	f000 b817 	b.w	8006530 <_kill_r>
 8006502:	2b01      	cmp	r3, #1
 8006504:	d00a      	beq.n	800651c <_raise_r+0x4c>
 8006506:	1c59      	adds	r1, r3, #1
 8006508:	d103      	bne.n	8006512 <_raise_r+0x42>
 800650a:	2316      	movs	r3, #22
 800650c:	6003      	str	r3, [r0, #0]
 800650e:	2001      	movs	r0, #1
 8006510:	e7e7      	b.n	80064e2 <_raise_r+0x12>
 8006512:	2400      	movs	r4, #0
 8006514:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006518:	4628      	mov	r0, r5
 800651a:	4798      	blx	r3
 800651c:	2000      	movs	r0, #0
 800651e:	e7e0      	b.n	80064e2 <_raise_r+0x12>

08006520 <raise>:
 8006520:	4b02      	ldr	r3, [pc, #8]	; (800652c <raise+0xc>)
 8006522:	4601      	mov	r1, r0
 8006524:	6818      	ldr	r0, [r3, #0]
 8006526:	f7ff bfd3 	b.w	80064d0 <_raise_r>
 800652a:	bf00      	nop
 800652c:	20000020 	.word	0x20000020

08006530 <_kill_r>:
 8006530:	b538      	push	{r3, r4, r5, lr}
 8006532:	4d07      	ldr	r5, [pc, #28]	; (8006550 <_kill_r+0x20>)
 8006534:	2300      	movs	r3, #0
 8006536:	4604      	mov	r4, r0
 8006538:	4608      	mov	r0, r1
 800653a:	4611      	mov	r1, r2
 800653c:	602b      	str	r3, [r5, #0]
 800653e:	f7fa fc7f 	bl	8000e40 <_kill>
 8006542:	1c43      	adds	r3, r0, #1
 8006544:	d102      	bne.n	800654c <_kill_r+0x1c>
 8006546:	682b      	ldr	r3, [r5, #0]
 8006548:	b103      	cbz	r3, 800654c <_kill_r+0x1c>
 800654a:	6023      	str	r3, [r4, #0]
 800654c:	bd38      	pop	{r3, r4, r5, pc}
 800654e:	bf00      	nop
 8006550:	20000368 	.word	0x20000368

08006554 <_getpid_r>:
 8006554:	f7fa bc6c 	b.w	8000e30 <_getpid>

08006558 <__sread>:
 8006558:	b510      	push	{r4, lr}
 800655a:	460c      	mov	r4, r1
 800655c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006560:	f000 f894 	bl	800668c <_read_r>
 8006564:	2800      	cmp	r0, #0
 8006566:	bfab      	itete	ge
 8006568:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800656a:	89a3      	ldrhlt	r3, [r4, #12]
 800656c:	181b      	addge	r3, r3, r0
 800656e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006572:	bfac      	ite	ge
 8006574:	6563      	strge	r3, [r4, #84]	; 0x54
 8006576:	81a3      	strhlt	r3, [r4, #12]
 8006578:	bd10      	pop	{r4, pc}

0800657a <__swrite>:
 800657a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800657e:	461f      	mov	r7, r3
 8006580:	898b      	ldrh	r3, [r1, #12]
 8006582:	05db      	lsls	r3, r3, #23
 8006584:	4605      	mov	r5, r0
 8006586:	460c      	mov	r4, r1
 8006588:	4616      	mov	r6, r2
 800658a:	d505      	bpl.n	8006598 <__swrite+0x1e>
 800658c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006590:	2302      	movs	r3, #2
 8006592:	2200      	movs	r2, #0
 8006594:	f000 f868 	bl	8006668 <_lseek_r>
 8006598:	89a3      	ldrh	r3, [r4, #12]
 800659a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800659e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065a2:	81a3      	strh	r3, [r4, #12]
 80065a4:	4632      	mov	r2, r6
 80065a6:	463b      	mov	r3, r7
 80065a8:	4628      	mov	r0, r5
 80065aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065ae:	f000 b817 	b.w	80065e0 <_write_r>

080065b2 <__sseek>:
 80065b2:	b510      	push	{r4, lr}
 80065b4:	460c      	mov	r4, r1
 80065b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ba:	f000 f855 	bl	8006668 <_lseek_r>
 80065be:	1c43      	adds	r3, r0, #1
 80065c0:	89a3      	ldrh	r3, [r4, #12]
 80065c2:	bf15      	itete	ne
 80065c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80065c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065ce:	81a3      	strheq	r3, [r4, #12]
 80065d0:	bf18      	it	ne
 80065d2:	81a3      	strhne	r3, [r4, #12]
 80065d4:	bd10      	pop	{r4, pc}

080065d6 <__sclose>:
 80065d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065da:	f000 b813 	b.w	8006604 <_close_r>
	...

080065e0 <_write_r>:
 80065e0:	b538      	push	{r3, r4, r5, lr}
 80065e2:	4d07      	ldr	r5, [pc, #28]	; (8006600 <_write_r+0x20>)
 80065e4:	4604      	mov	r4, r0
 80065e6:	4608      	mov	r0, r1
 80065e8:	4611      	mov	r1, r2
 80065ea:	2200      	movs	r2, #0
 80065ec:	602a      	str	r2, [r5, #0]
 80065ee:	461a      	mov	r2, r3
 80065f0:	f7fa fc5d 	bl	8000eae <_write>
 80065f4:	1c43      	adds	r3, r0, #1
 80065f6:	d102      	bne.n	80065fe <_write_r+0x1e>
 80065f8:	682b      	ldr	r3, [r5, #0]
 80065fa:	b103      	cbz	r3, 80065fe <_write_r+0x1e>
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	bd38      	pop	{r3, r4, r5, pc}
 8006600:	20000368 	.word	0x20000368

08006604 <_close_r>:
 8006604:	b538      	push	{r3, r4, r5, lr}
 8006606:	4d06      	ldr	r5, [pc, #24]	; (8006620 <_close_r+0x1c>)
 8006608:	2300      	movs	r3, #0
 800660a:	4604      	mov	r4, r0
 800660c:	4608      	mov	r0, r1
 800660e:	602b      	str	r3, [r5, #0]
 8006610:	f7fa fc69 	bl	8000ee6 <_close>
 8006614:	1c43      	adds	r3, r0, #1
 8006616:	d102      	bne.n	800661e <_close_r+0x1a>
 8006618:	682b      	ldr	r3, [r5, #0]
 800661a:	b103      	cbz	r3, 800661e <_close_r+0x1a>
 800661c:	6023      	str	r3, [r4, #0]
 800661e:	bd38      	pop	{r3, r4, r5, pc}
 8006620:	20000368 	.word	0x20000368

08006624 <_fstat_r>:
 8006624:	b538      	push	{r3, r4, r5, lr}
 8006626:	4d07      	ldr	r5, [pc, #28]	; (8006644 <_fstat_r+0x20>)
 8006628:	2300      	movs	r3, #0
 800662a:	4604      	mov	r4, r0
 800662c:	4608      	mov	r0, r1
 800662e:	4611      	mov	r1, r2
 8006630:	602b      	str	r3, [r5, #0]
 8006632:	f7fa fc64 	bl	8000efe <_fstat>
 8006636:	1c43      	adds	r3, r0, #1
 8006638:	d102      	bne.n	8006640 <_fstat_r+0x1c>
 800663a:	682b      	ldr	r3, [r5, #0]
 800663c:	b103      	cbz	r3, 8006640 <_fstat_r+0x1c>
 800663e:	6023      	str	r3, [r4, #0]
 8006640:	bd38      	pop	{r3, r4, r5, pc}
 8006642:	bf00      	nop
 8006644:	20000368 	.word	0x20000368

08006648 <_isatty_r>:
 8006648:	b538      	push	{r3, r4, r5, lr}
 800664a:	4d06      	ldr	r5, [pc, #24]	; (8006664 <_isatty_r+0x1c>)
 800664c:	2300      	movs	r3, #0
 800664e:	4604      	mov	r4, r0
 8006650:	4608      	mov	r0, r1
 8006652:	602b      	str	r3, [r5, #0]
 8006654:	f7fa fc63 	bl	8000f1e <_isatty>
 8006658:	1c43      	adds	r3, r0, #1
 800665a:	d102      	bne.n	8006662 <_isatty_r+0x1a>
 800665c:	682b      	ldr	r3, [r5, #0]
 800665e:	b103      	cbz	r3, 8006662 <_isatty_r+0x1a>
 8006660:	6023      	str	r3, [r4, #0]
 8006662:	bd38      	pop	{r3, r4, r5, pc}
 8006664:	20000368 	.word	0x20000368

08006668 <_lseek_r>:
 8006668:	b538      	push	{r3, r4, r5, lr}
 800666a:	4d07      	ldr	r5, [pc, #28]	; (8006688 <_lseek_r+0x20>)
 800666c:	4604      	mov	r4, r0
 800666e:	4608      	mov	r0, r1
 8006670:	4611      	mov	r1, r2
 8006672:	2200      	movs	r2, #0
 8006674:	602a      	str	r2, [r5, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	f7fa fc5c 	bl	8000f34 <_lseek>
 800667c:	1c43      	adds	r3, r0, #1
 800667e:	d102      	bne.n	8006686 <_lseek_r+0x1e>
 8006680:	682b      	ldr	r3, [r5, #0]
 8006682:	b103      	cbz	r3, 8006686 <_lseek_r+0x1e>
 8006684:	6023      	str	r3, [r4, #0]
 8006686:	bd38      	pop	{r3, r4, r5, pc}
 8006688:	20000368 	.word	0x20000368

0800668c <_read_r>:
 800668c:	b538      	push	{r3, r4, r5, lr}
 800668e:	4d07      	ldr	r5, [pc, #28]	; (80066ac <_read_r+0x20>)
 8006690:	4604      	mov	r4, r0
 8006692:	4608      	mov	r0, r1
 8006694:	4611      	mov	r1, r2
 8006696:	2200      	movs	r2, #0
 8006698:	602a      	str	r2, [r5, #0]
 800669a:	461a      	mov	r2, r3
 800669c:	f7fa fbea 	bl	8000e74 <_read>
 80066a0:	1c43      	adds	r3, r0, #1
 80066a2:	d102      	bne.n	80066aa <_read_r+0x1e>
 80066a4:	682b      	ldr	r3, [r5, #0]
 80066a6:	b103      	cbz	r3, 80066aa <_read_r+0x1e>
 80066a8:	6023      	str	r3, [r4, #0]
 80066aa:	bd38      	pop	{r3, r4, r5, pc}
 80066ac:	20000368 	.word	0x20000368

080066b0 <_init>:
 80066b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b2:	bf00      	nop
 80066b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066b6:	bc08      	pop	{r3}
 80066b8:	469e      	mov	lr, r3
 80066ba:	4770      	bx	lr

080066bc <_fini>:
 80066bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066be:	bf00      	nop
 80066c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066c2:	bc08      	pop	{r3}
 80066c4:	469e      	mov	lr, r3
 80066c6:	4770      	bx	lr
