#!/usr/bin/env bash
#**********************************************************************************************************
# Vivado (TM) v2024.1 (64-bit)
#
# Script generated by Vivado on Sat May 17 12:57:57 PDT 2025
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. 
#
# Filename     : xlnoc.sh
# Simulator    : Synopsys Verilog Compiler Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : xlnoc.sh
#                xlnoc.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                xlnoc.sh [-reset_run]
#                xlnoc.sh [-reset_log]
#                xlnoc.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
# Prerequisite : Before running export_simulation, you must first compile the AMD simulation library
#                using the 'compile_simlib' Tcl command (for more information, run 'compile_simlib -help'
#                command in the Vivado Tcl shell). After compiling the library, specify the -lib_map_path
#                switch with the directory path where the library is created while generating the script
#                with export_simulation.
#
#                Alternatively, you can set the library path by setting the following project property:-
#
#                 set_property compxlib.<simulator>_compiled_library_dir <path> [current_project]
#
#                You can also point to the simulation library by either setting the 'lib_map_path' global
#                variable in this script or specify it with the '-lib_map_path' switch while executing this
#                script (type 'xlnoc.sh -help' for more information).
#
#                Note: For pure RTL based designs, the -lib_map_path switch can be specified later with the
#                generated script, but if design is targetted for system simulation containing SystemC/C++/C
#                sources, then the library path MUST be specified upfront when calling export_simulation.
#
#                For more information, refer 'Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set gcc install path
export gcc_path="/tools/Xilinx/Vivado/2024.1/tps/lnx64/gcc-9.3.0/bin"
export sys_path=""

# set simulation library paths
export xv_cxl_lib_path="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/vivado/vpl/prj/prj.cache/compile_simlib/vcs"
export xv_cxl_ip_path="$xv_cxl_lib_path"
export xv_cpt_lib_path="/tools/Xilinx/Vivado/2024.1/data/simmodels/vcs/U-2023.03-SP2/lnx64/9.3.0/systemc/protected"
export xv_ext_lib_path="/tools/Xilinx/Vivado/2024.1/data/simmodels/vcs/U-2023.03-SP2/lnx64/9.3.0/ext"
export xv_boost_lib_path="/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0"

# set header/runtime library path/env for AIE compiler
export CHESSDIR="$XILINX_VITIS/aietools/tps/lnx64/target/chessdir"
source $XILINX_VITIS/aietools/tps/lnx64/target/chess_env_LNa64.sh

# set shared library paths
export LD_LIBRARY_PATH=.::$XILINX_VITIS/aietools/lib/vcs64.o:$xv_cxl_lib_path/noc_sc_v1_0_0:$xv_ext_lib_path/protobuf:$xv_cxl_lib_path/sim_qdma_cpp_v1_0:$xv_cxl_lib_path/axi_tlm_ext_v1_0:$xv_cxl_lib_path/remote_port_c_v4:$xv_cxl_lib_path/xtlm_ipc_v1_0:$xv_cxl_lib_path/sim_qdma_sc_v1_0:$xv_cxl_lib_path/xtlm_ap_ctrl_v1_0:$xv_cxl_lib_path/xtlm_simple_interconnect_v1_0:$xv_ext_lib_path/protobuf.a:$xv_cxl_lib_path/common_cpp_v1_0:$xv_cxl_lib_path/debug_tcp_server_v1:$xv_cxl_lib_path/common_rpc_v1:$xv_cpt_lib_path/noc_v1_0_0:$xv_cxl_lib_path/xtlm:$xv_cxl_lib_path/aie_ps_v1_0:$xv_cxl_lib_path/remote_port_sc_v4:$xv_cxl_lib_path/pl_fileio_v1_0_0:$xv_cxl_lib_path/aie_xtlm_v1_0_0:$xv_cxl_lib_path/rwd_tlmmodel_v1:$xv_cxl_lib_path/emu_perf_common_v1_0:$sys_path:$LD_LIBRARY_PATH

# set simulator launch mode
mode=""
arg=${1:-default}
if [[ ($arg = "off") || ($arg = "batch") ]]; then
  mode=""
elif [[ ($arg = "gui") ]]; then
  mode="-gui"
fi

# set vhdlan compile options
vhdlan_opts="-full64 -l .tmp_log"

# set vlogan compile options
vlogan_opts="-full64 -sysc -l .tmp_log"

# set g++ command line args for systemC shared library and systemC/HDL interface model
gpp_sysc_opts="-m64 -fPIC -O3 -std=c++11 -g -DCOMMON_CPP_DLL -DSC_INCLUDE_DYNAMIC_PROCESSES"
gpp_sysc_hdl_opts="-fPIC -O3 -std=c++11 -Wall -Wno-deprecated -DSC_INCLUDE_DYNAMIC_PROCESSES"

# set vcs elaboration options
vcs_elab_opts="-full64 -sysc=233 -cpp ${gcc_path}/g++ -debug_acc+pp+dmptf -t ps -licqueue -l elaborate.log $xv_cpt_lib_path/noc_v1_0_0/libnoc_v1_0_0.so -Mlib=$xv_cxl_lib_path/noc_sc_v1_0_0 -Mdir=c.obj/_xil_csrc_ -L$xv_ext_lib_path/protobuf -lprotobuf -L$xv_cxl_lib_path/sim_qdma_cpp_v1_0 -lsim_qdma_cpp_v1_0 -Mlib=$xv_cxl_lib_path/axi_tlm_ext_v1_0 -Mdir=c.obj/_xil_csrc_ -L$xv_cxl_lib_path/remote_port_c_v4 -lremote_port_c_v4 -Mlib=$xv_cxl_lib_path/xtlm_ipc_v1_0 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/sim_qdma_sc_v1_0 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/xtlm_ap_ctrl_v1_0 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/xtlm_simple_interconnect_v1_0 -Mdir=c.obj/_xil_csrc_ -L$xv_ext_lib_path/protobuf -lprotobuf -L$xv_cxl_lib_path/common_cpp_v1_0 -lcommon_cpp_v1_0 -L$xv_cxl_lib_path/debug_tcp_server_v1 -ldebug_tcp_server_v1 -L$xv_cxl_lib_path/common_rpc_v1 -lcommon_rpc_v1 -Mlib=$xv_cxl_lib_path/xtlm -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/aie_ps_v1_0 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/remote_port_sc_v4 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/pl_fileio_v1_0_0 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/aie_xtlm_v1_0_0 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/rwd_tlmmodel_v1 -Mdir=c.obj/_xil_csrc_ -Mlib=$xv_cxl_lib_path/emu_perf_common_v1_0 -Mdir=c.obj/_xil_csrc_ -Mdir=c.obj -lstdc++fs lib_sc.so -LDFLAGS -Wl,-undefined=_ZN7sc_core14sc_event_queueC1ENS_14sc_module_nameE,-undefined=_ZN5sc_dt12sc_concatref6m_poolE -lboost_system"

# set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log $mode "

# set syscan options
syscan_opts="-full64 -sysc=233 -sysc=opt_if -cpp ${gcc_path}/g++ -V -l syscan.log "

# set syscan gcc options
syscan_gcc_opts="-I. -I${VCS_HOME}/include/systemc233 -I${VCS_HOME}/include -I${VCS_HOME}/include/cosim/bf -DVCSSYSTEMC=1 -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/src -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/sim -I$xv_boost_lib_path -I/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0 -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/noc_sc_v1_0_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/simmodels/xsim/2024.1/lnx64/9.3.0/ext/protobuf/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/sim_qdma_cpp_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/axi_tlm_ext_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/remote_port_c_v4/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/xtlm_ipc_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/sim_qdma_sc_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/xtlm_ap_ctrl_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/xtlm_simple_interconnect_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/simmodels/xcelium/23.09.001/lnx64/9.3.0/ext/utils/protobuf/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/common_cpp_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/debug_tcp_server_v1/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/common_rpc_v1/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/simmodels/xsim/2024.1/lnx64/9.3.0/systemc/protected/noc_v1_0_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/xtlm/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/aie_ps_v1_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/remote_port_sc_v4/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/pl_fileio_v1_0_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/aie_xtlm_v1_0_0/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/rwd_tlmmodel_v1/include -I../../../../../../../../../../../../../../tools/Xilinx/Vivado/2024.1/data/xsim/ip/emu_perf_common_v1_0/include"

# set design libraries
design_libs=(xilinx_vip xpm xil_defaultlib)

# simulation root library directory
sim_lib_dir="vcs_lib"

# script info
echo -e "xlnoc.sh - Script generated by export_simulation (Vivado v2024.1 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./xlnoc.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  $gcc_path/g++ $gpp_sysc_opts $syscan_gcc_opts  \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm/versal_cips_v3_4_2_tlm.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm/xilinx_versal_vitis.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim/vitis_design_CIPS_0_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim/vitis_design_CIPS_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim/bd_27ec_sci.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim/bd_27ec.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim/bd_27ec_S07_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim/bd_27ec_S07_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim/bd_27ec_const_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim/bd_27ec_S04_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim/bd_27ec_S04_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim/bd_27ec_S03_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim/bd_27ec_S03_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim/bd_27ec_S06_AXI_rpu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim/bd_27ec_S06_AXI_rpu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim/bd_27ec_S02_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim/bd_27ec_S02_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim/bd_27ec_S05_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim/bd_27ec_S05_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim/bd_27ec_S01_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim/bd_27ec_S01_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim/bd_27ec_S00_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim/bd_27ec_S00_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim/bd_27ec_M00_AXI_nsu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim/bd_27ec_M00_AXI_nsu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/sim/vitis_design_cips_noc_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/sim/vitis_design_cips_noc_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim/bd_90d1_S02_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim/bd_90d1_S02_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim/bd_90d1_const_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim/bd_90d1_S01_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim/bd_90d1_S01_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim/bd_90d1_S00_AXI_nmu_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim/bd_90d1_S00_AXI_nmu_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim/bd_90d1_MC0_ddrc_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim/bd_90d1_MC0_ddrc_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim/bd_90d1_sci.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim/bd_90d1.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim/vitis_design_noc_ddr4_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim/vitis_design_noc_ddr4_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim/bd_28ba_sci.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim/bd_28ba.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim/bd_28ba_MC1_ddrc_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim/bd_28ba_MC1_ddrc_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim/bd_28ba_MC0_ddrc_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim/bd_28ba_MC0_ddrc_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim/vitis_design_noc_lpddr4_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim/vitis_design_noc_lpddr4_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm/ai_engine.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim/vitis_design_ai_engine_0_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim/vitis_design_ai_engine_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim/vitis_design_xlconcat_0_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim/vitis_design_xlconcat_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm/smartconnect.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm/smartconnect_xtlm.cxx" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm/smartconnect_xtlm_impl.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim/vitis_design_icn_ctrl_1_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim/vitis_design_icn_ctrl_1_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim/vitis_design_icn_ctrl_2_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim/vitis_design_icn_ctrl_2_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc/axi_vip.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc/sim_ipc_aximm_master.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc/sim_ipc_aximm_slave.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim/vitis_design_dummy_slave_0_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim/vitis_design_dummy_slave_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim/vitis_design_dummy_slave_1_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim/vitis_design_dummy_slave_1_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim/vitis_design_dummy_slave_2_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim/vitis_design_dummy_slave_2_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim/vitis_design_dummy_slave_3_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim/vitis_design_dummy_slave_3_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim/vitis_design_icn_ctrl_3_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim/vitis_design_icn_ctrl_3_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim/vitis_design_icn_ctrl_4_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim/vitis_design_icn_ctrl_4_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim/vitis_design_icn_ctrl_5_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim/vitis_design_icn_ctrl_5_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim/vitis_design_xlconstant_0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim/vitis_design_irq_const_tieoff_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim/vitis_design_dpa_ctrl_interconnect_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim/vitis_design_dpa_ctrl_interconnect_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/src/emulation_profiler_core.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim/vitis_design_dpa_hub_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim/vitis_design_dpa_hub_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src/sim_aximm_perf_mon_v1_0_axilite.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src/sim_aximm_perf_mon_v1_0_rd.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src/sim_aximm_perf_mon_v1_0_wr.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim/vitis_design_dpa_mon0_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim/vitis_design_dpa_mon0_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src/sim_axis_perf_mon_v1_rdwr.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src/sim_axis_perf_mon_v1_axilite.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim/vitis_design_dpa_mon1_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim/vitis_design_dpa_mon1_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim/vitis_design_dpa_mon2_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim/vitis_design_dpa_mon2_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim/vitis_design_dpa_mon3_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim/vitis_design_dpa_mon3_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim/vitis_design_dpa_mon4_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim/vitis_design_dpa_mon4_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim/vitis_design_dpa_mon5_0_sc.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim/vitis_design_dpa_mon5_0.cpp" \
  "../../../../prj.gen/sources_1/bd/vitis_design/sim/vitis_design_sci.cxx" \
  -shared -o lib_sc.so \
  2>&1 | tee -a compile.log &
  GCC_SYSC_PID=$!

  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -sysc \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log > vlogan.log 2>/dev/null

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -sysc \
  "/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xpm $vhdlan_opts \
  "/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log > vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -sysc \
  "../../../bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim/xlnoc_snoc_sysc_inst_0_stub.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -sysc \
  "../../../bd/xlnoc/sim/xlnoc.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k \
  glbl.v \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  echo "waiting for jobs to finish..."
  wait $GCC_SYSC_PID

  echo "generating stub-wrappers..."
  syscan $syscan_opts -cflags "$gpp_sysc_hdl_opts $syscan_gcc_opts" -Mdir=c.obj \
  lib_sc.so:vitis_design_CIPS_0_0 \
  lib_sc.so:bd_27ec_S07_AXI_nmu_0 \
  lib_sc.so:bd_27ec_const_0_0 \
  lib_sc.so:bd_27ec_S04_AXI_nmu_0 \
  lib_sc.so:bd_27ec_S03_AXI_nmu_0 \
  lib_sc.so:bd_27ec_S06_AXI_rpu_0 \
  lib_sc.so:bd_27ec_S02_AXI_nmu_0 \
  lib_sc.so:bd_27ec_S05_AXI_nmu_0 \
  lib_sc.so:bd_27ec_S01_AXI_nmu_0 \
  lib_sc.so:bd_27ec_S00_AXI_nmu_0 \
  lib_sc.so:bd_27ec_M00_AXI_nsu_0 \
  lib_sc.so:vitis_design_cips_noc_0 \
  lib_sc.so:bd_90d1_S02_AXI_nmu_0 \
  lib_sc.so:bd_90d1_const_0_0 \
  lib_sc.so:bd_90d1_S01_AXI_nmu_0 \
  lib_sc.so:bd_90d1_S00_AXI_nmu_0 \
  lib_sc.so:bd_90d1_MC0_ddrc_0 \
  lib_sc.so:vitis_design_noc_ddr4_0 \
  lib_sc.so:bd_28ba_MC1_ddrc_0 \
  lib_sc.so:bd_28ba_MC0_ddrc_0 \
  lib_sc.so:vitis_design_noc_lpddr4_0 \
  lib_sc.so:vitis_design_ai_engine_0_0 \
  lib_sc.so:vitis_design_xlconcat_0_0 \
  lib_sc.so:vitis_design_icn_ctrl_1_0 \
  lib_sc.so:vitis_design_icn_ctrl_2_0 \
  lib_sc.so:vitis_design_dummy_slave_0_0 \
  lib_sc.so:vitis_design_dummy_slave_1_0 \
  lib_sc.so:vitis_design_dummy_slave_2_0 \
  lib_sc.so:vitis_design_dummy_slave_3_0 \
  lib_sc.so:vitis_design_icn_ctrl_3_0 \
  lib_sc.so:vitis_design_icn_ctrl_4_0 \
  lib_sc.so:vitis_design_icn_ctrl_5_0 \
  lib_sc.so:vitis_design_xlconstant_0_0 \
  lib_sc.so:vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0 \
  lib_sc.so:vitis_design_irq_const_tieoff_0 \
  lib_sc.so:vitis_design_dpa_ctrl_interconnect_0 \
  lib_sc.so:vitis_design_dpa_hub_0 \
  lib_sc.so:vitis_design_dpa_mon0_0 \
  lib_sc.so:vitis_design_dpa_mon1_0 \
  lib_sc.so:vitis_design_dpa_mon2_0 \
  lib_sc.so:vitis_design_dpa_mon3_0 \
  lib_sc.so:vitis_design_dpa_mon4_0 \
  lib_sc.so:vitis_design_dpa_mon5_0 \
  lib_sc.so:vitis_design_sci \
  2>&1 | tee -a compile.log

  echo "no pending jobs, compilation finished."
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.xlnoc xil_defaultlib.glbl -o xlnoc_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./xlnoc_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous design library mappings
    true
  else
    # define design library mappings
    create_lib_mappings
  fi

  if [[ ($b_keep_index == 1) ]]; then
    # do not recreate design library directories
    true
  else
    # create design library directories
    create_lib_dir
  fi
}

# define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($lib_map_path == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  if [[ ($lib_map_path != "") && !(-e $lib_map_path) ]]; then
    echo -e "ERROR: Compiled simulation library directory path not specified or does not exist (type "./top.sh -help" for more information)\n"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# create design library directory
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi
  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key xlnoc_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log lib_sc.so 64 AN.DB csrc xlnoc_simv.daidir vcs_lib c.obj)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./xlnoc.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: xlnoc.sh [-help]\n\
Usage: xlnoc.sh [-step]\n\
Usage: xlnoc.sh [-lib_map_path]\n\
Usage: xlnoc.sh [-reset_run]\n\
Usage: xlnoc.sh [-reset_log]\n\
Usage: xlnoc.sh [-keep_index]\n\
Usage: xlnoc.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (compile, elaborate, simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
