initSidebarItems({"struct":[["R","Register `sf_ctrl_0` reader"],["SF_AES_CTR_PLUS_EN_R","Field `sf_aes_ctr_plus_en` reader - "],["SF_AES_CTR_PLUS_EN_W","Field `sf_aes_ctr_plus_en` writer - "],["SF_AES_DLY_MODE_R","Field `sf_aes_dly_mode` reader - "],["SF_AES_DLY_MODE_W","Field `sf_aes_dly_mode` writer - "],["SF_AES_DOUT_ENDIAN_R","Field `sf_aes_dout_endian` reader - "],["SF_AES_DOUT_ENDIAN_W","Field `sf_aes_dout_endian` writer - "],["SF_AES_IV_ENDIAN_R","Field `sf_aes_iv_endian` reader - "],["SF_AES_IV_ENDIAN_W","Field `sf_aes_iv_endian` writer - "],["SF_AES_KEY_ENDIAN_R","Field `sf_aes_key_endian` reader - "],["SF_AES_KEY_ENDIAN_W","Field `sf_aes_key_endian` writer - "],["SF_CLK_OUT_GATE_EN_R","Field `sf_clk_out_gate_en` reader - "],["SF_CLK_OUT_GATE_EN_W","Field `sf_clk_out_gate_en` writer - "],["SF_CLK_OUT_INV_SEL_R","Field `sf_clk_out_inv_sel` reader - "],["SF_CLK_OUT_INV_SEL_W","Field `sf_clk_out_inv_sel` writer - "],["SF_CLK_SAHB_SRAM_SEL_R","Field `sf_clk_sahb_sram_sel` reader - "],["SF_CLK_SAHB_SRAM_SEL_W","Field `sf_clk_sahb_sram_sel` writer - "],["SF_CLK_SF_RX_INV_SEL_R","Field `sf_clk_sf_rx_inv_sel` reader - "],["SF_CLK_SF_RX_INV_SEL_W","Field `sf_clk_sf_rx_inv_sel` writer - "],["SF_CTRL_0_SPEC","sf_ctrl_0."],["SF_ID_R","Field `sf_id` reader - "],["SF_ID_W","Field `sf_id` writer - "],["SF_IF_INT_CLR_R","Field `sf_if_int_clr` reader - "],["SF_IF_INT_CLR_W","Field `sf_if_int_clr` writer - "],["SF_IF_INT_R","Field `sf_if_int` reader - "],["SF_IF_INT_SET_R","Field `sf_if_int_set` reader - "],["SF_IF_INT_SET_W","Field `sf_if_int_set` writer - "],["SF_IF_INT_W","Field `sf_if_int` writer - "],["SF_IF_READ_DLY_EN_R","Field `sf_if_read_dly_en` reader - "],["SF_IF_READ_DLY_EN_W","Field `sf_if_read_dly_en` writer - "],["SF_IF_READ_DLY_N_R","Field `sf_if_read_dly_n` reader - "],["SF_IF_READ_DLY_N_W","Field `sf_if_read_dly_n` writer - "],["W","Register `sf_ctrl_0` writer"]]});