
Projet3A_ADC2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004eb4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005094  08005094  00015094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005128  08005128  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005128  08005128  00015128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005130  08005130  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005130  08005130  00015130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005134  08005134  00015134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000070  080051a8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  080051a8  0002022c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd54  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000206e  00000000  00000000  0002fdf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00031e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  00032ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e4b6  00000000  00000000  00033640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8b9  00000000  00000000  00051af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9897  00000000  00000000  000603af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00129c46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036d4  00000000  00000000  00129c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800507c 	.word	0x0800507c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	0800507c 	.word	0x0800507c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fb84 	bl	8000cd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f82b 	bl	8000628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f000 f96f 	bl	80008b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80005d6:	f000 f943 	bl	8000860 <MX_DMA_Init>
  MX_ADC2_Init();
 80005da:	f000 f86f 	bl	80006bc <MX_ADC2_Init>
  MX_USART2_UART_Init();
 80005de:	f000 f8f3 	bl	80007c8 <MX_USART2_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_Start_DMA(&hadc2, value, 3); //Start l'adc en DMA pour 3 channel
 80005e2:	2203      	movs	r2, #3
 80005e4:	490b      	ldr	r1, [pc, #44]	; (8000614 <main+0x50>)
 80005e6:	480c      	ldr	r0, [pc, #48]	; (8000618 <main+0x54>)
 80005e8:	f000 ff92 	bl	8001510 <HAL_ADC_Start_DMA>

	  sprintf(TXBuffer,"ADC1:%d , ADC2:%d, ADC3:%d \r\n",value[0], value[1],value[2]);
 80005ec:	4b09      	ldr	r3, [pc, #36]	; (8000614 <main+0x50>)
 80005ee:	681a      	ldr	r2, [r3, #0]
 80005f0:	4b08      	ldr	r3, [pc, #32]	; (8000614 <main+0x50>)
 80005f2:	6859      	ldr	r1, [r3, #4]
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <main+0x50>)
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	460b      	mov	r3, r1
 80005fc:	4907      	ldr	r1, [pc, #28]	; (800061c <main+0x58>)
 80005fe:	4808      	ldr	r0, [pc, #32]	; (8000620 <main+0x5c>)
 8000600:	f004 f8ce 	bl	80047a0 <siprintf>
	  HAL_UART_Transmit(&huart2, TXBuffer, sizeof(TXBuffer), HAL_MAX_DELAY);
 8000604:	f04f 33ff 	mov.w	r3, #4294967295
 8000608:	2220      	movs	r2, #32
 800060a:	4905      	ldr	r1, [pc, #20]	; (8000620 <main+0x5c>)
 800060c:	4805      	ldr	r0, [pc, #20]	; (8000624 <main+0x60>)
 800060e:	f003 fa7b 	bl	8003b08 <HAL_UART_Transmit>
  {
 8000612:	e7e6      	b.n	80005e2 <main+0x1e>
 8000614:	200001e8 	.word	0x200001e8
 8000618:	2000008c 	.word	0x2000008c
 800061c:	08005094 	.word	0x08005094
 8000620:	200001f4 	.word	0x200001f4
 8000624:	20000158 	.word	0x20000158

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b094      	sub	sp, #80	; 0x50
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	f107 0318 	add.w	r3, r7, #24
 8000632:	2238      	movs	r2, #56	; 0x38
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f004 f8aa 	bl	8004790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
 8000648:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800064a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800064e:	f002 fa33 	bl	8002ab8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000652:	2301      	movs	r3, #1
 8000654:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000656:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065c:	2302      	movs	r3, #2
 800065e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000660:	2303      	movs	r3, #3
 8000662:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000664:	2302      	movs	r3, #2
 8000666:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000668:	230c      	movs	r3, #12
 800066a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800066c:	2302      	movs	r3, #2
 800066e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f107 0318 	add.w	r3, r7, #24
 800067c:	4618      	mov	r0, r3
 800067e:	f002 facf 	bl	8002c20 <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000688:	f000 f97a 	bl	8000980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2303      	movs	r3, #3
 8000692:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	2102      	movs	r1, #2
 80006a4:	4618      	mov	r0, r3
 80006a6:	f002 fdd3 	bl	8003250 <HAL_RCC_ClockConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80006b0:	f000 f966 	bl	8000980 <Error_Handler>
  }
}
 80006b4:	bf00      	nop
 80006b6:	3750      	adds	r7, #80	; 0x50
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006c2:	463b      	mov	r3, r7
 80006c4:	2220      	movs	r2, #32
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f004 f861 	bl	8004790 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ce:	4b39      	ldr	r3, [pc, #228]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006d0:	4a39      	ldr	r2, [pc, #228]	; (80007b8 <MX_ADC2_Init+0xfc>)
 80006d2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80006d4:	4b37      	ldr	r3, [pc, #220]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80006da:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006dc:	4b35      	ldr	r3, [pc, #212]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006e2:	4b34      	ldr	r3, [pc, #208]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80006e8:	4b32      	ldr	r3, [pc, #200]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006ee:	4b31      	ldr	r3, [pc, #196]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006f4:	4b2f      	ldr	r3, [pc, #188]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006f6:	2204      	movs	r2, #4
 80006f8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006fa:	4b2e      	ldr	r3, [pc, #184]	; (80007b4 <MX_ADC2_Init+0xf8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000700:	4b2c      	ldr	r3, [pc, #176]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000702:	2201      	movs	r2, #1
 8000704:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 3;
 8000706:	4b2b      	ldr	r3, [pc, #172]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000708:	2203      	movs	r2, #3
 800070a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800070c:	4b29      	ldr	r3, [pc, #164]	; (80007b4 <MX_ADC2_Init+0xf8>)
 800070e:	2200      	movs	r2, #0
 8000710:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000714:	4b27      	ldr	r3, [pc, #156]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000716:	2200      	movs	r2, #0
 8000718:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800071a:	4b26      	ldr	r3, [pc, #152]	; (80007b4 <MX_ADC2_Init+0xf8>)
 800071c:	2200      	movs	r2, #0
 800071e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000720:	4b24      	ldr	r3, [pc, #144]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000728:	4b22      	ldr	r3, [pc, #136]	; (80007b4 <MX_ADC2_Init+0xf8>)
 800072a:	2200      	movs	r2, #0
 800072c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800072e:	4b21      	ldr	r3, [pc, #132]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000730:	2200      	movs	r2, #0
 8000732:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000736:	481f      	ldr	r0, [pc, #124]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000738:	f000 fd60 	bl	80011fc <HAL_ADC_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000742:	f000 f91d 	bl	8000980 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000746:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <MX_ADC2_Init+0x100>)
 8000748:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800074a:	2306      	movs	r3, #6
 800074c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800074e:	2306      	movs	r3, #6
 8000750:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000752:	237f      	movs	r3, #127	; 0x7f
 8000754:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000756:	2304      	movs	r3, #4
 8000758:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800075e:	463b      	mov	r3, r7
 8000760:	4619      	mov	r1, r3
 8000762:	4814      	ldr	r0, [pc, #80]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000764:	f000 ffa6 	bl	80016b4 <HAL_ADC_ConfigChannel>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800076e:	f000 f907 	bl	8000980 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000772:	4b13      	ldr	r3, [pc, #76]	; (80007c0 <MX_ADC2_Init+0x104>)
 8000774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000776:	230c      	movs	r3, #12
 8000778:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800077a:	463b      	mov	r3, r7
 800077c:	4619      	mov	r1, r3
 800077e:	480d      	ldr	r0, [pc, #52]	; (80007b4 <MX_ADC2_Init+0xf8>)
 8000780:	f000 ff98 	bl	80016b4 <HAL_ADC_ConfigChannel>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 800078a:	f000 f8f9 	bl	8000980 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800078e:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <MX_ADC2_Init+0x108>)
 8000790:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000792:	2312      	movs	r3, #18
 8000794:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000796:	463b      	mov	r3, r7
 8000798:	4619      	mov	r1, r3
 800079a:	4806      	ldr	r0, [pc, #24]	; (80007b4 <MX_ADC2_Init+0xf8>)
 800079c:	f000 ff8a 	bl	80016b4 <HAL_ADC_ConfigChannel>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 80007a6:	f000 f8eb 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	3720      	adds	r7, #32
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	2000008c 	.word	0x2000008c
 80007b8:	50000100 	.word	0x50000100
 80007bc:	04300002 	.word	0x04300002
 80007c0:	08600004 	.word	0x08600004
 80007c4:	0c900008 	.word	0x0c900008

080007c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007cc:	4b22      	ldr	r3, [pc, #136]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007ce:	4a23      	ldr	r2, [pc, #140]	; (800085c <MX_USART2_UART_Init+0x94>)
 80007d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007d2:	4b21      	ldr	r3, [pc, #132]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b1f      	ldr	r3, [pc, #124]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b1d      	ldr	r3, [pc, #116]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b1c      	ldr	r3, [pc, #112]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b1a      	ldr	r3, [pc, #104]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b19      	ldr	r3, [pc, #100]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f8:	4b17      	ldr	r3, [pc, #92]	; (8000858 <MX_USART2_UART_Init+0x90>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fe:	4b16      	ldr	r3, [pc, #88]	; (8000858 <MX_USART2_UART_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_USART2_UART_Init+0x90>)
 8000806:	2200      	movs	r2, #0
 8000808:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <MX_USART2_UART_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000810:	4811      	ldr	r0, [pc, #68]	; (8000858 <MX_USART2_UART_Init+0x90>)
 8000812:	f003 f929 	bl	8003a68 <HAL_UART_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800081c:	f000 f8b0 	bl	8000980 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	480d      	ldr	r0, [pc, #52]	; (8000858 <MX_USART2_UART_Init+0x90>)
 8000824:	f003 fec0 	bl	80045a8 <HAL_UARTEx_SetTxFifoThreshold>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800082e:	f000 f8a7 	bl	8000980 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000832:	2100      	movs	r1, #0
 8000834:	4808      	ldr	r0, [pc, #32]	; (8000858 <MX_USART2_UART_Init+0x90>)
 8000836:	f003 fef5 	bl	8004624 <HAL_UARTEx_SetRxFifoThreshold>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000840:	f000 f89e 	bl	8000980 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000844:	4804      	ldr	r0, [pc, #16]	; (8000858 <MX_USART2_UART_Init+0x90>)
 8000846:	f003 fe76 	bl	8004536 <HAL_UARTEx_DisableFifoMode>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000850:	f000 f896 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000158 	.word	0x20000158
 800085c:	40004400 	.word	0x40004400

08000860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000866:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <MX_DMA_Init+0x50>)
 8000868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800086a:	4a11      	ldr	r2, [pc, #68]	; (80008b0 <MX_DMA_Init+0x50>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	6493      	str	r3, [r2, #72]	; 0x48
 8000872:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <MX_DMA_Init+0x50>)
 8000874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800087e:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <MX_DMA_Init+0x50>)
 8000880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000882:	4a0b      	ldr	r2, [pc, #44]	; (80008b0 <MX_DMA_Init+0x50>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6493      	str	r3, [r2, #72]	; 0x48
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_DMA_Init+0x50>)
 800088c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	2100      	movs	r1, #0
 800089a:	200b      	movs	r0, #11
 800089c:	f001 fccb 	bl	8002236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008a0:	200b      	movs	r0, #11
 80008a2:	f001 fce2 	bl	800226a <HAL_NVIC_EnableIRQ>

}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40021000 	.word	0x40021000

080008b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08a      	sub	sp, #40	; 0x28
 80008b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ba:	f107 0314 	add.w	r3, r7, #20
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ca:	4b2b      	ldr	r3, [pc, #172]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	4a2a      	ldr	r2, [pc, #168]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d6:	4b28      	ldr	r3, [pc, #160]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008da:	f003 0304 	and.w	r3, r3, #4
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008e2:	4b25      	ldr	r3, [pc, #148]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e6:	4a24      	ldr	r2, [pc, #144]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008e8:	f043 0320 	orr.w	r3, r3, #32
 80008ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ee:	4b22      	ldr	r3, [pc, #136]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	f003 0320 	and.w	r3, r3, #32
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b1f      	ldr	r3, [pc, #124]	; (8000978 <MX_GPIO_Init+0xc4>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	4a1e      	ldr	r2, [pc, #120]	; (8000978 <MX_GPIO_Init+0xc4>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000906:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <MX_GPIO_Init+0xc4>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	4b19      	ldr	r3, [pc, #100]	; (8000978 <MX_GPIO_Init+0xc4>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000916:	4a18      	ldr	r2, [pc, #96]	; (8000978 <MX_GPIO_Init+0xc4>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091e:	4b16      	ldr	r3, [pc, #88]	; (8000978 <MX_GPIO_Init+0xc4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2120      	movs	r1, #32
 800092e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000932:	f002 f8a9 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000936:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800093a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800093c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	480b      	ldr	r0, [pc, #44]	; (800097c <MX_GPIO_Init+0xc8>)
 800094e:	f001 ff19 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000952:	2320      	movs	r3, #32
 8000954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	2301      	movs	r3, #1
 8000958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800096c:	f001 ff0a 	bl	8002784 <HAL_GPIO_Init>

}
 8000970:	bf00      	nop
 8000972:	3728      	adds	r7, #40	; 0x28
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40021000 	.word	0x40021000
 800097c:	48000800 	.word	0x48000800

08000980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000984:	b672      	cpsid	i
}
 8000986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000988:	e7fe      	b.n	8000988 <Error_Handler+0x8>
	...

0800098c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000992:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <HAL_MspInit+0x44>)
 8000994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000996:	4a0e      	ldr	r2, [pc, #56]	; (80009d0 <HAL_MspInit+0x44>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	6613      	str	r3, [r2, #96]	; 0x60
 800099e:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <HAL_MspInit+0x44>)
 80009a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <HAL_MspInit+0x44>)
 80009ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ae:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <HAL_MspInit+0x44>)
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b4:	6593      	str	r3, [r2, #88]	; 0x58
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_MspInit+0x44>)
 80009b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009c2:	f002 f91d 	bl	8002c00 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40021000 	.word	0x40021000

080009d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b09a      	sub	sp, #104	; 0x68
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009ec:	f107 0310 	add.w	r3, r7, #16
 80009f0:	2244      	movs	r2, #68	; 0x44
 80009f2:	2100      	movs	r1, #0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f003 fecb 	bl	8004790 <memset>
  if(hadc->Instance==ADC2)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a33      	ldr	r2, [pc, #204]	; (8000acc <HAL_ADC_MspInit+0xf8>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d15f      	bne.n	8000ac4 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a08:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a0a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a10:	f107 0310 	add.w	r3, r7, #16
 8000a14:	4618      	mov	r0, r3
 8000a16:	f002 fe37 	bl	8003688 <HAL_RCCEx_PeriphCLKConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a20:	f7ff ffae 	bl	8000980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a24:	4b2a      	ldr	r3, [pc, #168]	; (8000ad0 <HAL_ADC_MspInit+0xfc>)
 8000a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a28:	4a29      	ldr	r2, [pc, #164]	; (8000ad0 <HAL_ADC_MspInit+0xfc>)
 8000a2a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a30:	4b27      	ldr	r3, [pc, #156]	; (8000ad0 <HAL_ADC_MspInit+0xfc>)
 8000a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3c:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <HAL_ADC_MspInit+0xfc>)
 8000a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a40:	4a23      	ldr	r2, [pc, #140]	; (8000ad0 <HAL_ADC_MspInit+0xfc>)
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a48:	4b21      	ldr	r3, [pc, #132]	; (8000ad0 <HAL_ADC_MspInit+0xfc>)
 8000a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN1
    PA1     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6;
 8000a54:	2343      	movs	r3, #67	; 0x43
 8000a56:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a58:	2303      	movs	r3, #3
 8000a5a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a60:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a64:	4619      	mov	r1, r3
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a6a:	f001 fe8b 	bl	8002784 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 8000a6e:	4b19      	ldr	r3, [pc, #100]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a70:	4a19      	ldr	r2, [pc, #100]	; (8000ad8 <HAL_ADC_MspInit+0x104>)
 8000a72:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000a74:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a76:	2224      	movs	r2, #36	; 0x24
 8000a78:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a7a:	4b16      	ldr	r3, [pc, #88]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a80:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000a86:	4b13      	ldr	r3, [pc, #76]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a92:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a94:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a9a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000a9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000a9e:	2220      	movs	r2, #32
 8000aa0:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000aa8:	480a      	ldr	r0, [pc, #40]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000aaa:	f001 fbf9 	bl	80022a0 <HAL_DMA_Init>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8000ab4:	f7ff ff64 	bl	8000980 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4a06      	ldr	r2, [pc, #24]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000abc:	655a      	str	r2, [r3, #84]	; 0x54
 8000abe:	4a05      	ldr	r2, [pc, #20]	; (8000ad4 <HAL_ADC_MspInit+0x100>)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000ac4:	bf00      	nop
 8000ac6:	3768      	adds	r7, #104	; 0x68
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	50000100 	.word	0x50000100
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	200000f8 	.word	0x200000f8
 8000ad8:	40020008 	.word	0x40020008

08000adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b09a      	sub	sp, #104	; 0x68
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	2244      	movs	r2, #68	; 0x44
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f003 fe47 	bl	8004790 <memset>
  if(huart->Instance==USART2)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a1f      	ldr	r2, [pc, #124]	; (8000b84 <HAL_UART_MspInit+0xa8>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d136      	bne.n	8000b7a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f002 fdb5 	bl	8003688 <HAL_RCCEx_PeriphCLKConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b24:	f7ff ff2c 	bl	8000980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_UART_MspInit+0xac>)
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2c:	4a16      	ldr	r2, [pc, #88]	; (8000b88 <HAL_UART_MspInit+0xac>)
 8000b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b32:	6593      	str	r3, [r2, #88]	; 0x58
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_UART_MspInit+0xac>)
 8000b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_UART_MspInit+0xac>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b44:	4a10      	ldr	r2, [pc, #64]	; (8000b88 <HAL_UART_MspInit+0xac>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <HAL_UART_MspInit+0xac>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b58:	230c      	movs	r3, #12
 8000b5a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b68:	2307      	movs	r3, #7
 8000b6a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b70:	4619      	mov	r1, r3
 8000b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b76:	f001 fe05 	bl	8002784 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b7a:	bf00      	nop
 8000b7c:	3768      	adds	r7, #104	; 0x68
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40004400 	.word	0x40004400
 8000b88:	40021000 	.word	0x40021000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <NMI_Handler+0x4>

08000b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b96:	e7fe      	b.n	8000b96 <HardFault_Handler+0x4>

08000b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <MemManage_Handler+0x4>

08000b9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000baa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd8:	f000 f8d0 	bl	8000d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000be4:	4802      	ldr	r0, [pc, #8]	; (8000bf0 <DMA1_Channel1_IRQHandler+0x10>)
 8000be6:	f001 fc7e 	bl	80024e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	200000f8 	.word	0x200000f8

08000bf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bfc:	4a14      	ldr	r2, [pc, #80]	; (8000c50 <_sbrk+0x5c>)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <_sbrk+0x60>)
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c08:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <_sbrk+0x64>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	; (8000c5c <_sbrk+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d207      	bcs.n	8000c34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c24:	f003 fd8a 	bl	800473c <__errno>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	e009      	b.n	8000c48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <_sbrk+0x64>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c3a:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a05      	ldr	r2, [pc, #20]	; (8000c58 <_sbrk+0x64>)
 8000c44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c46:	68fb      	ldr	r3, [r7, #12]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20008000 	.word	0x20008000
 8000c54:	00000400 	.word	0x00000400
 8000c58:	20000214 	.word	0x20000214
 8000c5c:	20000230 	.word	0x20000230

08000c60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <SystemInit+0x20>)
 8000c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c6a:	4a05      	ldr	r2, [pc, #20]	; (8000c80 <SystemInit+0x20>)
 8000c6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c84:	480d      	ldr	r0, [pc, #52]	; (8000cbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c86:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c88:	480d      	ldr	r0, [pc, #52]	; (8000cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8a:	490e      	ldr	r1, [pc, #56]	; (8000cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c8c:	4a0e      	ldr	r2, [pc, #56]	; (8000cc8 <LoopForever+0xe>)
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c90:	e002      	b.n	8000c98 <LoopCopyDataInit>

08000c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c96:	3304      	adds	r3, #4

08000c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c9c:	d3f9      	bcc.n	8000c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca0:	4c0b      	ldr	r4, [pc, #44]	; (8000cd0 <LoopForever+0x16>)
  movs r3, #0
 8000ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca4:	e001      	b.n	8000caa <LoopFillZerobss>

08000ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca8:	3204      	adds	r2, #4

08000caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cac:	d3fb      	bcc.n	8000ca6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cae:	f7ff ffd7 	bl	8000c60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f003 fd49 	bl	8004748 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb6:	f7ff fc85 	bl	80005c4 <main>

08000cba <LoopForever>:

LoopForever:
    b LoopForever
 8000cba:	e7fe      	b.n	8000cba <LoopForever>
  ldr   r0, =_estack
 8000cbc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cc8:	08005138 	.word	0x08005138
  ldr r2, =_sbss
 8000ccc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cd0:	2000022c 	.word	0x2000022c

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>

08000cd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	f001 fa9d 	bl	8002220 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	f000 f80e 	bl	8000d08 <HAL_InitTick>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d002      	beq.n	8000cf8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	71fb      	strb	r3, [r7, #7]
 8000cf6:	e001      	b.n	8000cfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cf8:	f7ff fe48 	bl	800098c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cfc:	79fb      	ldrb	r3, [r7, #7]

}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d14:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <HAL_InitTick+0x68>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d022      	beq.n	8000d62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d1c:	4b15      	ldr	r3, [pc, #84]	; (8000d74 <HAL_InitTick+0x6c>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b13      	ldr	r3, [pc, #76]	; (8000d70 <HAL_InitTick+0x68>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d28:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d30:	4618      	mov	r0, r3
 8000d32:	f001 faa8 	bl	8002286 <HAL_SYSTICK_Config>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d10f      	bne.n	8000d5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2b0f      	cmp	r3, #15
 8000d40:	d809      	bhi.n	8000d56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d42:	2200      	movs	r2, #0
 8000d44:	6879      	ldr	r1, [r7, #4]
 8000d46:	f04f 30ff 	mov.w	r0, #4294967295
 8000d4a:	f001 fa74 	bl	8002236 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <HAL_InitTick+0x70>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	e007      	b.n	8000d66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	73fb      	strb	r3, [r7, #15]
 8000d5a:	e004      	b.n	8000d66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	73fb      	strb	r3, [r7, #15]
 8000d60:	e001      	b.n	8000d66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000008 	.word	0x20000008
 8000d74:	20000000 	.word	0x20000000
 8000d78:	20000004 	.word	0x20000004

08000d7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <HAL_IncTick+0x1c>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <HAL_IncTick+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4413      	add	r3, r2
 8000d8a:	4a03      	ldr	r2, [pc, #12]	; (8000d98 <HAL_IncTick+0x1c>)
 8000d8c:	6013      	str	r3, [r2, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	20000218 	.word	0x20000218
 8000d9c:	20000008 	.word	0x20000008

08000da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return uwTick;
 8000da4:	4b03      	ldr	r3, [pc, #12]	; (8000db4 <HAL_GetTick+0x14>)
 8000da6:	681b      	ldr	r3, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000218 	.word	0x20000218

08000db8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	431a      	orrs	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	431a      	orrs	r2, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	609a      	str	r2, [r3, #8]
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b087      	sub	sp, #28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
 8000e2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	3360      	adds	r3, #96	; 0x60
 8000e32:	461a      	mov	r2, r3
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	4413      	add	r3, r2
 8000e3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <LL_ADC_SetOffset+0x44>)
 8000e42:	4013      	ands	r3, r2
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e58:	bf00      	nop
 8000e5a:	371c      	adds	r7, #28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	03fff000 	.word	0x03fff000

08000e68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	3360      	adds	r3, #96	; 0x60
 8000e76:	461a      	mov	r2, r3
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	4413      	add	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr

08000e94 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	3360      	adds	r3, #96	; 0x60
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	4413      	add	r3, r2
 8000eac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	431a      	orrs	r2, r3
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000ebe:	bf00      	nop
 8000ec0:	371c      	adds	r7, #28
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	b087      	sub	sp, #28
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	60f8      	str	r0, [r7, #12]
 8000ed2:	60b9      	str	r1, [r7, #8]
 8000ed4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3360      	adds	r3, #96	; 0x60
 8000eda:	461a      	mov	r2, r3
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	4413      	add	r3, r2
 8000ee2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	431a      	orrs	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000ef4:	bf00      	nop
 8000ef6:	371c      	adds	r7, #28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b087      	sub	sp, #28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3360      	adds	r3, #96	; 0x60
 8000f10:	461a      	mov	r2, r3
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000f2a:	bf00      	nop
 8000f2c:	371c      	adds	r7, #28
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	695b      	ldr	r3, [r3, #20]
 8000f44:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	615a      	str	r2, [r3, #20]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f70:	2301      	movs	r3, #1
 8000f72:	e000      	b.n	8000f76 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f82:	b480      	push	{r7}
 8000f84:	b087      	sub	sp, #28
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	60f8      	str	r0, [r7, #12]
 8000f8a:	60b9      	str	r1, [r7, #8]
 8000f8c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3330      	adds	r3, #48	; 0x30
 8000f92:	461a      	mov	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	f003 030c 	and.w	r3, r3, #12
 8000f9e:	4413      	add	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	f003 031f 	and.w	r3, r3, #31
 8000fac:	211f      	movs	r1, #31
 8000fae:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	0e9b      	lsrs	r3, r3, #26
 8000fba:	f003 011f 	and.w	r1, r3, #31
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	f003 031f 	and.w	r3, r3, #31
 8000fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fce:	bf00      	nop
 8000fd0:	371c      	adds	r7, #28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b087      	sub	sp, #28
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	60f8      	str	r0, [r7, #12]
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	3314      	adds	r3, #20
 8000fea:	461a      	mov	r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	0e5b      	lsrs	r3, r3, #25
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	4413      	add	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	0d1b      	lsrs	r3, r3, #20
 8001002:	f003 031f 	and.w	r3, r3, #31
 8001006:	2107      	movs	r1, #7
 8001008:	fa01 f303 	lsl.w	r3, r1, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	401a      	ands	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	0d1b      	lsrs	r3, r3, #20
 8001014:	f003 031f 	and.w	r3, r3, #31
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	fa01 f303 	lsl.w	r3, r1, r3
 800101e:	431a      	orrs	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001024:	bf00      	nop
 8001026:	371c      	adds	r7, #28
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a0f      	ldr	r2, [pc, #60]	; (800107c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d10a      	bne.n	800105a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001050:	431a      	orrs	r2, r3
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001058:	e00a      	b.n	8001070 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001066:	43db      	mvns	r3, r3
 8001068:	401a      	ands	r2, r3
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	407f0000 	.word	0x407f0000

08001080 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 031f 	and.w	r3, r3, #31
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80010ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	6093      	str	r3, [r2, #8]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010d4:	d101      	bne.n	80010da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80010d6:	2301      	movs	r3, #1
 80010d8:	e000      	b.n	80010dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80010f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001120:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001124:	d101      	bne.n	800112a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001126:	2301      	movs	r3, #1
 8001128:	e000      	b.n	800112c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800112a:	2300      	movs	r3, #0
}
 800112c:	4618      	mov	r0, r3
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001148:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800114c:	f043 0201 	orr.w	r2, r3, #1
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	2b01      	cmp	r3, #1
 8001172:	d101      	bne.n	8001178 <LL_ADC_IsEnabled+0x18>
 8001174:	2301      	movs	r3, #1
 8001176:	e000      	b.n	800117a <LL_ADC_IsEnabled+0x1a>
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001196:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800119a:	f043 0204 	orr.w	r2, r3, #4
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b083      	sub	sp, #12
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 0304 	and.w	r3, r3, #4
 80011be:	2b04      	cmp	r3, #4
 80011c0:	d101      	bne.n	80011c6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011c2:	2301      	movs	r3, #1
 80011c4:	e000      	b.n	80011c8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f003 0308 	and.w	r3, r3, #8
 80011e4:	2b08      	cmp	r3, #8
 80011e6:	d101      	bne.n	80011ec <LL_ADC_INJ_IsConversionOngoing+0x18>
 80011e8:	2301      	movs	r3, #1
 80011ea:	e000      	b.n	80011ee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
	...

080011fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b089      	sub	sp, #36	; 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001204:	2300      	movs	r3, #0
 8001206:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001208:	2300      	movs	r3, #0
 800120a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e177      	b.n	8001506 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001220:	2b00      	cmp	r3, #0
 8001222:	d109      	bne.n	8001238 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff fbd5 	bl	80009d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff3f 	bl	80010c0 <LL_ADC_IsDeepPowerDownEnabled>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d004      	beq.n	8001252 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff25 	bl	800109c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ff5a 	bl	8001110 <LL_ADC_IsInternalRegulatorEnabled>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d115      	bne.n	800128e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff ff3e 	bl	80010e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800126c:	4b9c      	ldr	r3, [pc, #624]	; (80014e0 <HAL_ADC_Init+0x2e4>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	099b      	lsrs	r3, r3, #6
 8001272:	4a9c      	ldr	r2, [pc, #624]	; (80014e4 <HAL_ADC_Init+0x2e8>)
 8001274:	fba2 2303 	umull	r2, r3, r2, r3
 8001278:	099b      	lsrs	r3, r3, #6
 800127a:	3301      	adds	r3, #1
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001280:	e002      	b.n	8001288 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	3b01      	subs	r3, #1
 8001286:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f9      	bne.n	8001282 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ff3c 	bl	8001110 <LL_ADC_IsInternalRegulatorEnabled>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10d      	bne.n	80012ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012a2:	f043 0210 	orr.w	r2, r3, #16
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ae:	f043 0201 	orr.w	r2, r3, #1
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ff75 	bl	80011ae <LL_ADC_REG_IsConversionOngoing>
 80012c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012ca:	f003 0310 	and.w	r3, r3, #16
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f040 8110 	bne.w	80014f4 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f040 810c 	bne.w	80014f4 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012e0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80012e4:	f043 0202 	orr.w	r2, r3, #2
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff35 	bl	8001160 <LL_ADC_IsEnabled>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d111      	bne.n	8001320 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80012fc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001300:	f7ff ff2e 	bl	8001160 <LL_ADC_IsEnabled>
 8001304:	4604      	mov	r4, r0
 8001306:	4878      	ldr	r0, [pc, #480]	; (80014e8 <HAL_ADC_Init+0x2ec>)
 8001308:	f7ff ff2a 	bl	8001160 <LL_ADC_IsEnabled>
 800130c:	4603      	mov	r3, r0
 800130e:	4323      	orrs	r3, r4
 8001310:	2b00      	cmp	r3, #0
 8001312:	d105      	bne.n	8001320 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4619      	mov	r1, r3
 800131a:	4874      	ldr	r0, [pc, #464]	; (80014ec <HAL_ADC_Init+0x2f0>)
 800131c:	f7ff fd4c 	bl	8000db8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	7f5b      	ldrb	r3, [r3, #29]
 8001324:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800132a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001330:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001336:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800133e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001340:	4313      	orrs	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800134a:	2b01      	cmp	r3, #1
 800134c:	d106      	bne.n	800135c <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001352:	3b01      	subs	r3, #1
 8001354:	045b      	lsls	r3, r3, #17
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4313      	orrs	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001360:	2b00      	cmp	r3, #0
 8001362:	d009      	beq.n	8001378 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001368:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001370:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4313      	orrs	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	4b5c      	ldr	r3, [pc, #368]	; (80014f0 <HAL_ADC_Init+0x2f4>)
 8001380:	4013      	ands	r3, r2
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	69b9      	ldr	r1, [r7, #24]
 8001388:	430b      	orrs	r3, r1
 800138a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	430a      	orrs	r2, r1
 80013a0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff ff01 	bl	80011ae <LL_ADC_REG_IsConversionOngoing>
 80013ac:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ff0e 	bl	80011d4 <LL_ADC_INJ_IsConversionOngoing>
 80013b8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d16d      	bne.n	800149c <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d16a      	bne.n	800149c <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013ca:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80013d2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013d4:	4313      	orrs	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80013e2:	f023 0302 	bic.w	r3, r3, #2
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	69b9      	ldr	r1, [r7, #24]
 80013ec:	430b      	orrs	r3, r1
 80013ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d017      	beq.n	8001428 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	691a      	ldr	r2, [r3, #16]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001406:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001410:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001414:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	6911      	ldr	r1, [r2, #16]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	430b      	orrs	r3, r1
 8001422:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001426:	e013      	b.n	8001450 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	691a      	ldr	r2, [r3, #16]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001436:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	6812      	ldr	r2, [r2, #0]
 8001444:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001448:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800144c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001456:	2b01      	cmp	r3, #1
 8001458:	d118      	bne.n	800148c <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	691b      	ldr	r3, [r3, #16]
 8001460:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001464:	f023 0304 	bic.w	r3, r3, #4
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001470:	4311      	orrs	r1, r2
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001476:	4311      	orrs	r1, r2
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800147c:	430a      	orrs	r2, r1
 800147e:	431a      	orrs	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f042 0201 	orr.w	r2, r2, #1
 8001488:	611a      	str	r2, [r3, #16]
 800148a:	e007      	b.n	800149c <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	691a      	ldr	r2, [r3, #16]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f022 0201 	bic.w	r2, r2, #1
 800149a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d10c      	bne.n	80014be <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f023 010f 	bic.w	r1, r3, #15
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	1e5a      	subs	r2, r3, #1
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	430a      	orrs	r2, r1
 80014ba:	631a      	str	r2, [r3, #48]	; 0x30
 80014bc:	e007      	b.n	80014ce <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f022 020f 	bic.w	r2, r2, #15
 80014cc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d2:	f023 0303 	bic.w	r3, r3, #3
 80014d6:	f043 0201 	orr.w	r2, r3, #1
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80014de:	e011      	b.n	8001504 <HAL_ADC_Init+0x308>
 80014e0:	20000000 	.word	0x20000000
 80014e4:	053e2d63 	.word	0x053e2d63
 80014e8:	50000100 	.word	0x50000100
 80014ec:	50000300 	.word	0x50000300
 80014f0:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014f8:	f043 0210 	orr.w	r2, r3, #16
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001504:	7ffb      	ldrb	r3, [r7, #31]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3724      	adds	r7, #36	; 0x24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd90      	pop	{r4, r7, pc}
 800150e:	bf00      	nop

08001510 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800151c:	4851      	ldr	r0, [pc, #324]	; (8001664 <HAL_ADC_Start_DMA+0x154>)
 800151e:	f7ff fdaf 	bl	8001080 <LL_ADC_GetMultimode>
 8001522:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fe40 	bl	80011ae <LL_ADC_REG_IsConversionOngoing>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	f040 808f 	bne.w	8001654 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800153c:	2b01      	cmp	r3, #1
 800153e:	d101      	bne.n	8001544 <HAL_ADC_Start_DMA+0x34>
 8001540:	2302      	movs	r3, #2
 8001542:	e08a      	b.n	800165a <HAL_ADC_Start_DMA+0x14a>
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2201      	movs	r2, #1
 8001548:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d005      	beq.n	800155e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	2b05      	cmp	r3, #5
 8001556:	d002      	beq.n	800155e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	2b09      	cmp	r3, #9
 800155c:	d173      	bne.n	8001646 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f000 fc98 	bl	8001e94 <ADC_Enable>
 8001564:	4603      	mov	r3, r0
 8001566:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001568:	7dfb      	ldrb	r3, [r7, #23]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d166      	bne.n	800163c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001572:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001576:	f023 0301 	bic.w	r3, r3, #1
 800157a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a38      	ldr	r2, [pc, #224]	; (8001668 <HAL_ADC_Start_DMA+0x158>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d002      	beq.n	8001592 <HAL_ADC_Start_DMA+0x82>
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	e001      	b.n	8001596 <HAL_ADC_Start_DMA+0x86>
 8001592:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	6812      	ldr	r2, [r2, #0]
 800159a:	4293      	cmp	r3, r2
 800159c:	d002      	beq.n	80015a4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d105      	bne.n	80015b0 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015a8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d006      	beq.n	80015ca <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015c0:	f023 0206 	bic.w	r2, r3, #6
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	661a      	str	r2, [r3, #96]	; 0x60
 80015c8:	e002      	b.n	80015d0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2200      	movs	r2, #0
 80015ce:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015d4:	4a25      	ldr	r2, [pc, #148]	; (800166c <HAL_ADC_Start_DMA+0x15c>)
 80015d6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015dc:	4a24      	ldr	r2, [pc, #144]	; (8001670 <HAL_ADC_Start_DMA+0x160>)
 80015de:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e4:	4a23      	ldr	r2, [pc, #140]	; (8001674 <HAL_ADC_Start_DMA+0x164>)
 80015e6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	221c      	movs	r2, #28
 80015ee:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f042 0210 	orr.w	r2, r2, #16
 8001606:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f042 0201 	orr.w	r2, r2, #1
 8001616:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	3340      	adds	r3, #64	; 0x40
 8001622:	4619      	mov	r1, r3
 8001624:	68ba      	ldr	r2, [r7, #8]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f000 fee2 	bl	80023f0 <HAL_DMA_Start_IT>
 800162c:	4603      	mov	r3, r0
 800162e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fda6 	bl	8001186 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800163a:	e00d      	b.n	8001658 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8001644:	e008      	b.n	8001658 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001652:	e001      	b.n	8001658 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001654:	2302      	movs	r3, #2
 8001656:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001658:	7dfb      	ldrb	r3, [r7, #23]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	50000300 	.word	0x50000300
 8001668:	50000100 	.word	0x50000100
 800166c:	08001f59 	.word	0x08001f59
 8001670:	08002031 	.word	0x08002031
 8001674:	0800204d 	.word	0x0800204d

08001678 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b0b6      	sub	sp, #216	; 0xd8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016be:	2300      	movs	r3, #0
 80016c0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d101      	bne.n	80016d6 <HAL_ADC_ConfigChannel+0x22>
 80016d2:	2302      	movs	r3, #2
 80016d4:	e3c8      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x7b4>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2201      	movs	r2, #1
 80016da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fd63 	bl	80011ae <LL_ADC_REG_IsConversionOngoing>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f040 83ad 	bne.w	8001e4a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	6859      	ldr	r1, [r3, #4]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	f7ff fc40 	bl	8000f82 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fd51 	bl	80011ae <LL_ADC_REG_IsConversionOngoing>
 800170c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff fd5d 	bl	80011d4 <LL_ADC_INJ_IsConversionOngoing>
 800171a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800171e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 81d9 	bne.w	8001ada <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001728:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800172c:	2b00      	cmp	r3, #0
 800172e:	f040 81d4 	bne.w	8001ada <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800173a:	d10f      	bne.n	800175c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2200      	movs	r2, #0
 8001746:	4619      	mov	r1, r3
 8001748:	f7ff fc47 	bl	8000fda <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fbee 	bl	8000f36 <LL_ADC_SetSamplingTimeCommonConfig>
 800175a:	e00e      	b.n	800177a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6818      	ldr	r0, [r3, #0]
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	6819      	ldr	r1, [r3, #0]
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	461a      	mov	r2, r3
 800176a:	f7ff fc36 	bl	8000fda <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2100      	movs	r1, #0
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fbde 	bl	8000f36 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	695a      	ldr	r2, [r3, #20]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	08db      	lsrs	r3, r3, #3
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	691b      	ldr	r3, [r3, #16]
 8001798:	2b04      	cmp	r3, #4
 800179a:	d022      	beq.n	80017e2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6818      	ldr	r0, [r3, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	6919      	ldr	r1, [r3, #16]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80017ac:	f7ff fb38 	bl	8000e20 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6818      	ldr	r0, [r3, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6919      	ldr	r1, [r3, #16]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	461a      	mov	r2, r3
 80017be:	f7ff fb84 	bl	8000eca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6818      	ldr	r0, [r3, #0]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	6919      	ldr	r1, [r3, #16]
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	7f1b      	ldrb	r3, [r3, #28]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d102      	bne.n	80017d8 <HAL_ADC_ConfigChannel+0x124>
 80017d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017d6:	e000      	b.n	80017da <HAL_ADC_ConfigChannel+0x126>
 80017d8:	2300      	movs	r3, #0
 80017da:	461a      	mov	r2, r3
 80017dc:	f7ff fb90 	bl	8000f00 <LL_ADC_SetOffsetSaturation>
 80017e0:	e17b      	b.n	8001ada <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2100      	movs	r1, #0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fb3d 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 80017ee:	4603      	mov	r3, r0
 80017f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d10a      	bne.n	800180e <HAL_ADC_ConfigChannel+0x15a>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fb32 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 8001804:	4603      	mov	r3, r0
 8001806:	0e9b      	lsrs	r3, r3, #26
 8001808:	f003 021f 	and.w	r2, r3, #31
 800180c:	e01e      	b.n	800184c <HAL_ADC_ConfigChannel+0x198>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fb27 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 800181a:	4603      	mov	r3, r0
 800181c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001820:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001824:	fa93 f3a3 	rbit	r3, r3
 8001828:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800182c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001830:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001834:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800183c:	2320      	movs	r3, #32
 800183e:	e004      	b.n	800184a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001840:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001844:	fab3 f383 	clz	r3, r3
 8001848:	b2db      	uxtb	r3, r3
 800184a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001854:	2b00      	cmp	r3, #0
 8001856:	d105      	bne.n	8001864 <HAL_ADC_ConfigChannel+0x1b0>
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	0e9b      	lsrs	r3, r3, #26
 800185e:	f003 031f 	and.w	r3, r3, #31
 8001862:	e018      	b.n	8001896 <HAL_ADC_ConfigChannel+0x1e2>
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001870:	fa93 f3a3 	rbit	r3, r3
 8001874:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800187c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001880:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001888:	2320      	movs	r3, #32
 800188a:	e004      	b.n	8001896 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800188c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001890:	fab3 f383 	clz	r3, r3
 8001894:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001896:	429a      	cmp	r2, r3
 8001898:	d106      	bne.n	80018a8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2200      	movs	r2, #0
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff faf6 	bl	8000e94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2101      	movs	r1, #1
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fada 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 80018b4:	4603      	mov	r3, r0
 80018b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10a      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x220>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2101      	movs	r1, #1
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff facf 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 80018ca:	4603      	mov	r3, r0
 80018cc:	0e9b      	lsrs	r3, r3, #26
 80018ce:	f003 021f 	and.w	r2, r3, #31
 80018d2:	e01e      	b.n	8001912 <HAL_ADC_ConfigChannel+0x25e>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2101      	movs	r1, #1
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fac4 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80018ea:	fa93 f3a3 	rbit	r3, r3
 80018ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80018f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80018f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80018fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001902:	2320      	movs	r3, #32
 8001904:	e004      	b.n	8001910 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001906:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800190a:	fab3 f383 	clz	r3, r3
 800190e:	b2db      	uxtb	r3, r3
 8001910:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800191a:	2b00      	cmp	r3, #0
 800191c:	d105      	bne.n	800192a <HAL_ADC_ConfigChannel+0x276>
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	0e9b      	lsrs	r3, r3, #26
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	e018      	b.n	800195c <HAL_ADC_ConfigChannel+0x2a8>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001932:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001936:	fa93 f3a3 	rbit	r3, r3
 800193a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800193e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001942:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001946:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800194e:	2320      	movs	r3, #32
 8001950:	e004      	b.n	800195c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001952:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001956:	fab3 f383 	clz	r3, r3
 800195a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800195c:	429a      	cmp	r2, r3
 800195e:	d106      	bne.n	800196e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2200      	movs	r2, #0
 8001966:	2101      	movs	r1, #1
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff fa93 	bl	8000e94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2102      	movs	r1, #2
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fa77 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001980:	2b00      	cmp	r3, #0
 8001982:	d10a      	bne.n	800199a <HAL_ADC_ConfigChannel+0x2e6>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2102      	movs	r1, #2
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fa6c 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 8001990:	4603      	mov	r3, r0
 8001992:	0e9b      	lsrs	r3, r3, #26
 8001994:	f003 021f 	and.w	r2, r3, #31
 8001998:	e01e      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x324>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2102      	movs	r1, #2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fa61 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 80019a6:	4603      	mov	r3, r0
 80019a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019b0:	fa93 f3a3 	rbit	r3, r3
 80019b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80019b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80019bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80019c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80019c8:	2320      	movs	r3, #32
 80019ca:	e004      	b.n	80019d6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80019cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019d0:	fab3 f383 	clz	r3, r3
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d105      	bne.n	80019f0 <HAL_ADC_ConfigChannel+0x33c>
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	0e9b      	lsrs	r3, r3, #26
 80019ea:	f003 031f 	and.w	r3, r3, #31
 80019ee:	e016      	b.n	8001a1e <HAL_ADC_ConfigChannel+0x36a>
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80019fc:	fa93 f3a3 	rbit	r3, r3
 8001a00:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001a02:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001a10:	2320      	movs	r3, #32
 8001a12:	e004      	b.n	8001a1e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a18:	fab3 f383 	clz	r3, r3
 8001a1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d106      	bne.n	8001a30 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2200      	movs	r2, #0
 8001a28:	2102      	movs	r1, #2
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fa32 	bl	8000e94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2103      	movs	r1, #3
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fa16 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10a      	bne.n	8001a5c <HAL_ADC_ConfigChannel+0x3a8>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2103      	movs	r1, #3
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fa0b 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	0e9b      	lsrs	r3, r3, #26
 8001a56:	f003 021f 	and.w	r2, r3, #31
 8001a5a:	e017      	b.n	8001a8c <HAL_ADC_ConfigChannel+0x3d8>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2103      	movs	r1, #3
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff fa00 	bl	8000e68 <LL_ADC_GetOffsetChannel>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a6e:	fa93 f3a3 	rbit	r3, r3
 8001a72:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001a74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a76:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001a78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001a7e:	2320      	movs	r3, #32
 8001a80:	e003      	b.n	8001a8a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001a82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a84:	fab3 f383 	clz	r3, r3
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d105      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x3f0>
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	0e9b      	lsrs	r3, r3, #26
 8001a9e:	f003 031f 	and.w	r3, r3, #31
 8001aa2:	e011      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x414>
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001aac:	fa93 f3a3 	rbit	r3, r3
 8001ab0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001ab2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ab4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001ab6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001abc:	2320      	movs	r3, #32
 8001abe:	e003      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ac2:	fab3 f383 	clz	r3, r3
 8001ac6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d106      	bne.n	8001ada <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2103      	movs	r1, #3
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff f9dd 	bl	8000e94 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff fb3e 	bl	8001160 <LL_ADC_IsEnabled>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f040 8140 	bne.w	8001d6c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	6819      	ldr	r1, [r3, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	461a      	mov	r2, r3
 8001afa:	f7ff fa99 	bl	8001030 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	4a8f      	ldr	r2, [pc, #572]	; (8001d40 <HAL_ADC_ConfigChannel+0x68c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	f040 8131 	bne.w	8001d6c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10b      	bne.n	8001b32 <HAL_ADC_ConfigChannel+0x47e>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	0e9b      	lsrs	r3, r3, #26
 8001b20:	3301      	adds	r3, #1
 8001b22:	f003 031f 	and.w	r3, r3, #31
 8001b26:	2b09      	cmp	r3, #9
 8001b28:	bf94      	ite	ls
 8001b2a:	2301      	movls	r3, #1
 8001b2c:	2300      	movhi	r3, #0
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	e019      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x4b2>
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001b40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b42:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001b44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001b4a:	2320      	movs	r3, #32
 8001b4c:	e003      	b.n	8001b56 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001b4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b50:	fab3 f383 	clz	r3, r3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	3301      	adds	r3, #1
 8001b58:	f003 031f 	and.w	r3, r3, #31
 8001b5c:	2b09      	cmp	r3, #9
 8001b5e:	bf94      	ite	ls
 8001b60:	2301      	movls	r3, #1
 8001b62:	2300      	movhi	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d079      	beq.n	8001c5e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d107      	bne.n	8001b86 <HAL_ADC_ConfigChannel+0x4d2>
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	0e9b      	lsrs	r3, r3, #26
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	069b      	lsls	r3, r3, #26
 8001b80:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b84:	e015      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x4fe>
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b8e:	fa93 f3a3 	rbit	r3, r3
 8001b92:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b96:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001b9e:	2320      	movs	r3, #32
 8001ba0:	e003      	b.n	8001baa <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ba4:	fab3 f383 	clz	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	3301      	adds	r3, #1
 8001bac:	069b      	lsls	r3, r3, #26
 8001bae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d109      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x51e>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	0e9b      	lsrs	r3, r3, #26
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	f003 031f 	and.w	r3, r3, #31
 8001bca:	2101      	movs	r1, #1
 8001bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd0:	e017      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x54e>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bda:	fa93 f3a3 	rbit	r3, r3
 8001bde:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001be0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001be2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001be4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001bea:	2320      	movs	r3, #32
 8001bec:	e003      	b.n	8001bf6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001bee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bf0:	fab3 f383 	clz	r3, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f003 031f 	and.w	r3, r3, #31
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001c02:	ea42 0103 	orr.w	r1, r2, r3
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d10a      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x574>
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	0e9b      	lsrs	r3, r3, #26
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f003 021f 	and.w	r2, r3, #31
 8001c1e:	4613      	mov	r3, r2
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4413      	add	r3, r2
 8001c24:	051b      	lsls	r3, r3, #20
 8001c26:	e018      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x5a6>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c30:	fa93 f3a3 	rbit	r3, r3
 8001c34:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c38:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001c3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001c40:	2320      	movs	r3, #32
 8001c42:	e003      	b.n	8001c4c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001c44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c46:	fab3 f383 	clz	r3, r3
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	f003 021f 	and.w	r2, r3, #31
 8001c52:	4613      	mov	r3, r2
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	4413      	add	r3, r2
 8001c58:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c5a:	430b      	orrs	r3, r1
 8001c5c:	e081      	b.n	8001d62 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d107      	bne.n	8001c7a <HAL_ADC_ConfigChannel+0x5c6>
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	0e9b      	lsrs	r3, r3, #26
 8001c70:	3301      	adds	r3, #1
 8001c72:	069b      	lsls	r3, r3, #26
 8001c74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c78:	e015      	b.n	8001ca6 <HAL_ADC_ConfigChannel+0x5f2>
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001c92:	2320      	movs	r3, #32
 8001c94:	e003      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c98:	fab3 f383 	clz	r3, r3
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	069b      	lsls	r3, r3, #26
 8001ca2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d109      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x612>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	0e9b      	lsrs	r3, r3, #26
 8001cb8:	3301      	adds	r3, #1
 8001cba:	f003 031f 	and.w	r3, r3, #31
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc4:	e017      	b.n	8001cf6 <HAL_ADC_ConfigChannel+0x642>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	61fb      	str	r3, [r7, #28]
  return result;
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e003      	b.n	8001cea <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	3301      	adds	r3, #1
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	ea42 0103 	orr.w	r1, r2, r3
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10d      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x66e>
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	0e9b      	lsrs	r3, r3, #26
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f003 021f 	and.w	r2, r3, #31
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	3b1e      	subs	r3, #30
 8001d1a:	051b      	lsls	r3, r3, #20
 8001d1c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d20:	e01e      	b.n	8001d60 <HAL_ADC_ConfigChannel+0x6ac>
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa93 f3a3 	rbit	r3, r3
 8001d2e:	613b      	str	r3, [r7, #16]
  return result;
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d104      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001d3a:	2320      	movs	r3, #32
 8001d3c:	e006      	b.n	8001d4c <HAL_ADC_ConfigChannel+0x698>
 8001d3e:	bf00      	nop
 8001d40:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	fab3 f383 	clz	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	f003 021f 	and.w	r2, r3, #31
 8001d52:	4613      	mov	r3, r2
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	4413      	add	r3, r2
 8001d58:	3b1e      	subs	r3, #30
 8001d5a:	051b      	lsls	r3, r3, #20
 8001d5c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d60:	430b      	orrs	r3, r1
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	6892      	ldr	r2, [r2, #8]
 8001d66:	4619      	mov	r1, r3
 8001d68:	f7ff f937 	bl	8000fda <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b3f      	ldr	r3, [pc, #252]	; (8001e70 <HAL_ADC_ConfigChannel+0x7bc>)
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d071      	beq.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d78:	483e      	ldr	r0, [pc, #248]	; (8001e74 <HAL_ADC_ConfigChannel+0x7c0>)
 8001d7a:	f7ff f843 	bl	8000e04 <LL_ADC_GetCommonPathInternalCh>
 8001d7e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a3c      	ldr	r2, [pc, #240]	; (8001e78 <HAL_ADC_ConfigChannel+0x7c4>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d004      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x6e2>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a3a      	ldr	r2, [pc, #232]	; (8001e7c <HAL_ADC_ConfigChannel+0x7c8>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d127      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001d96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d121      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001daa:	d157      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001db0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001db4:	4619      	mov	r1, r3
 8001db6:	482f      	ldr	r0, [pc, #188]	; (8001e74 <HAL_ADC_ConfigChannel+0x7c0>)
 8001db8:	f7ff f811 	bl	8000dde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001dbc:	4b30      	ldr	r3, [pc, #192]	; (8001e80 <HAL_ADC_ConfigChannel+0x7cc>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	099b      	lsrs	r3, r3, #6
 8001dc2:	4a30      	ldr	r2, [pc, #192]	; (8001e84 <HAL_ADC_ConfigChannel+0x7d0>)
 8001dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc8:	099b      	lsrs	r3, r3, #6
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001dd6:	e002      	b.n	8001dde <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1f9      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001de4:	e03a      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a27      	ldr	r2, [pc, #156]	; (8001e88 <HAL_ADC_ConfigChannel+0x7d4>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d113      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x764>
 8001df0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001df4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d10d      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a22      	ldr	r2, [pc, #136]	; (8001e8c <HAL_ADC_ConfigChannel+0x7d8>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d02a      	beq.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4818      	ldr	r0, [pc, #96]	; (8001e74 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e12:	f7fe ffe4 	bl	8000dde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e16:	e021      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1c      	ldr	r2, [pc, #112]	; (8001e90 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d11c      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d116      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a16      	ldr	r2, [pc, #88]	; (8001e8c <HAL_ADC_ConfigChannel+0x7d8>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d011      	beq.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e40:	4619      	mov	r1, r3
 8001e42:	480c      	ldr	r0, [pc, #48]	; (8001e74 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e44:	f7fe ffcb 	bl	8000dde <LL_ADC_SetCommonPathInternalCh>
 8001e48:	e008      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e4e:	f043 0220 	orr.w	r2, r3, #32
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8001e64:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	37d8      	adds	r7, #216	; 0xd8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	80080000 	.word	0x80080000
 8001e74:	50000300 	.word	0x50000300
 8001e78:	c3210000 	.word	0xc3210000
 8001e7c:	90c00010 	.word	0x90c00010
 8001e80:	20000000 	.word	0x20000000
 8001e84:	053e2d63 	.word	0x053e2d63
 8001e88:	c7520000 	.word	0xc7520000
 8001e8c:	50000100 	.word	0x50000100
 8001e90:	cb840000 	.word	0xcb840000

08001e94 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f95d 	bl	8001160 <LL_ADC_IsEnabled>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d14d      	bne.n	8001f48 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	4b28      	ldr	r3, [pc, #160]	; (8001f54 <ADC_Enable+0xc0>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00d      	beq.n	8001ed6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ebe:	f043 0210 	orr.w	r2, r3, #16
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eca:	f043 0201 	orr.w	r2, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e039      	b.n	8001f4a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff f92c 	bl	8001138 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001ee0:	f7fe ff5e 	bl	8000da0 <HAL_GetTick>
 8001ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ee6:	e028      	b.n	8001f3a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff f937 	bl	8001160 <LL_ADC_IsEnabled>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d104      	bne.n	8001f02 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff f91b 	bl	8001138 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f02:	f7fe ff4d 	bl	8000da0 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d914      	bls.n	8001f3a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d00d      	beq.n	8001f3a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f22:	f043 0210 	orr.w	r2, r3, #16
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2e:	f043 0201 	orr.w	r2, r3, #1
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e007      	b.n	8001f4a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d1cf      	bne.n	8001ee8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	8000003f 	.word	0x8000003f

08001f58 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f64:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d14b      	bne.n	800200a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0308 	and.w	r3, r3, #8
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d021      	beq.n	8001fd0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7fe ffe3 	bl	8000f5c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d032      	beq.n	8002002 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d12b      	bne.n	8002002 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d11f      	bne.n	8002002 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc6:	f043 0201 	orr.w	r2, r3, #1
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fce:	e018      	b.n	8002002 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d111      	bne.n	8002002 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d105      	bne.n	8002002 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffa:	f043 0201 	orr.w	r2, r3, #1
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002002:	68f8      	ldr	r0, [r7, #12]
 8002004:	f7ff fb38 	bl	8001678 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002008:	e00e      	b.n	8002028 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800200e:	f003 0310 	and.w	r3, r3, #16
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f7ff fb42 	bl	80016a0 <HAL_ADC_ErrorCallback>
}
 800201c:	e004      	b.n	8002028 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	4798      	blx	r3
}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f7ff fb24 	bl	800168c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002044:	bf00      	nop
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002058:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800205e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800206a:	f043 0204 	orr.w	r2, r3, #4
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f7ff fb14 	bl	80016a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002078:	bf00      	nop
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002090:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800209c:	4013      	ands	r3, r2
 800209e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020b2:	4a04      	ldr	r2, [pc, #16]	; (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <__NVIC_GetPriorityGrouping+0x18>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	f003 0307 	and.w	r3, r3, #7
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	db0b      	blt.n	800210e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	f003 021f 	and.w	r2, r3, #31
 80020fc:	4907      	ldr	r1, [pc, #28]	; (800211c <__NVIC_EnableIRQ+0x38>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	2001      	movs	r0, #1
 8002106:	fa00 f202 	lsl.w	r2, r0, r2
 800210a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	e000e100 	.word	0xe000e100

08002120 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	6039      	str	r1, [r7, #0]
 800212a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	2b00      	cmp	r3, #0
 8002132:	db0a      	blt.n	800214a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	490c      	ldr	r1, [pc, #48]	; (800216c <__NVIC_SetPriority+0x4c>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	0112      	lsls	r2, r2, #4
 8002140:	b2d2      	uxtb	r2, r2
 8002142:	440b      	add	r3, r1
 8002144:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002148:	e00a      	b.n	8002160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4908      	ldr	r1, [pc, #32]	; (8002170 <__NVIC_SetPriority+0x50>)
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	3b04      	subs	r3, #4
 8002158:	0112      	lsls	r2, r2, #4
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	440b      	add	r3, r1
 800215e:	761a      	strb	r2, [r3, #24]
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	e000e100 	.word	0xe000e100
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002174:	b480      	push	{r7}
 8002176:	b089      	sub	sp, #36	; 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f1c3 0307 	rsb	r3, r3, #7
 800218e:	2b04      	cmp	r3, #4
 8002190:	bf28      	it	cs
 8002192:	2304      	movcs	r3, #4
 8002194:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3304      	adds	r3, #4
 800219a:	2b06      	cmp	r3, #6
 800219c:	d902      	bls.n	80021a4 <NVIC_EncodePriority+0x30>
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3b03      	subs	r3, #3
 80021a2:	e000      	b.n	80021a6 <NVIC_EncodePriority+0x32>
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	f04f 32ff 	mov.w	r2, #4294967295
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	401a      	ands	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021bc:	f04f 31ff 	mov.w	r1, #4294967295
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43d9      	mvns	r1, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	4313      	orrs	r3, r2
         );
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3724      	adds	r7, #36	; 0x24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
	...

080021dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ec:	d301      	bcc.n	80021f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ee:	2301      	movs	r3, #1
 80021f0:	e00f      	b.n	8002212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021f2:	4a0a      	ldr	r2, [pc, #40]	; (800221c <SysTick_Config+0x40>)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3b01      	subs	r3, #1
 80021f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021fa:	210f      	movs	r1, #15
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002200:	f7ff ff8e 	bl	8002120 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002204:	4b05      	ldr	r3, [pc, #20]	; (800221c <SysTick_Config+0x40>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800220a:	4b04      	ldr	r3, [pc, #16]	; (800221c <SysTick_Config+0x40>)
 800220c:	2207      	movs	r2, #7
 800220e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	e000e010 	.word	0xe000e010

08002220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f7ff ff29 	bl	8002080 <__NVIC_SetPriorityGrouping>
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b086      	sub	sp, #24
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	60b9      	str	r1, [r7, #8]
 8002240:	607a      	str	r2, [r7, #4]
 8002242:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002244:	f7ff ff40 	bl	80020c8 <__NVIC_GetPriorityGrouping>
 8002248:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	68b9      	ldr	r1, [r7, #8]
 800224e:	6978      	ldr	r0, [r7, #20]
 8002250:	f7ff ff90 	bl	8002174 <NVIC_EncodePriority>
 8002254:	4602      	mov	r2, r0
 8002256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800225a:	4611      	mov	r1, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ff5f 	bl	8002120 <__NVIC_SetPriority>
}
 8002262:	bf00      	nop
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	4603      	mov	r3, r0
 8002272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff33 	bl	80020e4 <__NVIC_EnableIRQ>
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff ffa4 	bl	80021dc <SysTick_Config>
 8002294:	4603      	mov	r3, r0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e08d      	b.n	80023ce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	461a      	mov	r2, r3
 80022b8:	4b47      	ldr	r3, [pc, #284]	; (80023d8 <HAL_DMA_Init+0x138>)
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d80f      	bhi.n	80022de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	461a      	mov	r2, r3
 80022c4:	4b45      	ldr	r3, [pc, #276]	; (80023dc <HAL_DMA_Init+0x13c>)
 80022c6:	4413      	add	r3, r2
 80022c8:	4a45      	ldr	r2, [pc, #276]	; (80023e0 <HAL_DMA_Init+0x140>)
 80022ca:	fba2 2303 	umull	r2, r3, r2, r3
 80022ce:	091b      	lsrs	r3, r3, #4
 80022d0:	009a      	lsls	r2, r3, #2
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a42      	ldr	r2, [pc, #264]	; (80023e4 <HAL_DMA_Init+0x144>)
 80022da:	641a      	str	r2, [r3, #64]	; 0x40
 80022dc:	e00e      	b.n	80022fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	4b40      	ldr	r3, [pc, #256]	; (80023e8 <HAL_DMA_Init+0x148>)
 80022e6:	4413      	add	r3, r2
 80022e8:	4a3d      	ldr	r2, [pc, #244]	; (80023e0 <HAL_DMA_Init+0x140>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	091b      	lsrs	r3, r3, #4
 80022f0:	009a      	lsls	r2, r3, #2
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a3c      	ldr	r2, [pc, #240]	; (80023ec <HAL_DMA_Init+0x14c>)
 80022fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2202      	movs	r2, #2
 8002300:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002316:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002320:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800232c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002338:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	4313      	orrs	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f9b6 	bl	80026c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800235c:	d102      	bne.n	8002364 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002378:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d010      	beq.n	80023a4 <HAL_DMA_Init+0x104>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b04      	cmp	r3, #4
 8002388:	d80c      	bhi.n	80023a4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 f9d6 	bl	800273c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	e008      	b.n	80023b6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40020407 	.word	0x40020407
 80023dc:	bffdfff8 	.word	0xbffdfff8
 80023e0:	cccccccd 	.word	0xcccccccd
 80023e4:	40020000 	.word	0x40020000
 80023e8:	bffdfbf8 	.word	0xbffdfbf8
 80023ec:	40020400 	.word	0x40020400

080023f0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
 80023fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002408:	2b01      	cmp	r3, #1
 800240a:	d101      	bne.n	8002410 <HAL_DMA_Start_IT+0x20>
 800240c:	2302      	movs	r3, #2
 800240e:	e066      	b.n	80024de <HAL_DMA_Start_IT+0xee>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b01      	cmp	r3, #1
 8002422:	d155      	bne.n	80024d0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2202      	movs	r2, #2
 8002428:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0201 	bic.w	r2, r2, #1
 8002440:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	68b9      	ldr	r1, [r7, #8]
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f000 f8fb 	bl	8002644 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002452:	2b00      	cmp	r3, #0
 8002454:	d008      	beq.n	8002468 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f042 020e 	orr.w	r2, r2, #14
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	e00f      	b.n	8002488 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f022 0204 	bic.w	r2, r2, #4
 8002476:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 020a 	orr.w	r2, r2, #10
 8002486:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d007      	beq.n	80024a6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024a4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d007      	beq.n	80024be <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024bc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 0201 	orr.w	r2, r2, #1
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	e005      	b.n	80024dc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80024d8:	2302      	movs	r3, #2
 80024da:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80024dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002502:	f003 031f 	and.w	r3, r3, #31
 8002506:	2204      	movs	r2, #4
 8002508:	409a      	lsls	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4013      	ands	r3, r2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d026      	beq.n	8002560 <HAL_DMA_IRQHandler+0x7a>
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b00      	cmp	r3, #0
 800251a:	d021      	beq.n	8002560 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0320 	and.w	r3, r3, #32
 8002526:	2b00      	cmp	r3, #0
 8002528:	d107      	bne.n	800253a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0204 	bic.w	r2, r2, #4
 8002538:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253e:	f003 021f 	and.w	r2, r3, #31
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	2104      	movs	r1, #4
 8002548:	fa01 f202 	lsl.w	r2, r1, r2
 800254c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	2b00      	cmp	r3, #0
 8002554:	d071      	beq.n	800263a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800255e:	e06c      	b.n	800263a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002564:	f003 031f 	and.w	r3, r3, #31
 8002568:	2202      	movs	r2, #2
 800256a:	409a      	lsls	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4013      	ands	r3, r2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d02e      	beq.n	80025d2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d029      	beq.n	80025d2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0320 	and.w	r3, r3, #32
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10b      	bne.n	80025a4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 020a 	bic.w	r2, r2, #10
 800259a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a8:	f003 021f 	and.w	r2, r3, #31
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	2102      	movs	r1, #2
 80025b2:	fa01 f202 	lsl.w	r2, r1, r2
 80025b6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d038      	beq.n	800263a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80025d0:	e033      	b.n	800263a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	2208      	movs	r2, #8
 80025dc:	409a      	lsls	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4013      	ands	r3, r2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d02a      	beq.n	800263c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d025      	beq.n	800263c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 020e 	bic.w	r2, r2, #14
 80025fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002604:	f003 021f 	and.w	r2, r3, #31
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260c:	2101      	movs	r1, #1
 800260e:	fa01 f202 	lsl.w	r2, r1, r2
 8002612:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800262e:	2b00      	cmp	r3, #0
 8002630:	d004      	beq.n	800263c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800263a:	bf00      	nop
 800263c:	bf00      	nop
}
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
 8002650:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800265a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002660:	2b00      	cmp	r3, #0
 8002662:	d004      	beq.n	800266e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800266c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	f003 021f 	and.w	r2, r3, #31
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	2101      	movs	r1, #1
 800267c:	fa01 f202 	lsl.w	r2, r1, r2
 8002680:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2b10      	cmp	r3, #16
 8002690:	d108      	bne.n	80026a4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80026a2:	e007      	b.n	80026b4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	60da      	str	r2, [r3, #12]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	461a      	mov	r2, r3
 80026ce:	4b16      	ldr	r3, [pc, #88]	; (8002728 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d802      	bhi.n	80026da <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80026d4:	4b15      	ldr	r3, [pc, #84]	; (800272c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	e001      	b.n	80026de <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80026da:	4b15      	ldr	r3, [pc, #84]	; (8002730 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80026dc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	3b08      	subs	r3, #8
 80026ea:	4a12      	ldr	r2, [pc, #72]	; (8002734 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80026ec:	fba2 2303 	umull	r2, r3, r2, r3
 80026f0:	091b      	lsrs	r3, r3, #4
 80026f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f8:	089b      	lsrs	r3, r3, #2
 80026fa:	009a      	lsls	r2, r3, #2
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	4413      	add	r3, r2
 8002700:	461a      	mov	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a0b      	ldr	r2, [pc, #44]	; (8002738 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800270a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f003 031f 	and.w	r3, r3, #31
 8002712:	2201      	movs	r2, #1
 8002714:	409a      	lsls	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	651a      	str	r2, [r3, #80]	; 0x50
}
 800271a:	bf00      	nop
 800271c:	371c      	adds	r7, #28
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40020407 	.word	0x40020407
 800272c:	40020800 	.word	0x40020800
 8002730:	40020820 	.word	0x40020820
 8002734:	cccccccd 	.word	0xcccccccd
 8002738:	40020880 	.word	0x40020880

0800273c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	4b0b      	ldr	r3, [pc, #44]	; (800277c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002750:	4413      	add	r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	461a      	mov	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a08      	ldr	r2, [pc, #32]	; (8002780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800275e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	3b01      	subs	r3, #1
 8002764:	f003 031f 	and.w	r3, r3, #31
 8002768:	2201      	movs	r2, #1
 800276a:	409a      	lsls	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002770:	bf00      	nop
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	1000823f 	.word	0x1000823f
 8002780:	40020940 	.word	0x40020940

08002784 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002792:	e15a      	b.n	8002a4a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2101      	movs	r1, #1
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	fa01 f303 	lsl.w	r3, r1, r3
 80027a0:	4013      	ands	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 814c 	beq.w	8002a44 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d005      	beq.n	80027c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d130      	bne.n	8002826 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	2203      	movs	r2, #3
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4013      	ands	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027fa:	2201      	movs	r2, #1
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	4013      	ands	r3, r2
 8002808:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	f003 0201 	and.w	r2, r3, #1
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b03      	cmp	r3, #3
 8002830:	d017      	beq.n	8002862 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	2203      	movs	r2, #3
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4013      	ands	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d123      	bne.n	80028b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	08da      	lsrs	r2, r3, #3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	3208      	adds	r2, #8
 8002876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	220f      	movs	r2, #15
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4013      	ands	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	691a      	ldr	r2, [r3, #16]
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	08da      	lsrs	r2, r3, #3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3208      	adds	r2, #8
 80028b0:	6939      	ldr	r1, [r7, #16]
 80028b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	2203      	movs	r2, #3
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	4013      	ands	r3, r2
 80028cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 0203 	and.w	r2, r3, #3
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 80a6 	beq.w	8002a44 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f8:	4b5b      	ldr	r3, [pc, #364]	; (8002a68 <HAL_GPIO_Init+0x2e4>)
 80028fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028fc:	4a5a      	ldr	r2, [pc, #360]	; (8002a68 <HAL_GPIO_Init+0x2e4>)
 80028fe:	f043 0301 	orr.w	r3, r3, #1
 8002902:	6613      	str	r3, [r2, #96]	; 0x60
 8002904:	4b58      	ldr	r3, [pc, #352]	; (8002a68 <HAL_GPIO_Init+0x2e4>)
 8002906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002910:	4a56      	ldr	r2, [pc, #344]	; (8002a6c <HAL_GPIO_Init+0x2e8>)
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	089b      	lsrs	r3, r3, #2
 8002916:	3302      	adds	r3, #2
 8002918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	220f      	movs	r2, #15
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	4013      	ands	r3, r2
 8002932:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800293a:	d01f      	beq.n	800297c <HAL_GPIO_Init+0x1f8>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a4c      	ldr	r2, [pc, #304]	; (8002a70 <HAL_GPIO_Init+0x2ec>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d019      	beq.n	8002978 <HAL_GPIO_Init+0x1f4>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a4b      	ldr	r2, [pc, #300]	; (8002a74 <HAL_GPIO_Init+0x2f0>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d013      	beq.n	8002974 <HAL_GPIO_Init+0x1f0>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a4a      	ldr	r2, [pc, #296]	; (8002a78 <HAL_GPIO_Init+0x2f4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d00d      	beq.n	8002970 <HAL_GPIO_Init+0x1ec>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a49      	ldr	r2, [pc, #292]	; (8002a7c <HAL_GPIO_Init+0x2f8>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d007      	beq.n	800296c <HAL_GPIO_Init+0x1e8>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a48      	ldr	r2, [pc, #288]	; (8002a80 <HAL_GPIO_Init+0x2fc>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d101      	bne.n	8002968 <HAL_GPIO_Init+0x1e4>
 8002964:	2305      	movs	r3, #5
 8002966:	e00a      	b.n	800297e <HAL_GPIO_Init+0x1fa>
 8002968:	2306      	movs	r3, #6
 800296a:	e008      	b.n	800297e <HAL_GPIO_Init+0x1fa>
 800296c:	2304      	movs	r3, #4
 800296e:	e006      	b.n	800297e <HAL_GPIO_Init+0x1fa>
 8002970:	2303      	movs	r3, #3
 8002972:	e004      	b.n	800297e <HAL_GPIO_Init+0x1fa>
 8002974:	2302      	movs	r3, #2
 8002976:	e002      	b.n	800297e <HAL_GPIO_Init+0x1fa>
 8002978:	2301      	movs	r3, #1
 800297a:	e000      	b.n	800297e <HAL_GPIO_Init+0x1fa>
 800297c:	2300      	movs	r3, #0
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	f002 0203 	and.w	r2, r2, #3
 8002984:	0092      	lsls	r2, r2, #2
 8002986:	4093      	lsls	r3, r2
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800298e:	4937      	ldr	r1, [pc, #220]	; (8002a6c <HAL_GPIO_Init+0x2e8>)
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	089b      	lsrs	r3, r3, #2
 8002994:	3302      	adds	r3, #2
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800299c:	4b39      	ldr	r3, [pc, #228]	; (8002a84 <HAL_GPIO_Init+0x300>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	4013      	ands	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	4313      	orrs	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029c0:	4a30      	ldr	r2, [pc, #192]	; (8002a84 <HAL_GPIO_Init+0x300>)
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029c6:	4b2f      	ldr	r3, [pc, #188]	; (8002a84 <HAL_GPIO_Init+0x300>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	43db      	mvns	r3, r3
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	4013      	ands	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029ea:	4a26      	ldr	r2, [pc, #152]	; (8002a84 <HAL_GPIO_Init+0x300>)
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80029f0:	4b24      	ldr	r3, [pc, #144]	; (8002a84 <HAL_GPIO_Init+0x300>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4013      	ands	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a14:	4a1b      	ldr	r2, [pc, #108]	; (8002a84 <HAL_GPIO_Init+0x300>)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <HAL_GPIO_Init+0x300>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	43db      	mvns	r3, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a3e:	4a11      	ldr	r2, [pc, #68]	; (8002a84 <HAL_GPIO_Init+0x300>)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	3301      	adds	r3, #1
 8002a48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	fa22 f303 	lsr.w	r3, r2, r3
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f47f ae9d 	bne.w	8002794 <HAL_GPIO_Init+0x10>
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	371c      	adds	r7, #28
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	40010000 	.word	0x40010000
 8002a70:	48000400 	.word	0x48000400
 8002a74:	48000800 	.word	0x48000800
 8002a78:	48000c00 	.word	0x48000c00
 8002a7c:	48001000 	.word	0x48001000
 8002a80:	48001400 	.word	0x48001400
 8002a84:	40010400 	.word	0x40010400

08002a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]
 8002a94:	4613      	mov	r3, r2
 8002a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a98:	787b      	ldrb	r3, [r7, #1]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a9e:	887a      	ldrh	r2, [r7, #2]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aa4:	e002      	b.n	8002aac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d141      	bne.n	8002b4a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ac6:	4b4b      	ldr	r3, [pc, #300]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ad2:	d131      	bne.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ad4:	4b47      	ldr	r3, [pc, #284]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ada:	4a46      	ldr	r2, [pc, #280]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ae0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ae4:	4b43      	ldr	r3, [pc, #268]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002aec:	4a41      	ldr	r2, [pc, #260]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002af2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002af4:	4b40      	ldr	r3, [pc, #256]	; (8002bf8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2232      	movs	r2, #50	; 0x32
 8002afa:	fb02 f303 	mul.w	r3, r2, r3
 8002afe:	4a3f      	ldr	r2, [pc, #252]	; (8002bfc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b00:	fba2 2303 	umull	r2, r3, r2, r3
 8002b04:	0c9b      	lsrs	r3, r3, #18
 8002b06:	3301      	adds	r3, #1
 8002b08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b0a:	e002      	b.n	8002b12 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b12:	4b38      	ldr	r3, [pc, #224]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1e:	d102      	bne.n	8002b26 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1f2      	bne.n	8002b0c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b26:	4b33      	ldr	r3, [pc, #204]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b32:	d158      	bne.n	8002be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e057      	b.n	8002be8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b38:	4b2e      	ldr	r3, [pc, #184]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b3e:	4a2d      	ldr	r2, [pc, #180]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002b48:	e04d      	b.n	8002be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b50:	d141      	bne.n	8002bd6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b52:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b5e:	d131      	bne.n	8002bc4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b60:	4b24      	ldr	r3, [pc, #144]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b66:	4a23      	ldr	r2, [pc, #140]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b70:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b78:	4a1e      	ldr	r2, [pc, #120]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b80:	4b1d      	ldr	r3, [pc, #116]	; (8002bf8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2232      	movs	r2, #50	; 0x32
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	4a1c      	ldr	r2, [pc, #112]	; (8002bfc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	0c9b      	lsrs	r3, r3, #18
 8002b92:	3301      	adds	r3, #1
 8002b94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b96:	e002      	b.n	8002b9e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b9e:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002baa:	d102      	bne.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f2      	bne.n	8002b98 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bb2:	4b10      	ldr	r3, [pc, #64]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bbe:	d112      	bne.n	8002be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e011      	b.n	8002be8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bca:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002bd4:	e007      	b.n	8002be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bd6:	4b07      	ldr	r3, [pc, #28]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bde:	4a05      	ldr	r2, [pc, #20]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002be0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002be4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	40007000 	.word	0x40007000
 8002bf8:	20000000 	.word	0x20000000
 8002bfc:	431bde83 	.word	0x431bde83

08002c00 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	4a04      	ldr	r2, [pc, #16]	; (8002c1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c0e:	6093      	str	r3, [r2, #8]
}
 8002c10:	bf00      	nop
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40007000 	.word	0x40007000

08002c20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b088      	sub	sp, #32
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e306      	b.n	8003240 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d075      	beq.n	8002d2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c3e:	4b97      	ldr	r3, [pc, #604]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c48:	4b94      	ldr	r3, [pc, #592]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0303 	and.w	r3, r3, #3
 8002c50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	2b0c      	cmp	r3, #12
 8002c56:	d102      	bne.n	8002c5e <HAL_RCC_OscConfig+0x3e>
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d002      	beq.n	8002c64 <HAL_RCC_OscConfig+0x44>
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d10b      	bne.n	8002c7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c64:	4b8d      	ldr	r3, [pc, #564]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d05b      	beq.n	8002d28 <HAL_RCC_OscConfig+0x108>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d157      	bne.n	8002d28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e2e1      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c84:	d106      	bne.n	8002c94 <HAL_RCC_OscConfig+0x74>
 8002c86:	4b85      	ldr	r3, [pc, #532]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a84      	ldr	r2, [pc, #528]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	e01d      	b.n	8002cd0 <HAL_RCC_OscConfig+0xb0>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c9c:	d10c      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x98>
 8002c9e:	4b7f      	ldr	r3, [pc, #508]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a7e      	ldr	r2, [pc, #504]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ca8:	6013      	str	r3, [r2, #0]
 8002caa:	4b7c      	ldr	r3, [pc, #496]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a7b      	ldr	r2, [pc, #492]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	e00b      	b.n	8002cd0 <HAL_RCC_OscConfig+0xb0>
 8002cb8:	4b78      	ldr	r3, [pc, #480]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a77      	ldr	r2, [pc, #476]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc2:	6013      	str	r3, [r2, #0]
 8002cc4:	4b75      	ldr	r3, [pc, #468]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a74      	ldr	r2, [pc, #464]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d013      	beq.n	8002d00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd8:	f7fe f862 	bl	8000da0 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce0:	f7fe f85e 	bl	8000da0 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b64      	cmp	r3, #100	; 0x64
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e2a6      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cf2:	4b6a      	ldr	r3, [pc, #424]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0xc0>
 8002cfe:	e014      	b.n	8002d2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fe f84e 	bl	8000da0 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d08:	f7fe f84a 	bl	8000da0 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b64      	cmp	r3, #100	; 0x64
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e292      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d1a:	4b60      	ldr	r3, [pc, #384]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1f0      	bne.n	8002d08 <HAL_RCC_OscConfig+0xe8>
 8002d26:	e000      	b.n	8002d2a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d075      	beq.n	8002e22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d36:	4b59      	ldr	r3, [pc, #356]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 030c 	and.w	r3, r3, #12
 8002d3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d40:	4b56      	ldr	r3, [pc, #344]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f003 0303 	and.w	r3, r3, #3
 8002d48:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	2b0c      	cmp	r3, #12
 8002d4e:	d102      	bne.n	8002d56 <HAL_RCC_OscConfig+0x136>
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d002      	beq.n	8002d5c <HAL_RCC_OscConfig+0x13c>
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d11f      	bne.n	8002d9c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d5c:	4b4f      	ldr	r3, [pc, #316]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_OscConfig+0x154>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e265      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d74:	4b49      	ldr	r3, [pc, #292]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	4946      	ldr	r1, [pc, #280]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d88:	4b45      	ldr	r3, [pc, #276]	; (8002ea0 <HAL_RCC_OscConfig+0x280>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fd ffbb 	bl	8000d08 <HAL_InitTick>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d043      	beq.n	8002e20 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e251      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d023      	beq.n	8002dec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da4:	4b3d      	ldr	r3, [pc, #244]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a3c      	ldr	r2, [pc, #240]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db0:	f7fd fff6 	bl	8000da0 <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db8:	f7fd fff2 	bl	8000da0 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e23a      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dca:	4b34      	ldr	r3, [pc, #208]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0f0      	beq.n	8002db8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd6:	4b31      	ldr	r3, [pc, #196]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	061b      	lsls	r3, r3, #24
 8002de4:	492d      	ldr	r1, [pc, #180]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	604b      	str	r3, [r1, #4]
 8002dea:	e01a      	b.n	8002e22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dec:	4b2b      	ldr	r3, [pc, #172]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a2a      	ldr	r2, [pc, #168]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002df2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fd ffd2 	bl	8000da0 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e00:	f7fd ffce 	bl	8000da0 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e216      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e12:	4b22      	ldr	r3, [pc, #136]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x1e0>
 8002e1e:	e000      	b.n	8002e22 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e20:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d041      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d01c      	beq.n	8002e70 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e36:	4b19      	ldr	r3, [pc, #100]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e3c:	4a17      	ldr	r2, [pc, #92]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e46:	f7fd ffab 	bl	8000da0 <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e4c:	e008      	b.n	8002e60 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4e:	f7fd ffa7 	bl	8000da0 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e1ef      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e60:	4b0e      	ldr	r3, [pc, #56]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0ef      	beq.n	8002e4e <HAL_RCC_OscConfig+0x22e>
 8002e6e:	e020      	b.n	8002eb2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e70:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e76:	4a09      	ldr	r2, [pc, #36]	; (8002e9c <HAL_RCC_OscConfig+0x27c>)
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e80:	f7fd ff8e 	bl	8000da0 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e86:	e00d      	b.n	8002ea4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e88:	f7fd ff8a 	bl	8000da0 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d906      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e1d2      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
 8002e9a:	bf00      	nop
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea4:	4b8c      	ldr	r3, [pc, #560]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1ea      	bne.n	8002e88 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 80a6 	beq.w	800300c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ec4:	4b84      	ldr	r3, [pc, #528]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x2b4>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x2b6>
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00d      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eda:	4b7f      	ldr	r3, [pc, #508]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ede:	4a7e      	ldr	r2, [pc, #504]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ee4:	6593      	str	r3, [r2, #88]	; 0x58
 8002ee6:	4b7c      	ldr	r3, [pc, #496]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ef6:	4b79      	ldr	r3, [pc, #484]	; (80030dc <HAL_RCC_OscConfig+0x4bc>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d118      	bne.n	8002f34 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f02:	4b76      	ldr	r3, [pc, #472]	; (80030dc <HAL_RCC_OscConfig+0x4bc>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a75      	ldr	r2, [pc, #468]	; (80030dc <HAL_RCC_OscConfig+0x4bc>)
 8002f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f0e:	f7fd ff47 	bl	8000da0 <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f16:	f7fd ff43 	bl	8000da0 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e18b      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f28:	4b6c      	ldr	r3, [pc, #432]	; (80030dc <HAL_RCC_OscConfig+0x4bc>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0f0      	beq.n	8002f16 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d108      	bne.n	8002f4e <HAL_RCC_OscConfig+0x32e>
 8002f3c:	4b66      	ldr	r3, [pc, #408]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f42:	4a65      	ldr	r2, [pc, #404]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f4c:	e024      	b.n	8002f98 <HAL_RCC_OscConfig+0x378>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	2b05      	cmp	r3, #5
 8002f54:	d110      	bne.n	8002f78 <HAL_RCC_OscConfig+0x358>
 8002f56:	4b60      	ldr	r3, [pc, #384]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5c:	4a5e      	ldr	r2, [pc, #376]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f5e:	f043 0304 	orr.w	r3, r3, #4
 8002f62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f66:	4b5c      	ldr	r3, [pc, #368]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f6c:	4a5a      	ldr	r2, [pc, #360]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f6e:	f043 0301 	orr.w	r3, r3, #1
 8002f72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f76:	e00f      	b.n	8002f98 <HAL_RCC_OscConfig+0x378>
 8002f78:	4b57      	ldr	r3, [pc, #348]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f7e:	4a56      	ldr	r2, [pc, #344]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f80:	f023 0301 	bic.w	r3, r3, #1
 8002f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f88:	4b53      	ldr	r3, [pc, #332]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f8e:	4a52      	ldr	r2, [pc, #328]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002f90:	f023 0304 	bic.w	r3, r3, #4
 8002f94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d016      	beq.n	8002fce <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa0:	f7fd fefe 	bl	8000da0 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa8:	f7fd fefa 	bl	8000da0 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e140      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fbe:	4b46      	ldr	r3, [pc, #280]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ed      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x388>
 8002fcc:	e015      	b.n	8002ffa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fce:	f7fd fee7 	bl	8000da0 <HAL_GetTick>
 8002fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fd4:	e00a      	b.n	8002fec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd6:	f7fd fee3 	bl	8000da0 <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e129      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fec:	4b3a      	ldr	r3, [pc, #232]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8002fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1ed      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ffa:	7ffb      	ldrb	r3, [r7, #31]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d105      	bne.n	800300c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003000:	4b35      	ldr	r3, [pc, #212]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8003002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003004:	4a34      	ldr	r2, [pc, #208]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8003006:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800300a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0320 	and.w	r3, r3, #32
 8003014:	2b00      	cmp	r3, #0
 8003016:	d03c      	beq.n	8003092 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d01c      	beq.n	800305a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003020:	4b2d      	ldr	r3, [pc, #180]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8003022:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003026:	4a2c      	ldr	r2, [pc, #176]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8003028:	f043 0301 	orr.w	r3, r3, #1
 800302c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003030:	f7fd feb6 	bl	8000da0 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003038:	f7fd feb2 	bl	8000da0 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e0fa      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800304a:	4b23      	ldr	r3, [pc, #140]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 800304c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ef      	beq.n	8003038 <HAL_RCC_OscConfig+0x418>
 8003058:	e01b      	b.n	8003092 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800305a:	4b1f      	ldr	r3, [pc, #124]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 800305c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003060:	4a1d      	ldr	r2, [pc, #116]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306a:	f7fd fe99 	bl	8000da0 <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003072:	f7fd fe95 	bl	8000da0 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e0dd      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003084:	4b14      	ldr	r3, [pc, #80]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 8003086:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1ef      	bne.n	8003072 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80d1 	beq.w	800323e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800309c:	4b0e      	ldr	r3, [pc, #56]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 030c 	and.w	r3, r3, #12
 80030a4:	2b0c      	cmp	r3, #12
 80030a6:	f000 808b 	beq.w	80031c0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d15e      	bne.n	8003170 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a08      	ldr	r2, [pc, #32]	; (80030d8 <HAL_RCC_OscConfig+0x4b8>)
 80030b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030be:	f7fd fe6f 	bl	8000da0 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c4:	e00c      	b.n	80030e0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c6:	f7fd fe6b 	bl	8000da0 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d905      	bls.n	80030e0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e0b3      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030e0:	4b59      	ldr	r3, [pc, #356]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1ec      	bne.n	80030c6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030ec:	4b56      	ldr	r3, [pc, #344]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	4b56      	ldr	r3, [pc, #344]	; (800324c <HAL_RCC_OscConfig+0x62c>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6a11      	ldr	r1, [r2, #32]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030fc:	3a01      	subs	r2, #1
 80030fe:	0112      	lsls	r2, r2, #4
 8003100:	4311      	orrs	r1, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003106:	0212      	lsls	r2, r2, #8
 8003108:	4311      	orrs	r1, r2
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800310e:	0852      	lsrs	r2, r2, #1
 8003110:	3a01      	subs	r2, #1
 8003112:	0552      	lsls	r2, r2, #21
 8003114:	4311      	orrs	r1, r2
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800311a:	0852      	lsrs	r2, r2, #1
 800311c:	3a01      	subs	r2, #1
 800311e:	0652      	lsls	r2, r2, #25
 8003120:	4311      	orrs	r1, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003126:	06d2      	lsls	r2, r2, #27
 8003128:	430a      	orrs	r2, r1
 800312a:	4947      	ldr	r1, [pc, #284]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 800312c:	4313      	orrs	r3, r2
 800312e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003130:	4b45      	ldr	r3, [pc, #276]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a44      	ldr	r2, [pc, #272]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003136:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800313a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800313c:	4b42      	ldr	r3, [pc, #264]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	4a41      	ldr	r2, [pc, #260]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003146:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003148:	f7fd fe2a 	bl	8000da0 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003150:	f7fd fe26 	bl	8000da0 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e06e      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003162:	4b39      	ldr	r3, [pc, #228]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0f0      	beq.n	8003150 <HAL_RCC_OscConfig+0x530>
 800316e:	e066      	b.n	800323e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003170:	4b35      	ldr	r3, [pc, #212]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a34      	ldr	r2, [pc, #208]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003176:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800317a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800317c:	4b32      	ldr	r3, [pc, #200]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	4a31      	ldr	r2, [pc, #196]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 8003182:	f023 0303 	bic.w	r3, r3, #3
 8003186:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003188:	4b2f      	ldr	r3, [pc, #188]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4a2e      	ldr	r2, [pc, #184]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 800318e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003196:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7fd fe02 	bl	8000da0 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a0:	f7fd fdfe 	bl	8000da0 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e046      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b2:	4b25      	ldr	r3, [pc, #148]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x580>
 80031be:	e03e      	b.n	800323e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d101      	bne.n	80031cc <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e039      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80031cc:	4b1e      	ldr	r3, [pc, #120]	; (8003248 <HAL_RCC_OscConfig+0x628>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f003 0203 	and.w	r2, r3, #3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d12c      	bne.n	800323a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	3b01      	subs	r3, #1
 80031ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d123      	bne.n	800323a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d11b      	bne.n	800323a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d113      	bne.n	800323a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321c:	085b      	lsrs	r3, r3, #1
 800321e:	3b01      	subs	r3, #1
 8003220:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003222:	429a      	cmp	r2, r3
 8003224:	d109      	bne.n	800323a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003230:	085b      	lsrs	r3, r3, #1
 8003232:	3b01      	subs	r3, #1
 8003234:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003236:	429a      	cmp	r2, r3
 8003238:	d001      	beq.n	800323e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e000      	b.n	8003240 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40021000 	.word	0x40021000
 800324c:	019f800c 	.word	0x019f800c

08003250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800325a:	2300      	movs	r3, #0
 800325c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e11e      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003268:	4b91      	ldr	r3, [pc, #580]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 030f 	and.w	r3, r3, #15
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d910      	bls.n	8003298 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003276:	4b8e      	ldr	r3, [pc, #568]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f023 020f 	bic.w	r2, r3, #15
 800327e:	498c      	ldr	r1, [pc, #560]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	4313      	orrs	r3, r2
 8003284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003286:	4b8a      	ldr	r3, [pc, #552]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 030f 	and.w	r3, r3, #15
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	429a      	cmp	r2, r3
 8003292:	d001      	beq.n	8003298 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e106      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d073      	beq.n	800338c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	d129      	bne.n	8003300 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ac:	4b81      	ldr	r3, [pc, #516]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0f4      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80032bc:	f000 f99e 	bl	80035fc <RCC_GetSysClockFreqFromPLLSource>
 80032c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	4a7c      	ldr	r2, [pc, #496]	; (80034b8 <HAL_RCC_ClockConfig+0x268>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d93f      	bls.n	800334a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80032ca:	4b7a      	ldr	r3, [pc, #488]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d009      	beq.n	80032ea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d033      	beq.n	800334a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d12f      	bne.n	800334a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032ea:	4b72      	ldr	r3, [pc, #456]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032f2:	4a70      	ldr	r2, [pc, #448]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80032f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	617b      	str	r3, [r7, #20]
 80032fe:	e024      	b.n	800334a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b02      	cmp	r3, #2
 8003306:	d107      	bne.n	8003318 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003308:	4b6a      	ldr	r3, [pc, #424]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d109      	bne.n	8003328 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0c6      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003318:	4b66      	ldr	r3, [pc, #408]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0be      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003328:	f000 f8ce 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 800332c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	4a61      	ldr	r2, [pc, #388]	; (80034b8 <HAL_RCC_ClockConfig+0x268>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d909      	bls.n	800334a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003336:	4b5f      	ldr	r3, [pc, #380]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800333e:	4a5d      	ldr	r2, [pc, #372]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003344:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003346:	2380      	movs	r3, #128	; 0x80
 8003348:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800334a:	4b5a      	ldr	r3, [pc, #360]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f023 0203 	bic.w	r2, r3, #3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4957      	ldr	r1, [pc, #348]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003358:	4313      	orrs	r3, r2
 800335a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800335c:	f7fd fd20 	bl	8000da0 <HAL_GetTick>
 8003360:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003362:	e00a      	b.n	800337a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003364:	f7fd fd1c 	bl	8000da0 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003372:	4293      	cmp	r3, r2
 8003374:	d901      	bls.n	800337a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e095      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337a:	4b4e      	ldr	r3, [pc, #312]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 020c 	and.w	r2, r3, #12
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	429a      	cmp	r2, r3
 800338a:	d1eb      	bne.n	8003364 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d023      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0304 	and.w	r3, r3, #4
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033a4:	4b43      	ldr	r3, [pc, #268]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	4a42      	ldr	r2, [pc, #264]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80033ae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0308 	and.w	r3, r3, #8
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d007      	beq.n	80033cc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80033bc:	4b3d      	ldr	r3, [pc, #244]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80033c4:	4a3b      	ldr	r2, [pc, #236]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80033ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033cc:	4b39      	ldr	r3, [pc, #228]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	4936      	ldr	r1, [pc, #216]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	608b      	str	r3, [r1, #8]
 80033de:	e008      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	2b80      	cmp	r3, #128	; 0x80
 80033e4:	d105      	bne.n	80033f2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80033e6:	4b33      	ldr	r3, [pc, #204]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	4a32      	ldr	r2, [pc, #200]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 80033ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f2:	4b2f      	ldr	r3, [pc, #188]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d21d      	bcs.n	800343c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003400:	4b2b      	ldr	r3, [pc, #172]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 020f 	bic.w	r2, r3, #15
 8003408:	4929      	ldr	r1, [pc, #164]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	4313      	orrs	r3, r2
 800340e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003410:	f7fd fcc6 	bl	8000da0 <HAL_GetTick>
 8003414:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003416:	e00a      	b.n	800342e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003418:	f7fd fcc2 	bl	8000da0 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f241 3288 	movw	r2, #5000	; 0x1388
 8003426:	4293      	cmp	r3, r2
 8003428:	d901      	bls.n	800342e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e03b      	b.n	80034a6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342e:	4b20      	ldr	r3, [pc, #128]	; (80034b0 <HAL_RCC_ClockConfig+0x260>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 030f 	and.w	r3, r3, #15
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	d1ed      	bne.n	8003418 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003448:	4b1a      	ldr	r3, [pc, #104]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4917      	ldr	r1, [pc, #92]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003456:	4313      	orrs	r3, r2
 8003458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003466:	4b13      	ldr	r3, [pc, #76]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	490f      	ldr	r1, [pc, #60]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800347a:	f000 f825 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 800347e:	4602      	mov	r2, r0
 8003480:	4b0c      	ldr	r3, [pc, #48]	; (80034b4 <HAL_RCC_ClockConfig+0x264>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	091b      	lsrs	r3, r3, #4
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	490c      	ldr	r1, [pc, #48]	; (80034bc <HAL_RCC_ClockConfig+0x26c>)
 800348c:	5ccb      	ldrb	r3, [r1, r3]
 800348e:	f003 031f 	and.w	r3, r3, #31
 8003492:	fa22 f303 	lsr.w	r3, r2, r3
 8003496:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <HAL_RCC_ClockConfig+0x270>)
 8003498:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800349a:	4b0a      	ldr	r3, [pc, #40]	; (80034c4 <HAL_RCC_ClockConfig+0x274>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fd fc32 	bl	8000d08 <HAL_InitTick>
 80034a4:	4603      	mov	r3, r0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40022000 	.word	0x40022000
 80034b4:	40021000 	.word	0x40021000
 80034b8:	04c4b400 	.word	0x04c4b400
 80034bc:	080050b4 	.word	0x080050b4
 80034c0:	20000000 	.word	0x20000000
 80034c4:	20000004 	.word	0x20000004

080034c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b087      	sub	sp, #28
 80034cc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80034ce:	4b2c      	ldr	r3, [pc, #176]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d102      	bne.n	80034e0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034da:	4b2a      	ldr	r3, [pc, #168]	; (8003584 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034dc:	613b      	str	r3, [r7, #16]
 80034de:	e047      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80034e0:	4b27      	ldr	r3, [pc, #156]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b08      	cmp	r3, #8
 80034ea:	d102      	bne.n	80034f2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034ec:	4b26      	ldr	r3, [pc, #152]	; (8003588 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034ee:	613b      	str	r3, [r7, #16]
 80034f0:	e03e      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80034f2:	4b23      	ldr	r3, [pc, #140]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b0c      	cmp	r3, #12
 80034fc:	d136      	bne.n	800356c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034fe:	4b20      	ldr	r3, [pc, #128]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003508:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	3301      	adds	r3, #1
 8003514:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2b03      	cmp	r3, #3
 800351a:	d10c      	bne.n	8003536 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800351c:	4a1a      	ldr	r2, [pc, #104]	; (8003588 <HAL_RCC_GetSysClockFreq+0xc0>)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	fbb2 f3f3 	udiv	r3, r2, r3
 8003524:	4a16      	ldr	r2, [pc, #88]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003526:	68d2      	ldr	r2, [r2, #12]
 8003528:	0a12      	lsrs	r2, r2, #8
 800352a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800352e:	fb02 f303 	mul.w	r3, r2, r3
 8003532:	617b      	str	r3, [r7, #20]
      break;
 8003534:	e00c      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003536:	4a13      	ldr	r2, [pc, #76]	; (8003584 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	fbb2 f3f3 	udiv	r3, r2, r3
 800353e:	4a10      	ldr	r2, [pc, #64]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003540:	68d2      	ldr	r2, [r2, #12]
 8003542:	0a12      	lsrs	r2, r2, #8
 8003544:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003548:	fb02 f303 	mul.w	r3, r2, r3
 800354c:	617b      	str	r3, [r7, #20]
      break;
 800354e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003550:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	0e5b      	lsrs	r3, r3, #25
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	3301      	adds	r3, #1
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	fbb2 f3f3 	udiv	r3, r2, r3
 8003568:	613b      	str	r3, [r7, #16]
 800356a:	e001      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003570:	693b      	ldr	r3, [r7, #16]
}
 8003572:	4618      	mov	r0, r3
 8003574:	371c      	adds	r7, #28
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40021000 	.word	0x40021000
 8003584:	00f42400 	.word	0x00f42400
 8003588:	016e3600 	.word	0x016e3600

0800358c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003590:	4b03      	ldr	r3, [pc, #12]	; (80035a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003592:	681b      	ldr	r3, [r3, #0]
}
 8003594:	4618      	mov	r0, r3
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	20000000 	.word	0x20000000

080035a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035a8:	f7ff fff0 	bl	800358c <HAL_RCC_GetHCLKFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	0a1b      	lsrs	r3, r3, #8
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4904      	ldr	r1, [pc, #16]	; (80035cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40021000 	.word	0x40021000
 80035cc:	080050c4 	.word	0x080050c4

080035d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035d4:	f7ff ffda 	bl	800358c <HAL_RCC_GetHCLKFreq>
 80035d8:	4602      	mov	r2, r0
 80035da:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	0adb      	lsrs	r3, r3, #11
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	4904      	ldr	r1, [pc, #16]	; (80035f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035e6:	5ccb      	ldrb	r3, [r1, r3]
 80035e8:	f003 031f 	and.w	r3, r3, #31
 80035ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40021000 	.word	0x40021000
 80035f8:	080050c4 	.word	0x080050c4

080035fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003602:	4b1e      	ldr	r3, [pc, #120]	; (800367c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800360c:	4b1b      	ldr	r3, [pc, #108]	; (800367c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	3301      	adds	r3, #1
 8003618:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2b03      	cmp	r3, #3
 800361e:	d10c      	bne.n	800363a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003620:	4a17      	ldr	r2, [pc, #92]	; (8003680 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	fbb2 f3f3 	udiv	r3, r2, r3
 8003628:	4a14      	ldr	r2, [pc, #80]	; (800367c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800362a:	68d2      	ldr	r2, [r2, #12]
 800362c:	0a12      	lsrs	r2, r2, #8
 800362e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003632:	fb02 f303 	mul.w	r3, r2, r3
 8003636:	617b      	str	r3, [r7, #20]
    break;
 8003638:	e00c      	b.n	8003654 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800363a:	4a12      	ldr	r2, [pc, #72]	; (8003684 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003642:	4a0e      	ldr	r2, [pc, #56]	; (800367c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003644:	68d2      	ldr	r2, [r2, #12]
 8003646:	0a12      	lsrs	r2, r2, #8
 8003648:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800364c:	fb02 f303 	mul.w	r3, r2, r3
 8003650:	617b      	str	r3, [r7, #20]
    break;
 8003652:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003654:	4b09      	ldr	r3, [pc, #36]	; (800367c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	0e5b      	lsrs	r3, r3, #25
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	3301      	adds	r3, #1
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	fbb2 f3f3 	udiv	r3, r2, r3
 800366c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800366e:	687b      	ldr	r3, [r7, #4]
}
 8003670:	4618      	mov	r0, r3
 8003672:	371c      	adds	r7, #28
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	40021000 	.word	0x40021000
 8003680:	016e3600 	.word	0x016e3600
 8003684:	00f42400 	.word	0x00f42400

08003688 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003690:	2300      	movs	r3, #0
 8003692:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003694:	2300      	movs	r3, #0
 8003696:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 8098 	beq.w	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036aa:	4b43      	ldr	r3, [pc, #268]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10d      	bne.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b6:	4b40      	ldr	r3, [pc, #256]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ba:	4a3f      	ldr	r2, [pc, #252]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c0:	6593      	str	r3, [r2, #88]	; 0x58
 80036c2:	4b3d      	ldr	r3, [pc, #244]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ca:	60bb      	str	r3, [r7, #8]
 80036cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ce:	2301      	movs	r3, #1
 80036d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036d2:	4b3a      	ldr	r3, [pc, #232]	; (80037bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a39      	ldr	r2, [pc, #228]	; (80037bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036de:	f7fd fb5f 	bl	8000da0 <HAL_GetTick>
 80036e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036e4:	e009      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036e6:	f7fd fb5b 	bl	8000da0 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d902      	bls.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	74fb      	strb	r3, [r7, #19]
        break;
 80036f8:	e005      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036fa:	4b30      	ldr	r3, [pc, #192]	; (80037bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003702:	2b00      	cmp	r3, #0
 8003704:	d0ef      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003706:	7cfb      	ldrb	r3, [r7, #19]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d159      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800370c:	4b2a      	ldr	r3, [pc, #168]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003712:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003716:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d01e      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	429a      	cmp	r2, r3
 8003726:	d019      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003728:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800372a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003732:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003734:	4b20      	ldr	r3, [pc, #128]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373a:	4a1f      	ldr	r2, [pc, #124]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800373c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003740:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003744:	4b1c      	ldr	r3, [pc, #112]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374a:	4a1b      	ldr	r2, [pc, #108]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800374c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003754:	4a18      	ldr	r2, [pc, #96]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d016      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003766:	f7fd fb1b 	bl	8000da0 <HAL_GetTick>
 800376a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800376c:	e00b      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376e:	f7fd fb17 	bl	8000da0 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f241 3288 	movw	r2, #5000	; 0x1388
 800377c:	4293      	cmp	r3, r2
 800377e:	d902      	bls.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	74fb      	strb	r3, [r7, #19]
            break;
 8003784:	e006      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003786:	4b0c      	ldr	r3, [pc, #48]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0ec      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003794:	7cfb      	ldrb	r3, [r7, #19]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10b      	bne.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800379a:	4b07      	ldr	r3, [pc, #28]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800379c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a8:	4903      	ldr	r1, [pc, #12]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80037b0:	e008      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037b2:	7cfb      	ldrb	r3, [r7, #19]
 80037b4:	74bb      	strb	r3, [r7, #18]
 80037b6:	e005      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037c4:	7c7b      	ldrb	r3, [r7, #17]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d105      	bne.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ca:	4ba6      	ldr	r3, [pc, #664]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ce:	4aa5      	ldr	r2, [pc, #660]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00a      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037e2:	4ba0      	ldr	r3, [pc, #640]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e8:	f023 0203 	bic.w	r2, r3, #3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	499c      	ldr	r1, [pc, #624]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00a      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003804:	4b97      	ldr	r3, [pc, #604]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800380a:	f023 020c 	bic.w	r2, r3, #12
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	4994      	ldr	r1, [pc, #592]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00a      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003826:	4b8f      	ldr	r3, [pc, #572]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	498b      	ldr	r1, [pc, #556]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0308 	and.w	r3, r3, #8
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00a      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003848:	4b86      	ldr	r3, [pc, #536]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800384a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800384e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	4983      	ldr	r1, [pc, #524]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0320 	and.w	r3, r3, #32
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00a      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800386a:	4b7e      	ldr	r3, [pc, #504]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800386c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003870:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	497a      	ldr	r1, [pc, #488]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00a      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800388c:	4b75      	ldr	r3, [pc, #468]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800388e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003892:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	4972      	ldr	r1, [pc, #456]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800389c:	4313      	orrs	r3, r2
 800389e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00a      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038ae:	4b6d      	ldr	r3, [pc, #436]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	69db      	ldr	r3, [r3, #28]
 80038bc:	4969      	ldr	r1, [pc, #420]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038d0:	4b64      	ldr	r3, [pc, #400]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	4961      	ldr	r1, [pc, #388]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038f2:	4b5c      	ldr	r3, [pc, #368]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	4958      	ldr	r1, [pc, #352]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003910:	2b00      	cmp	r3, #0
 8003912:	d015      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003914:	4b53      	ldr	r3, [pc, #332]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003922:	4950      	ldr	r1, [pc, #320]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003924:	4313      	orrs	r3, r2
 8003926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800392e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003932:	d105      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003934:	4b4b      	ldr	r3, [pc, #300]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	4a4a      	ldr	r2, [pc, #296]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800393a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800393e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003948:	2b00      	cmp	r3, #0
 800394a:	d015      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800394c:	4b45      	ldr	r3, [pc, #276]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800394e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003952:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395a:	4942      	ldr	r1, [pc, #264]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800395c:	4313      	orrs	r3, r2
 800395e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003966:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800396a:	d105      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800396c:	4b3d      	ldr	r3, [pc, #244]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	4a3c      	ldr	r2, [pc, #240]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003972:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003976:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d015      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003984:	4b37      	ldr	r3, [pc, #220]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800398a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	4934      	ldr	r1, [pc, #208]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039a2:	d105      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039a4:	4b2f      	ldr	r3, [pc, #188]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	4a2e      	ldr	r2, [pc, #184]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d015      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039bc:	4b29      	ldr	r3, [pc, #164]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ca:	4926      	ldr	r1, [pc, #152]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039da:	d105      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039dc:	4b21      	ldr	r3, [pc, #132]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	4a20      	ldr	r2, [pc, #128]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039f4:	4b1b      	ldr	r3, [pc, #108]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a02:	4918      	ldr	r1, [pc, #96]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a12:	d105      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a14:	4b13      	ldr	r3, [pc, #76]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4a12      	ldr	r2, [pc, #72]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a1e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d015      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a2c:	4b0d      	ldr	r3, [pc, #52]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a3a:	490a      	ldr	r1, [pc, #40]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a4a:	d105      	bne.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4a04      	ldr	r2, [pc, #16]	; (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a56:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003a58:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3718      	adds	r7, #24
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40021000 	.word	0x40021000

08003a68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e042      	b.n	8003b00 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d106      	bne.n	8003a92 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f7fd f825 	bl	8000adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2224      	movs	r2, #36	; 0x24
 8003a96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0201 	bic.w	r2, r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 f8c2 	bl	8003c34 <UART_SetConfig>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e022      	b.n	8003b00 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d002      	beq.n	8003ac8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 fb82 	bl	80041cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ad6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ae6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 fc09 	bl	8004310 <UART_CheckIdleState>
 8003afe:	4603      	mov	r3, r0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08a      	sub	sp, #40	; 0x28
 8003b0c:	af02      	add	r7, sp, #8
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	4613      	mov	r3, r2
 8003b16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	f040 8083 	bne.w	8003c2a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_UART_Transmit+0x28>
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e07b      	b.n	8003c2c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d101      	bne.n	8003b42 <HAL_UART_Transmit+0x3a>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e074      	b.n	8003c2c <HAL_UART_Transmit+0x124>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2221      	movs	r2, #33	; 0x21
 8003b56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b5a:	f7fd f921 	bl	8000da0 <HAL_GetTick>
 8003b5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	88fa      	ldrh	r2, [r7, #6]
 8003b64:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	88fa      	ldrh	r2, [r7, #6]
 8003b6c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b78:	d108      	bne.n	8003b8c <HAL_UART_Transmit+0x84>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d104      	bne.n	8003b8c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	61bb      	str	r3, [r7, #24]
 8003b8a:	e003      	b.n	8003b94 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003b9c:	e02c      	b.n	8003bf8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2180      	movs	r1, #128	; 0x80
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 fbfc 	bl	80043a6 <UART_WaitOnFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e039      	b.n	8003c2c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10b      	bne.n	8003bd6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	881b      	ldrh	r3, [r3, #0]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bcc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	3302      	adds	r3, #2
 8003bd2:	61bb      	str	r3, [r7, #24]
 8003bd4:	e007      	b.n	8003be6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	781a      	ldrb	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	3301      	adds	r3, #1
 8003be4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1cc      	bne.n	8003b9e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2140      	movs	r1, #64	; 0x40
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f000 fbc9 	bl	80043a6 <UART_WaitOnFlagUntilTimeout>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e006      	b.n	8003c2c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2220      	movs	r2, #32
 8003c22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003c26:	2300      	movs	r3, #0
 8003c28:	e000      	b.n	8003c2c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003c2a:	2302      	movs	r3, #2
  }
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3720      	adds	r7, #32
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c38:	b08c      	sub	sp, #48	; 0x30
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	689a      	ldr	r2, [r3, #8]
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	431a      	orrs	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	4bab      	ldr	r3, [pc, #684]	; (8003f10 <UART_SetConfig+0x2dc>)
 8003c64:	4013      	ands	r3, r2
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	6812      	ldr	r2, [r2, #0]
 8003c6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	68da      	ldr	r2, [r3, #12]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4aa0      	ldr	r2, [pc, #640]	; (8003f14 <UART_SetConfig+0x2e0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d004      	beq.n	8003ca0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003caa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	6812      	ldr	r2, [r2, #0]
 8003cb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003cb4:	430b      	orrs	r3, r1
 8003cb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbe:	f023 010f 	bic.w	r1, r3, #15
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a91      	ldr	r2, [pc, #580]	; (8003f18 <UART_SetConfig+0x2e4>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d125      	bne.n	8003d24 <UART_SetConfig+0xf0>
 8003cd8:	4b90      	ldr	r3, [pc, #576]	; (8003f1c <UART_SetConfig+0x2e8>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d81a      	bhi.n	8003d1c <UART_SetConfig+0xe8>
 8003ce6:	a201      	add	r2, pc, #4	; (adr r2, 8003cec <UART_SetConfig+0xb8>)
 8003ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cec:	08003cfd 	.word	0x08003cfd
 8003cf0:	08003d0d 	.word	0x08003d0d
 8003cf4:	08003d05 	.word	0x08003d05
 8003cf8:	08003d15 	.word	0x08003d15
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d02:	e0d6      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d04:	2302      	movs	r3, #2
 8003d06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d0a:	e0d2      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d0c:	2304      	movs	r3, #4
 8003d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d12:	e0ce      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d14:	2308      	movs	r3, #8
 8003d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d1a:	e0ca      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d1c:	2310      	movs	r3, #16
 8003d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d22:	e0c6      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a7d      	ldr	r2, [pc, #500]	; (8003f20 <UART_SetConfig+0x2ec>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d138      	bne.n	8003da0 <UART_SetConfig+0x16c>
 8003d2e:	4b7b      	ldr	r3, [pc, #492]	; (8003f1c <UART_SetConfig+0x2e8>)
 8003d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d34:	f003 030c 	and.w	r3, r3, #12
 8003d38:	2b0c      	cmp	r3, #12
 8003d3a:	d82d      	bhi.n	8003d98 <UART_SetConfig+0x164>
 8003d3c:	a201      	add	r2, pc, #4	; (adr r2, 8003d44 <UART_SetConfig+0x110>)
 8003d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d42:	bf00      	nop
 8003d44:	08003d79 	.word	0x08003d79
 8003d48:	08003d99 	.word	0x08003d99
 8003d4c:	08003d99 	.word	0x08003d99
 8003d50:	08003d99 	.word	0x08003d99
 8003d54:	08003d89 	.word	0x08003d89
 8003d58:	08003d99 	.word	0x08003d99
 8003d5c:	08003d99 	.word	0x08003d99
 8003d60:	08003d99 	.word	0x08003d99
 8003d64:	08003d81 	.word	0x08003d81
 8003d68:	08003d99 	.word	0x08003d99
 8003d6c:	08003d99 	.word	0x08003d99
 8003d70:	08003d99 	.word	0x08003d99
 8003d74:	08003d91 	.word	0x08003d91
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d7e:	e098      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d80:	2302      	movs	r3, #2
 8003d82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d86:	e094      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d88:	2304      	movs	r3, #4
 8003d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d8e:	e090      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d90:	2308      	movs	r3, #8
 8003d92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d96:	e08c      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003d98:	2310      	movs	r3, #16
 8003d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d9e:	e088      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a5f      	ldr	r2, [pc, #380]	; (8003f24 <UART_SetConfig+0x2f0>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d125      	bne.n	8003df6 <UART_SetConfig+0x1c2>
 8003daa:	4b5c      	ldr	r3, [pc, #368]	; (8003f1c <UART_SetConfig+0x2e8>)
 8003dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003db4:	2b30      	cmp	r3, #48	; 0x30
 8003db6:	d016      	beq.n	8003de6 <UART_SetConfig+0x1b2>
 8003db8:	2b30      	cmp	r3, #48	; 0x30
 8003dba:	d818      	bhi.n	8003dee <UART_SetConfig+0x1ba>
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	d00a      	beq.n	8003dd6 <UART_SetConfig+0x1a2>
 8003dc0:	2b20      	cmp	r3, #32
 8003dc2:	d814      	bhi.n	8003dee <UART_SetConfig+0x1ba>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d002      	beq.n	8003dce <UART_SetConfig+0x19a>
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d008      	beq.n	8003dde <UART_SetConfig+0x1aa>
 8003dcc:	e00f      	b.n	8003dee <UART_SetConfig+0x1ba>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dd4:	e06d      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ddc:	e069      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003dde:	2304      	movs	r3, #4
 8003de0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003de4:	e065      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003de6:	2308      	movs	r3, #8
 8003de8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dec:	e061      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003dee:	2310      	movs	r3, #16
 8003df0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003df4:	e05d      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a4b      	ldr	r2, [pc, #300]	; (8003f28 <UART_SetConfig+0x2f4>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d125      	bne.n	8003e4c <UART_SetConfig+0x218>
 8003e00:	4b46      	ldr	r3, [pc, #280]	; (8003f1c <UART_SetConfig+0x2e8>)
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e0a:	2bc0      	cmp	r3, #192	; 0xc0
 8003e0c:	d016      	beq.n	8003e3c <UART_SetConfig+0x208>
 8003e0e:	2bc0      	cmp	r3, #192	; 0xc0
 8003e10:	d818      	bhi.n	8003e44 <UART_SetConfig+0x210>
 8003e12:	2b80      	cmp	r3, #128	; 0x80
 8003e14:	d00a      	beq.n	8003e2c <UART_SetConfig+0x1f8>
 8003e16:	2b80      	cmp	r3, #128	; 0x80
 8003e18:	d814      	bhi.n	8003e44 <UART_SetConfig+0x210>
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <UART_SetConfig+0x1f0>
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d008      	beq.n	8003e34 <UART_SetConfig+0x200>
 8003e22:	e00f      	b.n	8003e44 <UART_SetConfig+0x210>
 8003e24:	2300      	movs	r3, #0
 8003e26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e2a:	e042      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e32:	e03e      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e34:	2304      	movs	r3, #4
 8003e36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e3a:	e03a      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e3c:	2308      	movs	r3, #8
 8003e3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e42:	e036      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e44:	2310      	movs	r3, #16
 8003e46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e4a:	e032      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a30      	ldr	r2, [pc, #192]	; (8003f14 <UART_SetConfig+0x2e0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d12a      	bne.n	8003eac <UART_SetConfig+0x278>
 8003e56:	4b31      	ldr	r3, [pc, #196]	; (8003f1c <UART_SetConfig+0x2e8>)
 8003e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003e60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e64:	d01a      	beq.n	8003e9c <UART_SetConfig+0x268>
 8003e66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e6a:	d81b      	bhi.n	8003ea4 <UART_SetConfig+0x270>
 8003e6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e70:	d00c      	beq.n	8003e8c <UART_SetConfig+0x258>
 8003e72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e76:	d815      	bhi.n	8003ea4 <UART_SetConfig+0x270>
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <UART_SetConfig+0x250>
 8003e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e80:	d008      	beq.n	8003e94 <UART_SetConfig+0x260>
 8003e82:	e00f      	b.n	8003ea4 <UART_SetConfig+0x270>
 8003e84:	2300      	movs	r3, #0
 8003e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e8a:	e012      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e92:	e00e      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e94:	2304      	movs	r3, #4
 8003e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e9a:	e00a      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003e9c:	2308      	movs	r3, #8
 8003e9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ea2:	e006      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003eaa:	e002      	b.n	8003eb2 <UART_SetConfig+0x27e>
 8003eac:	2310      	movs	r3, #16
 8003eae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a17      	ldr	r2, [pc, #92]	; (8003f14 <UART_SetConfig+0x2e0>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	f040 80a8 	bne.w	800400e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ebe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003ec2:	2b08      	cmp	r3, #8
 8003ec4:	d834      	bhi.n	8003f30 <UART_SetConfig+0x2fc>
 8003ec6:	a201      	add	r2, pc, #4	; (adr r2, 8003ecc <UART_SetConfig+0x298>)
 8003ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ecc:	08003ef1 	.word	0x08003ef1
 8003ed0:	08003f31 	.word	0x08003f31
 8003ed4:	08003ef9 	.word	0x08003ef9
 8003ed8:	08003f31 	.word	0x08003f31
 8003edc:	08003eff 	.word	0x08003eff
 8003ee0:	08003f31 	.word	0x08003f31
 8003ee4:	08003f31 	.word	0x08003f31
 8003ee8:	08003f31 	.word	0x08003f31
 8003eec:	08003f07 	.word	0x08003f07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ef0:	f7ff fb58 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8003ef4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ef6:	e021      	b.n	8003f3c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ef8:	4b0c      	ldr	r3, [pc, #48]	; (8003f2c <UART_SetConfig+0x2f8>)
 8003efa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003efc:	e01e      	b.n	8003f3c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003efe:	f7ff fae3 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 8003f02:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003f04:	e01a      	b.n	8003f3c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003f0c:	e016      	b.n	8003f3c <UART_SetConfig+0x308>
 8003f0e:	bf00      	nop
 8003f10:	cfff69f3 	.word	0xcfff69f3
 8003f14:	40008000 	.word	0x40008000
 8003f18:	40013800 	.word	0x40013800
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	40004400 	.word	0x40004400
 8003f24:	40004800 	.word	0x40004800
 8003f28:	40004c00 	.word	0x40004c00
 8003f2c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003f3a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 812a 	beq.w	8004198 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	4a9e      	ldr	r2, [pc, #632]	; (80041c4 <UART_SetConfig+0x590>)
 8003f4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f52:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	4413      	add	r3, r2
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d305      	bcc.n	8003f74 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d903      	bls.n	8003f7c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003f7a:	e10d      	b.n	8004198 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	2200      	movs	r2, #0
 8003f80:	60bb      	str	r3, [r7, #8]
 8003f82:	60fa      	str	r2, [r7, #12]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f88:	4a8e      	ldr	r2, [pc, #568]	; (80041c4 <UART_SetConfig+0x590>)
 8003f8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2200      	movs	r2, #0
 8003f92:	603b      	str	r3, [r7, #0]
 8003f94:	607a      	str	r2, [r7, #4]
 8003f96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003f9e:	f7fc f98f 	bl	80002c0 <__aeabi_uldivmod>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4610      	mov	r0, r2
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	020b      	lsls	r3, r1, #8
 8003fb4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003fb8:	0202      	lsls	r2, r0, #8
 8003fba:	6979      	ldr	r1, [r7, #20]
 8003fbc:	6849      	ldr	r1, [r1, #4]
 8003fbe:	0849      	lsrs	r1, r1, #1
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	4605      	mov	r5, r0
 8003fc6:	eb12 0804 	adds.w	r8, r2, r4
 8003fca:	eb43 0905 	adc.w	r9, r3, r5
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	469a      	mov	sl, r3
 8003fd6:	4693      	mov	fp, r2
 8003fd8:	4652      	mov	r2, sl
 8003fda:	465b      	mov	r3, fp
 8003fdc:	4640      	mov	r0, r8
 8003fde:	4649      	mov	r1, r9
 8003fe0:	f7fc f96e 	bl	80002c0 <__aeabi_uldivmod>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4613      	mov	r3, r2
 8003fea:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003fec:	6a3b      	ldr	r3, [r7, #32]
 8003fee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ff2:	d308      	bcc.n	8004006 <UART_SetConfig+0x3d2>
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ffa:	d204      	bcs.n	8004006 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6a3a      	ldr	r2, [r7, #32]
 8004002:	60da      	str	r2, [r3, #12]
 8004004:	e0c8      	b.n	8004198 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800400c:	e0c4      	b.n	8004198 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004016:	d167      	bne.n	80040e8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004018:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800401c:	2b08      	cmp	r3, #8
 800401e:	d828      	bhi.n	8004072 <UART_SetConfig+0x43e>
 8004020:	a201      	add	r2, pc, #4	; (adr r2, 8004028 <UART_SetConfig+0x3f4>)
 8004022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004026:	bf00      	nop
 8004028:	0800404d 	.word	0x0800404d
 800402c:	08004055 	.word	0x08004055
 8004030:	0800405d 	.word	0x0800405d
 8004034:	08004073 	.word	0x08004073
 8004038:	08004063 	.word	0x08004063
 800403c:	08004073 	.word	0x08004073
 8004040:	08004073 	.word	0x08004073
 8004044:	08004073 	.word	0x08004073
 8004048:	0800406b 	.word	0x0800406b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800404c:	f7ff faaa 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004050:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004052:	e014      	b.n	800407e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004054:	f7ff fabc 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8004058:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800405a:	e010      	b.n	800407e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800405c:	4b5a      	ldr	r3, [pc, #360]	; (80041c8 <UART_SetConfig+0x594>)
 800405e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004060:	e00d      	b.n	800407e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004062:	f7ff fa31 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 8004066:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004068:	e009      	b.n	800407e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800406a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800406e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004070:	e005      	b.n	800407e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004072:	2300      	movs	r3, #0
 8004074:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800407c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800407e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8089 	beq.w	8004198 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	4a4e      	ldr	r2, [pc, #312]	; (80041c4 <UART_SetConfig+0x590>)
 800408c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004090:	461a      	mov	r2, r3
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	fbb3 f3f2 	udiv	r3, r3, r2
 8004098:	005a      	lsls	r2, r3, #1
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	085b      	lsrs	r3, r3, #1
 80040a0:	441a      	add	r2, r3
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040ac:	6a3b      	ldr	r3, [r7, #32]
 80040ae:	2b0f      	cmp	r3, #15
 80040b0:	d916      	bls.n	80040e0 <UART_SetConfig+0x4ac>
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040b8:	d212      	bcs.n	80040e0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	f023 030f 	bic.w	r3, r3, #15
 80040c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	085b      	lsrs	r3, r3, #1
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	8bfb      	ldrh	r3, [r7, #30]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	8bfa      	ldrh	r2, [r7, #30]
 80040dc:	60da      	str	r2, [r3, #12]
 80040de:	e05b      	b.n	8004198 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80040e6:	e057      	b.n	8004198 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	d828      	bhi.n	8004142 <UART_SetConfig+0x50e>
 80040f0:	a201      	add	r2, pc, #4	; (adr r2, 80040f8 <UART_SetConfig+0x4c4>)
 80040f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f6:	bf00      	nop
 80040f8:	0800411d 	.word	0x0800411d
 80040fc:	08004125 	.word	0x08004125
 8004100:	0800412d 	.word	0x0800412d
 8004104:	08004143 	.word	0x08004143
 8004108:	08004133 	.word	0x08004133
 800410c:	08004143 	.word	0x08004143
 8004110:	08004143 	.word	0x08004143
 8004114:	08004143 	.word	0x08004143
 8004118:	0800413b 	.word	0x0800413b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800411c:	f7ff fa42 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004120:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004122:	e014      	b.n	800414e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004124:	f7ff fa54 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8004128:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800412a:	e010      	b.n	800414e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800412c:	4b26      	ldr	r3, [pc, #152]	; (80041c8 <UART_SetConfig+0x594>)
 800412e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004130:	e00d      	b.n	800414e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004132:	f7ff f9c9 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 8004136:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004138:	e009      	b.n	800414e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800413a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800413e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004140:	e005      	b.n	800414e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004142:	2300      	movs	r3, #0
 8004144:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800414c:	bf00      	nop
    }

    if (pclk != 0U)
 800414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004150:	2b00      	cmp	r3, #0
 8004152:	d021      	beq.n	8004198 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004158:	4a1a      	ldr	r2, [pc, #104]	; (80041c4 <UART_SetConfig+0x590>)
 800415a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800415e:	461a      	mov	r2, r3
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	fbb3 f2f2 	udiv	r2, r3, r2
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	085b      	lsrs	r3, r3, #1
 800416c:	441a      	add	r2, r3
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	fbb2 f3f3 	udiv	r3, r2, r3
 8004176:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	2b0f      	cmp	r3, #15
 800417c:	d909      	bls.n	8004192 <UART_SetConfig+0x55e>
 800417e:	6a3b      	ldr	r3, [r7, #32]
 8004180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004184:	d205      	bcs.n	8004192 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	b29a      	uxth	r2, r3
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60da      	str	r2, [r3, #12]
 8004190:	e002      	b.n	8004198 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	2201      	movs	r2, #1
 800419c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2200      	movs	r2, #0
 80041ac:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	2200      	movs	r2, #0
 80041b2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80041b4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3730      	adds	r7, #48	; 0x30
 80041bc:	46bd      	mov	sp, r7
 80041be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041c2:	bf00      	nop
 80041c4:	080050cc 	.word	0x080050cc
 80041c8:	00f42400 	.word	0x00f42400

080041cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00a      	beq.n	80041f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00a      	beq.n	8004218 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00a      	beq.n	800423a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00a      	beq.n	800425c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004260:	f003 0310 	and.w	r3, r3, #16
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00a      	beq.n	800427e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004282:	f003 0320 	and.w	r3, r3, #32
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00a      	beq.n	80042a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	430a      	orrs	r2, r1
 800429e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d01a      	beq.n	80042e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042ca:	d10a      	bne.n	80042e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	605a      	str	r2, [r3, #4]
  }
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af02      	add	r7, sp, #8
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004320:	f7fc fd3e 	bl	8000da0 <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0308 	and.w	r3, r3, #8
 8004330:	2b08      	cmp	r3, #8
 8004332:	d10e      	bne.n	8004352 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004334:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004338:	9300      	str	r3, [sp, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f82f 	bl	80043a6 <UART_WaitOnFlagUntilTimeout>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e025      	b.n	800439e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b04      	cmp	r3, #4
 800435e:	d10e      	bne.n	800437e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004360:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f819 	bl	80043a6 <UART_WaitOnFlagUntilTimeout>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e00f      	b.n	800439e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2220      	movs	r2, #32
 8004382:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2220      	movs	r2, #32
 800438a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b09c      	sub	sp, #112	; 0x70
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	603b      	str	r3, [r7, #0]
 80043b2:	4613      	mov	r3, r2
 80043b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043b6:	e0a9      	b.n	800450c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043be:	f000 80a5 	beq.w	800450c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c2:	f7fc fced 	bl	8000da0 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d302      	bcc.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80043d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d140      	bne.n	800445a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043e0:	e853 3f00 	ldrex	r3, [r3]
 80043e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80043e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80043ec:	667b      	str	r3, [r7, #100]	; 0x64
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80043f8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80043fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80043fe:	e841 2300 	strex	r3, r2, [r1]
 8004402:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004404:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1e6      	bne.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	3308      	adds	r3, #8
 8004410:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004412:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004414:	e853 3f00 	ldrex	r3, [r3]
 8004418:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800441a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800441c:	f023 0301 	bic.w	r3, r3, #1
 8004420:	663b      	str	r3, [r7, #96]	; 0x60
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	3308      	adds	r3, #8
 8004428:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800442a:	64ba      	str	r2, [r7, #72]	; 0x48
 800442c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004430:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004432:	e841 2300 	strex	r3, r2, [r1]
 8004436:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004438:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1e5      	bne.n	800440a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2220      	movs	r2, #32
 8004442:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e069      	b.n	800452e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d051      	beq.n	800450c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004472:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004476:	d149      	bne.n	800450c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004480:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448a:	e853 3f00 	ldrex	r3, [r3]
 800448e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004492:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004496:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	461a      	mov	r2, r3
 800449e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044a0:	637b      	str	r3, [r7, #52]	; 0x34
 80044a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044a8:	e841 2300 	strex	r3, r2, [r1]
 80044ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1e6      	bne.n	8004482 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	3308      	adds	r3, #8
 80044ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	e853 3f00 	ldrex	r3, [r3]
 80044c2:	613b      	str	r3, [r7, #16]
   return(result);
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f023 0301 	bic.w	r3, r3, #1
 80044ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	3308      	adds	r3, #8
 80044d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80044d4:	623a      	str	r2, [r7, #32]
 80044d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d8:	69f9      	ldr	r1, [r7, #28]
 80044da:	6a3a      	ldr	r2, [r7, #32]
 80044dc:	e841 2300 	strex	r3, r2, [r1]
 80044e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1e5      	bne.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2220      	movs	r2, #32
 80044ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2220      	movs	r2, #32
 80044f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2220      	movs	r2, #32
 80044fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e010      	b.n	800452e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69da      	ldr	r2, [r3, #28]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	4013      	ands	r3, r2
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	429a      	cmp	r2, r3
 800451a:	bf0c      	ite	eq
 800451c:	2301      	moveq	r3, #1
 800451e:	2300      	movne	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	461a      	mov	r2, r3
 8004524:	79fb      	ldrb	r3, [r7, #7]
 8004526:	429a      	cmp	r2, r3
 8004528:	f43f af46 	beq.w	80043b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3770      	adds	r7, #112	; 0x70
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004536:	b480      	push	{r7}
 8004538:	b085      	sub	sp, #20
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004544:	2b01      	cmp	r3, #1
 8004546:	d101      	bne.n	800454c <HAL_UARTEx_DisableFifoMode+0x16>
 8004548:	2302      	movs	r3, #2
 800454a:	e027      	b.n	800459c <HAL_UARTEx_DisableFifoMode+0x66>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2224      	movs	r2, #36	; 0x24
 8004558:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0201 	bic.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800457a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2220      	movs	r2, #32
 800458e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3714      	adds	r7, #20
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d101      	bne.n	80045c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80045bc:	2302      	movs	r3, #2
 80045be:	e02d      	b.n	800461c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2224      	movs	r2, #36	; 0x24
 80045cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 0201 	bic.w	r2, r2, #1
 80045e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 f84f 	bl	80046a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2220      	movs	r2, #32
 800460e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004638:	2302      	movs	r3, #2
 800463a:	e02d      	b.n	8004698 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2224      	movs	r2, #36	; 0x24
 8004648:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f022 0201 	bic.w	r2, r2, #1
 8004662:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f811 	bl	80046a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3710      	adds	r7, #16
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d108      	bne.n	80046c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80046c0:	e031      	b.n	8004726 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80046c2:	2308      	movs	r3, #8
 80046c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80046c6:	2308      	movs	r3, #8
 80046c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	0e5b      	lsrs	r3, r3, #25
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	f003 0307 	and.w	r3, r3, #7
 80046d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	0f5b      	lsrs	r3, r3, #29
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046ea:	7bbb      	ldrb	r3, [r7, #14]
 80046ec:	7b3a      	ldrb	r2, [r7, #12]
 80046ee:	4911      	ldr	r1, [pc, #68]	; (8004734 <UARTEx_SetNbDataToProcess+0x94>)
 80046f0:	5c8a      	ldrb	r2, [r1, r2]
 80046f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80046f6:	7b3a      	ldrb	r2, [r7, #12]
 80046f8:	490f      	ldr	r1, [pc, #60]	; (8004738 <UARTEx_SetNbDataToProcess+0x98>)
 80046fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8004700:	b29a      	uxth	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004708:	7bfb      	ldrb	r3, [r7, #15]
 800470a:	7b7a      	ldrb	r2, [r7, #13]
 800470c:	4909      	ldr	r1, [pc, #36]	; (8004734 <UARTEx_SetNbDataToProcess+0x94>)
 800470e:	5c8a      	ldrb	r2, [r1, r2]
 8004710:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004714:	7b7a      	ldrb	r2, [r7, #13]
 8004716:	4908      	ldr	r1, [pc, #32]	; (8004738 <UARTEx_SetNbDataToProcess+0x98>)
 8004718:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800471a:	fb93 f3f2 	sdiv	r3, r3, r2
 800471e:	b29a      	uxth	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004726:	bf00      	nop
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	080050e4 	.word	0x080050e4
 8004738:	080050ec 	.word	0x080050ec

0800473c <__errno>:
 800473c:	4b01      	ldr	r3, [pc, #4]	; (8004744 <__errno+0x8>)
 800473e:	6818      	ldr	r0, [r3, #0]
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	2000000c 	.word	0x2000000c

08004748 <__libc_init_array>:
 8004748:	b570      	push	{r4, r5, r6, lr}
 800474a:	4d0d      	ldr	r5, [pc, #52]	; (8004780 <__libc_init_array+0x38>)
 800474c:	4c0d      	ldr	r4, [pc, #52]	; (8004784 <__libc_init_array+0x3c>)
 800474e:	1b64      	subs	r4, r4, r5
 8004750:	10a4      	asrs	r4, r4, #2
 8004752:	2600      	movs	r6, #0
 8004754:	42a6      	cmp	r6, r4
 8004756:	d109      	bne.n	800476c <__libc_init_array+0x24>
 8004758:	4d0b      	ldr	r5, [pc, #44]	; (8004788 <__libc_init_array+0x40>)
 800475a:	4c0c      	ldr	r4, [pc, #48]	; (800478c <__libc_init_array+0x44>)
 800475c:	f000 fc8e 	bl	800507c <_init>
 8004760:	1b64      	subs	r4, r4, r5
 8004762:	10a4      	asrs	r4, r4, #2
 8004764:	2600      	movs	r6, #0
 8004766:	42a6      	cmp	r6, r4
 8004768:	d105      	bne.n	8004776 <__libc_init_array+0x2e>
 800476a:	bd70      	pop	{r4, r5, r6, pc}
 800476c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004770:	4798      	blx	r3
 8004772:	3601      	adds	r6, #1
 8004774:	e7ee      	b.n	8004754 <__libc_init_array+0xc>
 8004776:	f855 3b04 	ldr.w	r3, [r5], #4
 800477a:	4798      	blx	r3
 800477c:	3601      	adds	r6, #1
 800477e:	e7f2      	b.n	8004766 <__libc_init_array+0x1e>
 8004780:	08005130 	.word	0x08005130
 8004784:	08005130 	.word	0x08005130
 8004788:	08005130 	.word	0x08005130
 800478c:	08005134 	.word	0x08005134

08004790 <memset>:
 8004790:	4402      	add	r2, r0
 8004792:	4603      	mov	r3, r0
 8004794:	4293      	cmp	r3, r2
 8004796:	d100      	bne.n	800479a <memset+0xa>
 8004798:	4770      	bx	lr
 800479a:	f803 1b01 	strb.w	r1, [r3], #1
 800479e:	e7f9      	b.n	8004794 <memset+0x4>

080047a0 <siprintf>:
 80047a0:	b40e      	push	{r1, r2, r3}
 80047a2:	b500      	push	{lr}
 80047a4:	b09c      	sub	sp, #112	; 0x70
 80047a6:	ab1d      	add	r3, sp, #116	; 0x74
 80047a8:	9002      	str	r0, [sp, #8]
 80047aa:	9006      	str	r0, [sp, #24]
 80047ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80047b0:	4809      	ldr	r0, [pc, #36]	; (80047d8 <siprintf+0x38>)
 80047b2:	9107      	str	r1, [sp, #28]
 80047b4:	9104      	str	r1, [sp, #16]
 80047b6:	4909      	ldr	r1, [pc, #36]	; (80047dc <siprintf+0x3c>)
 80047b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80047bc:	9105      	str	r1, [sp, #20]
 80047be:	6800      	ldr	r0, [r0, #0]
 80047c0:	9301      	str	r3, [sp, #4]
 80047c2:	a902      	add	r1, sp, #8
 80047c4:	f000 f868 	bl	8004898 <_svfiprintf_r>
 80047c8:	9b02      	ldr	r3, [sp, #8]
 80047ca:	2200      	movs	r2, #0
 80047cc:	701a      	strb	r2, [r3, #0]
 80047ce:	b01c      	add	sp, #112	; 0x70
 80047d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80047d4:	b003      	add	sp, #12
 80047d6:	4770      	bx	lr
 80047d8:	2000000c 	.word	0x2000000c
 80047dc:	ffff0208 	.word	0xffff0208

080047e0 <__ssputs_r>:
 80047e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e4:	688e      	ldr	r6, [r1, #8]
 80047e6:	429e      	cmp	r6, r3
 80047e8:	4682      	mov	sl, r0
 80047ea:	460c      	mov	r4, r1
 80047ec:	4690      	mov	r8, r2
 80047ee:	461f      	mov	r7, r3
 80047f0:	d838      	bhi.n	8004864 <__ssputs_r+0x84>
 80047f2:	898a      	ldrh	r2, [r1, #12]
 80047f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80047f8:	d032      	beq.n	8004860 <__ssputs_r+0x80>
 80047fa:	6825      	ldr	r5, [r4, #0]
 80047fc:	6909      	ldr	r1, [r1, #16]
 80047fe:	eba5 0901 	sub.w	r9, r5, r1
 8004802:	6965      	ldr	r5, [r4, #20]
 8004804:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004808:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800480c:	3301      	adds	r3, #1
 800480e:	444b      	add	r3, r9
 8004810:	106d      	asrs	r5, r5, #1
 8004812:	429d      	cmp	r5, r3
 8004814:	bf38      	it	cc
 8004816:	461d      	movcc	r5, r3
 8004818:	0553      	lsls	r3, r2, #21
 800481a:	d531      	bpl.n	8004880 <__ssputs_r+0xa0>
 800481c:	4629      	mov	r1, r5
 800481e:	f000 fb63 	bl	8004ee8 <_malloc_r>
 8004822:	4606      	mov	r6, r0
 8004824:	b950      	cbnz	r0, 800483c <__ssputs_r+0x5c>
 8004826:	230c      	movs	r3, #12
 8004828:	f8ca 3000 	str.w	r3, [sl]
 800482c:	89a3      	ldrh	r3, [r4, #12]
 800482e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	f04f 30ff 	mov.w	r0, #4294967295
 8004838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483c:	6921      	ldr	r1, [r4, #16]
 800483e:	464a      	mov	r2, r9
 8004840:	f000 fabe 	bl	8004dc0 <memcpy>
 8004844:	89a3      	ldrh	r3, [r4, #12]
 8004846:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800484a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800484e:	81a3      	strh	r3, [r4, #12]
 8004850:	6126      	str	r6, [r4, #16]
 8004852:	6165      	str	r5, [r4, #20]
 8004854:	444e      	add	r6, r9
 8004856:	eba5 0509 	sub.w	r5, r5, r9
 800485a:	6026      	str	r6, [r4, #0]
 800485c:	60a5      	str	r5, [r4, #8]
 800485e:	463e      	mov	r6, r7
 8004860:	42be      	cmp	r6, r7
 8004862:	d900      	bls.n	8004866 <__ssputs_r+0x86>
 8004864:	463e      	mov	r6, r7
 8004866:	6820      	ldr	r0, [r4, #0]
 8004868:	4632      	mov	r2, r6
 800486a:	4641      	mov	r1, r8
 800486c:	f000 fab6 	bl	8004ddc <memmove>
 8004870:	68a3      	ldr	r3, [r4, #8]
 8004872:	1b9b      	subs	r3, r3, r6
 8004874:	60a3      	str	r3, [r4, #8]
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	4433      	add	r3, r6
 800487a:	6023      	str	r3, [r4, #0]
 800487c:	2000      	movs	r0, #0
 800487e:	e7db      	b.n	8004838 <__ssputs_r+0x58>
 8004880:	462a      	mov	r2, r5
 8004882:	f000 fba5 	bl	8004fd0 <_realloc_r>
 8004886:	4606      	mov	r6, r0
 8004888:	2800      	cmp	r0, #0
 800488a:	d1e1      	bne.n	8004850 <__ssputs_r+0x70>
 800488c:	6921      	ldr	r1, [r4, #16]
 800488e:	4650      	mov	r0, sl
 8004890:	f000 fabe 	bl	8004e10 <_free_r>
 8004894:	e7c7      	b.n	8004826 <__ssputs_r+0x46>
	...

08004898 <_svfiprintf_r>:
 8004898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489c:	4698      	mov	r8, r3
 800489e:	898b      	ldrh	r3, [r1, #12]
 80048a0:	061b      	lsls	r3, r3, #24
 80048a2:	b09d      	sub	sp, #116	; 0x74
 80048a4:	4607      	mov	r7, r0
 80048a6:	460d      	mov	r5, r1
 80048a8:	4614      	mov	r4, r2
 80048aa:	d50e      	bpl.n	80048ca <_svfiprintf_r+0x32>
 80048ac:	690b      	ldr	r3, [r1, #16]
 80048ae:	b963      	cbnz	r3, 80048ca <_svfiprintf_r+0x32>
 80048b0:	2140      	movs	r1, #64	; 0x40
 80048b2:	f000 fb19 	bl	8004ee8 <_malloc_r>
 80048b6:	6028      	str	r0, [r5, #0]
 80048b8:	6128      	str	r0, [r5, #16]
 80048ba:	b920      	cbnz	r0, 80048c6 <_svfiprintf_r+0x2e>
 80048bc:	230c      	movs	r3, #12
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295
 80048c4:	e0d1      	b.n	8004a6a <_svfiprintf_r+0x1d2>
 80048c6:	2340      	movs	r3, #64	; 0x40
 80048c8:	616b      	str	r3, [r5, #20]
 80048ca:	2300      	movs	r3, #0
 80048cc:	9309      	str	r3, [sp, #36]	; 0x24
 80048ce:	2320      	movs	r3, #32
 80048d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80048d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80048d8:	2330      	movs	r3, #48	; 0x30
 80048da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004a84 <_svfiprintf_r+0x1ec>
 80048de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80048e2:	f04f 0901 	mov.w	r9, #1
 80048e6:	4623      	mov	r3, r4
 80048e8:	469a      	mov	sl, r3
 80048ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048ee:	b10a      	cbz	r2, 80048f4 <_svfiprintf_r+0x5c>
 80048f0:	2a25      	cmp	r2, #37	; 0x25
 80048f2:	d1f9      	bne.n	80048e8 <_svfiprintf_r+0x50>
 80048f4:	ebba 0b04 	subs.w	fp, sl, r4
 80048f8:	d00b      	beq.n	8004912 <_svfiprintf_r+0x7a>
 80048fa:	465b      	mov	r3, fp
 80048fc:	4622      	mov	r2, r4
 80048fe:	4629      	mov	r1, r5
 8004900:	4638      	mov	r0, r7
 8004902:	f7ff ff6d 	bl	80047e0 <__ssputs_r>
 8004906:	3001      	adds	r0, #1
 8004908:	f000 80aa 	beq.w	8004a60 <_svfiprintf_r+0x1c8>
 800490c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800490e:	445a      	add	r2, fp
 8004910:	9209      	str	r2, [sp, #36]	; 0x24
 8004912:	f89a 3000 	ldrb.w	r3, [sl]
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 80a2 	beq.w	8004a60 <_svfiprintf_r+0x1c8>
 800491c:	2300      	movs	r3, #0
 800491e:	f04f 32ff 	mov.w	r2, #4294967295
 8004922:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004926:	f10a 0a01 	add.w	sl, sl, #1
 800492a:	9304      	str	r3, [sp, #16]
 800492c:	9307      	str	r3, [sp, #28]
 800492e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004932:	931a      	str	r3, [sp, #104]	; 0x68
 8004934:	4654      	mov	r4, sl
 8004936:	2205      	movs	r2, #5
 8004938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800493c:	4851      	ldr	r0, [pc, #324]	; (8004a84 <_svfiprintf_r+0x1ec>)
 800493e:	f7fb fc6f 	bl	8000220 <memchr>
 8004942:	9a04      	ldr	r2, [sp, #16]
 8004944:	b9d8      	cbnz	r0, 800497e <_svfiprintf_r+0xe6>
 8004946:	06d0      	lsls	r0, r2, #27
 8004948:	bf44      	itt	mi
 800494a:	2320      	movmi	r3, #32
 800494c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004950:	0711      	lsls	r1, r2, #28
 8004952:	bf44      	itt	mi
 8004954:	232b      	movmi	r3, #43	; 0x2b
 8004956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800495a:	f89a 3000 	ldrb.w	r3, [sl]
 800495e:	2b2a      	cmp	r3, #42	; 0x2a
 8004960:	d015      	beq.n	800498e <_svfiprintf_r+0xf6>
 8004962:	9a07      	ldr	r2, [sp, #28]
 8004964:	4654      	mov	r4, sl
 8004966:	2000      	movs	r0, #0
 8004968:	f04f 0c0a 	mov.w	ip, #10
 800496c:	4621      	mov	r1, r4
 800496e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004972:	3b30      	subs	r3, #48	; 0x30
 8004974:	2b09      	cmp	r3, #9
 8004976:	d94e      	bls.n	8004a16 <_svfiprintf_r+0x17e>
 8004978:	b1b0      	cbz	r0, 80049a8 <_svfiprintf_r+0x110>
 800497a:	9207      	str	r2, [sp, #28]
 800497c:	e014      	b.n	80049a8 <_svfiprintf_r+0x110>
 800497e:	eba0 0308 	sub.w	r3, r0, r8
 8004982:	fa09 f303 	lsl.w	r3, r9, r3
 8004986:	4313      	orrs	r3, r2
 8004988:	9304      	str	r3, [sp, #16]
 800498a:	46a2      	mov	sl, r4
 800498c:	e7d2      	b.n	8004934 <_svfiprintf_r+0x9c>
 800498e:	9b03      	ldr	r3, [sp, #12]
 8004990:	1d19      	adds	r1, r3, #4
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	9103      	str	r1, [sp, #12]
 8004996:	2b00      	cmp	r3, #0
 8004998:	bfbb      	ittet	lt
 800499a:	425b      	neglt	r3, r3
 800499c:	f042 0202 	orrlt.w	r2, r2, #2
 80049a0:	9307      	strge	r3, [sp, #28]
 80049a2:	9307      	strlt	r3, [sp, #28]
 80049a4:	bfb8      	it	lt
 80049a6:	9204      	strlt	r2, [sp, #16]
 80049a8:	7823      	ldrb	r3, [r4, #0]
 80049aa:	2b2e      	cmp	r3, #46	; 0x2e
 80049ac:	d10c      	bne.n	80049c8 <_svfiprintf_r+0x130>
 80049ae:	7863      	ldrb	r3, [r4, #1]
 80049b0:	2b2a      	cmp	r3, #42	; 0x2a
 80049b2:	d135      	bne.n	8004a20 <_svfiprintf_r+0x188>
 80049b4:	9b03      	ldr	r3, [sp, #12]
 80049b6:	1d1a      	adds	r2, r3, #4
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	9203      	str	r2, [sp, #12]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bfb8      	it	lt
 80049c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80049c4:	3402      	adds	r4, #2
 80049c6:	9305      	str	r3, [sp, #20]
 80049c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004a94 <_svfiprintf_r+0x1fc>
 80049cc:	7821      	ldrb	r1, [r4, #0]
 80049ce:	2203      	movs	r2, #3
 80049d0:	4650      	mov	r0, sl
 80049d2:	f7fb fc25 	bl	8000220 <memchr>
 80049d6:	b140      	cbz	r0, 80049ea <_svfiprintf_r+0x152>
 80049d8:	2340      	movs	r3, #64	; 0x40
 80049da:	eba0 000a 	sub.w	r0, r0, sl
 80049de:	fa03 f000 	lsl.w	r0, r3, r0
 80049e2:	9b04      	ldr	r3, [sp, #16]
 80049e4:	4303      	orrs	r3, r0
 80049e6:	3401      	adds	r4, #1
 80049e8:	9304      	str	r3, [sp, #16]
 80049ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ee:	4826      	ldr	r0, [pc, #152]	; (8004a88 <_svfiprintf_r+0x1f0>)
 80049f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80049f4:	2206      	movs	r2, #6
 80049f6:	f7fb fc13 	bl	8000220 <memchr>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d038      	beq.n	8004a70 <_svfiprintf_r+0x1d8>
 80049fe:	4b23      	ldr	r3, [pc, #140]	; (8004a8c <_svfiprintf_r+0x1f4>)
 8004a00:	bb1b      	cbnz	r3, 8004a4a <_svfiprintf_r+0x1b2>
 8004a02:	9b03      	ldr	r3, [sp, #12]
 8004a04:	3307      	adds	r3, #7
 8004a06:	f023 0307 	bic.w	r3, r3, #7
 8004a0a:	3308      	adds	r3, #8
 8004a0c:	9303      	str	r3, [sp, #12]
 8004a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a10:	4433      	add	r3, r6
 8004a12:	9309      	str	r3, [sp, #36]	; 0x24
 8004a14:	e767      	b.n	80048e6 <_svfiprintf_r+0x4e>
 8004a16:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	2001      	movs	r0, #1
 8004a1e:	e7a5      	b.n	800496c <_svfiprintf_r+0xd4>
 8004a20:	2300      	movs	r3, #0
 8004a22:	3401      	adds	r4, #1
 8004a24:	9305      	str	r3, [sp, #20]
 8004a26:	4619      	mov	r1, r3
 8004a28:	f04f 0c0a 	mov.w	ip, #10
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a32:	3a30      	subs	r2, #48	; 0x30
 8004a34:	2a09      	cmp	r2, #9
 8004a36:	d903      	bls.n	8004a40 <_svfiprintf_r+0x1a8>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0c5      	beq.n	80049c8 <_svfiprintf_r+0x130>
 8004a3c:	9105      	str	r1, [sp, #20]
 8004a3e:	e7c3      	b.n	80049c8 <_svfiprintf_r+0x130>
 8004a40:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a44:	4604      	mov	r4, r0
 8004a46:	2301      	movs	r3, #1
 8004a48:	e7f0      	b.n	8004a2c <_svfiprintf_r+0x194>
 8004a4a:	ab03      	add	r3, sp, #12
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	462a      	mov	r2, r5
 8004a50:	4b0f      	ldr	r3, [pc, #60]	; (8004a90 <_svfiprintf_r+0x1f8>)
 8004a52:	a904      	add	r1, sp, #16
 8004a54:	4638      	mov	r0, r7
 8004a56:	f3af 8000 	nop.w
 8004a5a:	1c42      	adds	r2, r0, #1
 8004a5c:	4606      	mov	r6, r0
 8004a5e:	d1d6      	bne.n	8004a0e <_svfiprintf_r+0x176>
 8004a60:	89ab      	ldrh	r3, [r5, #12]
 8004a62:	065b      	lsls	r3, r3, #25
 8004a64:	f53f af2c 	bmi.w	80048c0 <_svfiprintf_r+0x28>
 8004a68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a6a:	b01d      	add	sp, #116	; 0x74
 8004a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a70:	ab03      	add	r3, sp, #12
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	462a      	mov	r2, r5
 8004a76:	4b06      	ldr	r3, [pc, #24]	; (8004a90 <_svfiprintf_r+0x1f8>)
 8004a78:	a904      	add	r1, sp, #16
 8004a7a:	4638      	mov	r0, r7
 8004a7c:	f000 f87a 	bl	8004b74 <_printf_i>
 8004a80:	e7eb      	b.n	8004a5a <_svfiprintf_r+0x1c2>
 8004a82:	bf00      	nop
 8004a84:	080050f4 	.word	0x080050f4
 8004a88:	080050fe 	.word	0x080050fe
 8004a8c:	00000000 	.word	0x00000000
 8004a90:	080047e1 	.word	0x080047e1
 8004a94:	080050fa 	.word	0x080050fa

08004a98 <_printf_common>:
 8004a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a9c:	4616      	mov	r6, r2
 8004a9e:	4699      	mov	r9, r3
 8004aa0:	688a      	ldr	r2, [r1, #8]
 8004aa2:	690b      	ldr	r3, [r1, #16]
 8004aa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	bfb8      	it	lt
 8004aac:	4613      	movlt	r3, r2
 8004aae:	6033      	str	r3, [r6, #0]
 8004ab0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ab4:	4607      	mov	r7, r0
 8004ab6:	460c      	mov	r4, r1
 8004ab8:	b10a      	cbz	r2, 8004abe <_printf_common+0x26>
 8004aba:	3301      	adds	r3, #1
 8004abc:	6033      	str	r3, [r6, #0]
 8004abe:	6823      	ldr	r3, [r4, #0]
 8004ac0:	0699      	lsls	r1, r3, #26
 8004ac2:	bf42      	ittt	mi
 8004ac4:	6833      	ldrmi	r3, [r6, #0]
 8004ac6:	3302      	addmi	r3, #2
 8004ac8:	6033      	strmi	r3, [r6, #0]
 8004aca:	6825      	ldr	r5, [r4, #0]
 8004acc:	f015 0506 	ands.w	r5, r5, #6
 8004ad0:	d106      	bne.n	8004ae0 <_printf_common+0x48>
 8004ad2:	f104 0a19 	add.w	sl, r4, #25
 8004ad6:	68e3      	ldr	r3, [r4, #12]
 8004ad8:	6832      	ldr	r2, [r6, #0]
 8004ada:	1a9b      	subs	r3, r3, r2
 8004adc:	42ab      	cmp	r3, r5
 8004ade:	dc26      	bgt.n	8004b2e <_printf_common+0x96>
 8004ae0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ae4:	1e13      	subs	r3, r2, #0
 8004ae6:	6822      	ldr	r2, [r4, #0]
 8004ae8:	bf18      	it	ne
 8004aea:	2301      	movne	r3, #1
 8004aec:	0692      	lsls	r2, r2, #26
 8004aee:	d42b      	bmi.n	8004b48 <_printf_common+0xb0>
 8004af0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004af4:	4649      	mov	r1, r9
 8004af6:	4638      	mov	r0, r7
 8004af8:	47c0      	blx	r8
 8004afa:	3001      	adds	r0, #1
 8004afc:	d01e      	beq.n	8004b3c <_printf_common+0xa4>
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	68e5      	ldr	r5, [r4, #12]
 8004b02:	6832      	ldr	r2, [r6, #0]
 8004b04:	f003 0306 	and.w	r3, r3, #6
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	bf08      	it	eq
 8004b0c:	1aad      	subeq	r5, r5, r2
 8004b0e:	68a3      	ldr	r3, [r4, #8]
 8004b10:	6922      	ldr	r2, [r4, #16]
 8004b12:	bf0c      	ite	eq
 8004b14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b18:	2500      	movne	r5, #0
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	bfc4      	itt	gt
 8004b1e:	1a9b      	subgt	r3, r3, r2
 8004b20:	18ed      	addgt	r5, r5, r3
 8004b22:	2600      	movs	r6, #0
 8004b24:	341a      	adds	r4, #26
 8004b26:	42b5      	cmp	r5, r6
 8004b28:	d11a      	bne.n	8004b60 <_printf_common+0xc8>
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	e008      	b.n	8004b40 <_printf_common+0xa8>
 8004b2e:	2301      	movs	r3, #1
 8004b30:	4652      	mov	r2, sl
 8004b32:	4649      	mov	r1, r9
 8004b34:	4638      	mov	r0, r7
 8004b36:	47c0      	blx	r8
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d103      	bne.n	8004b44 <_printf_common+0xac>
 8004b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b44:	3501      	adds	r5, #1
 8004b46:	e7c6      	b.n	8004ad6 <_printf_common+0x3e>
 8004b48:	18e1      	adds	r1, r4, r3
 8004b4a:	1c5a      	adds	r2, r3, #1
 8004b4c:	2030      	movs	r0, #48	; 0x30
 8004b4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b52:	4422      	add	r2, r4
 8004b54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b5c:	3302      	adds	r3, #2
 8004b5e:	e7c7      	b.n	8004af0 <_printf_common+0x58>
 8004b60:	2301      	movs	r3, #1
 8004b62:	4622      	mov	r2, r4
 8004b64:	4649      	mov	r1, r9
 8004b66:	4638      	mov	r0, r7
 8004b68:	47c0      	blx	r8
 8004b6a:	3001      	adds	r0, #1
 8004b6c:	d0e6      	beq.n	8004b3c <_printf_common+0xa4>
 8004b6e:	3601      	adds	r6, #1
 8004b70:	e7d9      	b.n	8004b26 <_printf_common+0x8e>
	...

08004b74 <_printf_i>:
 8004b74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b78:	7e0f      	ldrb	r7, [r1, #24]
 8004b7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b7c:	2f78      	cmp	r7, #120	; 0x78
 8004b7e:	4691      	mov	r9, r2
 8004b80:	4680      	mov	r8, r0
 8004b82:	460c      	mov	r4, r1
 8004b84:	469a      	mov	sl, r3
 8004b86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b8a:	d807      	bhi.n	8004b9c <_printf_i+0x28>
 8004b8c:	2f62      	cmp	r7, #98	; 0x62
 8004b8e:	d80a      	bhi.n	8004ba6 <_printf_i+0x32>
 8004b90:	2f00      	cmp	r7, #0
 8004b92:	f000 80d8 	beq.w	8004d46 <_printf_i+0x1d2>
 8004b96:	2f58      	cmp	r7, #88	; 0x58
 8004b98:	f000 80a3 	beq.w	8004ce2 <_printf_i+0x16e>
 8004b9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ba0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ba4:	e03a      	b.n	8004c1c <_printf_i+0xa8>
 8004ba6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004baa:	2b15      	cmp	r3, #21
 8004bac:	d8f6      	bhi.n	8004b9c <_printf_i+0x28>
 8004bae:	a101      	add	r1, pc, #4	; (adr r1, 8004bb4 <_printf_i+0x40>)
 8004bb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bb4:	08004c0d 	.word	0x08004c0d
 8004bb8:	08004c21 	.word	0x08004c21
 8004bbc:	08004b9d 	.word	0x08004b9d
 8004bc0:	08004b9d 	.word	0x08004b9d
 8004bc4:	08004b9d 	.word	0x08004b9d
 8004bc8:	08004b9d 	.word	0x08004b9d
 8004bcc:	08004c21 	.word	0x08004c21
 8004bd0:	08004b9d 	.word	0x08004b9d
 8004bd4:	08004b9d 	.word	0x08004b9d
 8004bd8:	08004b9d 	.word	0x08004b9d
 8004bdc:	08004b9d 	.word	0x08004b9d
 8004be0:	08004d2d 	.word	0x08004d2d
 8004be4:	08004c51 	.word	0x08004c51
 8004be8:	08004d0f 	.word	0x08004d0f
 8004bec:	08004b9d 	.word	0x08004b9d
 8004bf0:	08004b9d 	.word	0x08004b9d
 8004bf4:	08004d4f 	.word	0x08004d4f
 8004bf8:	08004b9d 	.word	0x08004b9d
 8004bfc:	08004c51 	.word	0x08004c51
 8004c00:	08004b9d 	.word	0x08004b9d
 8004c04:	08004b9d 	.word	0x08004b9d
 8004c08:	08004d17 	.word	0x08004d17
 8004c0c:	682b      	ldr	r3, [r5, #0]
 8004c0e:	1d1a      	adds	r2, r3, #4
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	602a      	str	r2, [r5, #0]
 8004c14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e0a3      	b.n	8004d68 <_printf_i+0x1f4>
 8004c20:	6820      	ldr	r0, [r4, #0]
 8004c22:	6829      	ldr	r1, [r5, #0]
 8004c24:	0606      	lsls	r6, r0, #24
 8004c26:	f101 0304 	add.w	r3, r1, #4
 8004c2a:	d50a      	bpl.n	8004c42 <_printf_i+0xce>
 8004c2c:	680e      	ldr	r6, [r1, #0]
 8004c2e:	602b      	str	r3, [r5, #0]
 8004c30:	2e00      	cmp	r6, #0
 8004c32:	da03      	bge.n	8004c3c <_printf_i+0xc8>
 8004c34:	232d      	movs	r3, #45	; 0x2d
 8004c36:	4276      	negs	r6, r6
 8004c38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c3c:	485e      	ldr	r0, [pc, #376]	; (8004db8 <_printf_i+0x244>)
 8004c3e:	230a      	movs	r3, #10
 8004c40:	e019      	b.n	8004c76 <_printf_i+0x102>
 8004c42:	680e      	ldr	r6, [r1, #0]
 8004c44:	602b      	str	r3, [r5, #0]
 8004c46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c4a:	bf18      	it	ne
 8004c4c:	b236      	sxthne	r6, r6
 8004c4e:	e7ef      	b.n	8004c30 <_printf_i+0xbc>
 8004c50:	682b      	ldr	r3, [r5, #0]
 8004c52:	6820      	ldr	r0, [r4, #0]
 8004c54:	1d19      	adds	r1, r3, #4
 8004c56:	6029      	str	r1, [r5, #0]
 8004c58:	0601      	lsls	r1, r0, #24
 8004c5a:	d501      	bpl.n	8004c60 <_printf_i+0xec>
 8004c5c:	681e      	ldr	r6, [r3, #0]
 8004c5e:	e002      	b.n	8004c66 <_printf_i+0xf2>
 8004c60:	0646      	lsls	r6, r0, #25
 8004c62:	d5fb      	bpl.n	8004c5c <_printf_i+0xe8>
 8004c64:	881e      	ldrh	r6, [r3, #0]
 8004c66:	4854      	ldr	r0, [pc, #336]	; (8004db8 <_printf_i+0x244>)
 8004c68:	2f6f      	cmp	r7, #111	; 0x6f
 8004c6a:	bf0c      	ite	eq
 8004c6c:	2308      	moveq	r3, #8
 8004c6e:	230a      	movne	r3, #10
 8004c70:	2100      	movs	r1, #0
 8004c72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c76:	6865      	ldr	r5, [r4, #4]
 8004c78:	60a5      	str	r5, [r4, #8]
 8004c7a:	2d00      	cmp	r5, #0
 8004c7c:	bfa2      	ittt	ge
 8004c7e:	6821      	ldrge	r1, [r4, #0]
 8004c80:	f021 0104 	bicge.w	r1, r1, #4
 8004c84:	6021      	strge	r1, [r4, #0]
 8004c86:	b90e      	cbnz	r6, 8004c8c <_printf_i+0x118>
 8004c88:	2d00      	cmp	r5, #0
 8004c8a:	d04d      	beq.n	8004d28 <_printf_i+0x1b4>
 8004c8c:	4615      	mov	r5, r2
 8004c8e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c92:	fb03 6711 	mls	r7, r3, r1, r6
 8004c96:	5dc7      	ldrb	r7, [r0, r7]
 8004c98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c9c:	4637      	mov	r7, r6
 8004c9e:	42bb      	cmp	r3, r7
 8004ca0:	460e      	mov	r6, r1
 8004ca2:	d9f4      	bls.n	8004c8e <_printf_i+0x11a>
 8004ca4:	2b08      	cmp	r3, #8
 8004ca6:	d10b      	bne.n	8004cc0 <_printf_i+0x14c>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	07de      	lsls	r6, r3, #31
 8004cac:	d508      	bpl.n	8004cc0 <_printf_i+0x14c>
 8004cae:	6923      	ldr	r3, [r4, #16]
 8004cb0:	6861      	ldr	r1, [r4, #4]
 8004cb2:	4299      	cmp	r1, r3
 8004cb4:	bfde      	ittt	le
 8004cb6:	2330      	movle	r3, #48	; 0x30
 8004cb8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004cbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004cc0:	1b52      	subs	r2, r2, r5
 8004cc2:	6122      	str	r2, [r4, #16]
 8004cc4:	f8cd a000 	str.w	sl, [sp]
 8004cc8:	464b      	mov	r3, r9
 8004cca:	aa03      	add	r2, sp, #12
 8004ccc:	4621      	mov	r1, r4
 8004cce:	4640      	mov	r0, r8
 8004cd0:	f7ff fee2 	bl	8004a98 <_printf_common>
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	d14c      	bne.n	8004d72 <_printf_i+0x1fe>
 8004cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cdc:	b004      	add	sp, #16
 8004cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ce2:	4835      	ldr	r0, [pc, #212]	; (8004db8 <_printf_i+0x244>)
 8004ce4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ce8:	6829      	ldr	r1, [r5, #0]
 8004cea:	6823      	ldr	r3, [r4, #0]
 8004cec:	f851 6b04 	ldr.w	r6, [r1], #4
 8004cf0:	6029      	str	r1, [r5, #0]
 8004cf2:	061d      	lsls	r5, r3, #24
 8004cf4:	d514      	bpl.n	8004d20 <_printf_i+0x1ac>
 8004cf6:	07df      	lsls	r7, r3, #31
 8004cf8:	bf44      	itt	mi
 8004cfa:	f043 0320 	orrmi.w	r3, r3, #32
 8004cfe:	6023      	strmi	r3, [r4, #0]
 8004d00:	b91e      	cbnz	r6, 8004d0a <_printf_i+0x196>
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	f023 0320 	bic.w	r3, r3, #32
 8004d08:	6023      	str	r3, [r4, #0]
 8004d0a:	2310      	movs	r3, #16
 8004d0c:	e7b0      	b.n	8004c70 <_printf_i+0xfc>
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	f043 0320 	orr.w	r3, r3, #32
 8004d14:	6023      	str	r3, [r4, #0]
 8004d16:	2378      	movs	r3, #120	; 0x78
 8004d18:	4828      	ldr	r0, [pc, #160]	; (8004dbc <_printf_i+0x248>)
 8004d1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d1e:	e7e3      	b.n	8004ce8 <_printf_i+0x174>
 8004d20:	0659      	lsls	r1, r3, #25
 8004d22:	bf48      	it	mi
 8004d24:	b2b6      	uxthmi	r6, r6
 8004d26:	e7e6      	b.n	8004cf6 <_printf_i+0x182>
 8004d28:	4615      	mov	r5, r2
 8004d2a:	e7bb      	b.n	8004ca4 <_printf_i+0x130>
 8004d2c:	682b      	ldr	r3, [r5, #0]
 8004d2e:	6826      	ldr	r6, [r4, #0]
 8004d30:	6961      	ldr	r1, [r4, #20]
 8004d32:	1d18      	adds	r0, r3, #4
 8004d34:	6028      	str	r0, [r5, #0]
 8004d36:	0635      	lsls	r5, r6, #24
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	d501      	bpl.n	8004d40 <_printf_i+0x1cc>
 8004d3c:	6019      	str	r1, [r3, #0]
 8004d3e:	e002      	b.n	8004d46 <_printf_i+0x1d2>
 8004d40:	0670      	lsls	r0, r6, #25
 8004d42:	d5fb      	bpl.n	8004d3c <_printf_i+0x1c8>
 8004d44:	8019      	strh	r1, [r3, #0]
 8004d46:	2300      	movs	r3, #0
 8004d48:	6123      	str	r3, [r4, #16]
 8004d4a:	4615      	mov	r5, r2
 8004d4c:	e7ba      	b.n	8004cc4 <_printf_i+0x150>
 8004d4e:	682b      	ldr	r3, [r5, #0]
 8004d50:	1d1a      	adds	r2, r3, #4
 8004d52:	602a      	str	r2, [r5, #0]
 8004d54:	681d      	ldr	r5, [r3, #0]
 8004d56:	6862      	ldr	r2, [r4, #4]
 8004d58:	2100      	movs	r1, #0
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	f7fb fa60 	bl	8000220 <memchr>
 8004d60:	b108      	cbz	r0, 8004d66 <_printf_i+0x1f2>
 8004d62:	1b40      	subs	r0, r0, r5
 8004d64:	6060      	str	r0, [r4, #4]
 8004d66:	6863      	ldr	r3, [r4, #4]
 8004d68:	6123      	str	r3, [r4, #16]
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d70:	e7a8      	b.n	8004cc4 <_printf_i+0x150>
 8004d72:	6923      	ldr	r3, [r4, #16]
 8004d74:	462a      	mov	r2, r5
 8004d76:	4649      	mov	r1, r9
 8004d78:	4640      	mov	r0, r8
 8004d7a:	47d0      	blx	sl
 8004d7c:	3001      	adds	r0, #1
 8004d7e:	d0ab      	beq.n	8004cd8 <_printf_i+0x164>
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	079b      	lsls	r3, r3, #30
 8004d84:	d413      	bmi.n	8004dae <_printf_i+0x23a>
 8004d86:	68e0      	ldr	r0, [r4, #12]
 8004d88:	9b03      	ldr	r3, [sp, #12]
 8004d8a:	4298      	cmp	r0, r3
 8004d8c:	bfb8      	it	lt
 8004d8e:	4618      	movlt	r0, r3
 8004d90:	e7a4      	b.n	8004cdc <_printf_i+0x168>
 8004d92:	2301      	movs	r3, #1
 8004d94:	4632      	mov	r2, r6
 8004d96:	4649      	mov	r1, r9
 8004d98:	4640      	mov	r0, r8
 8004d9a:	47d0      	blx	sl
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	d09b      	beq.n	8004cd8 <_printf_i+0x164>
 8004da0:	3501      	adds	r5, #1
 8004da2:	68e3      	ldr	r3, [r4, #12]
 8004da4:	9903      	ldr	r1, [sp, #12]
 8004da6:	1a5b      	subs	r3, r3, r1
 8004da8:	42ab      	cmp	r3, r5
 8004daa:	dcf2      	bgt.n	8004d92 <_printf_i+0x21e>
 8004dac:	e7eb      	b.n	8004d86 <_printf_i+0x212>
 8004dae:	2500      	movs	r5, #0
 8004db0:	f104 0619 	add.w	r6, r4, #25
 8004db4:	e7f5      	b.n	8004da2 <_printf_i+0x22e>
 8004db6:	bf00      	nop
 8004db8:	08005105 	.word	0x08005105
 8004dbc:	08005116 	.word	0x08005116

08004dc0 <memcpy>:
 8004dc0:	440a      	add	r2, r1
 8004dc2:	4291      	cmp	r1, r2
 8004dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004dc8:	d100      	bne.n	8004dcc <memcpy+0xc>
 8004dca:	4770      	bx	lr
 8004dcc:	b510      	push	{r4, lr}
 8004dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dd6:	4291      	cmp	r1, r2
 8004dd8:	d1f9      	bne.n	8004dce <memcpy+0xe>
 8004dda:	bd10      	pop	{r4, pc}

08004ddc <memmove>:
 8004ddc:	4288      	cmp	r0, r1
 8004dde:	b510      	push	{r4, lr}
 8004de0:	eb01 0402 	add.w	r4, r1, r2
 8004de4:	d902      	bls.n	8004dec <memmove+0x10>
 8004de6:	4284      	cmp	r4, r0
 8004de8:	4623      	mov	r3, r4
 8004dea:	d807      	bhi.n	8004dfc <memmove+0x20>
 8004dec:	1e43      	subs	r3, r0, #1
 8004dee:	42a1      	cmp	r1, r4
 8004df0:	d008      	beq.n	8004e04 <memmove+0x28>
 8004df2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004df6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004dfa:	e7f8      	b.n	8004dee <memmove+0x12>
 8004dfc:	4402      	add	r2, r0
 8004dfe:	4601      	mov	r1, r0
 8004e00:	428a      	cmp	r2, r1
 8004e02:	d100      	bne.n	8004e06 <memmove+0x2a>
 8004e04:	bd10      	pop	{r4, pc}
 8004e06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e0e:	e7f7      	b.n	8004e00 <memmove+0x24>

08004e10 <_free_r>:
 8004e10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e12:	2900      	cmp	r1, #0
 8004e14:	d044      	beq.n	8004ea0 <_free_r+0x90>
 8004e16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e1a:	9001      	str	r0, [sp, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f1a1 0404 	sub.w	r4, r1, #4
 8004e22:	bfb8      	it	lt
 8004e24:	18e4      	addlt	r4, r4, r3
 8004e26:	f000 f913 	bl	8005050 <__malloc_lock>
 8004e2a:	4a1e      	ldr	r2, [pc, #120]	; (8004ea4 <_free_r+0x94>)
 8004e2c:	9801      	ldr	r0, [sp, #4]
 8004e2e:	6813      	ldr	r3, [r2, #0]
 8004e30:	b933      	cbnz	r3, 8004e40 <_free_r+0x30>
 8004e32:	6063      	str	r3, [r4, #4]
 8004e34:	6014      	str	r4, [r2, #0]
 8004e36:	b003      	add	sp, #12
 8004e38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e3c:	f000 b90e 	b.w	800505c <__malloc_unlock>
 8004e40:	42a3      	cmp	r3, r4
 8004e42:	d908      	bls.n	8004e56 <_free_r+0x46>
 8004e44:	6825      	ldr	r5, [r4, #0]
 8004e46:	1961      	adds	r1, r4, r5
 8004e48:	428b      	cmp	r3, r1
 8004e4a:	bf01      	itttt	eq
 8004e4c:	6819      	ldreq	r1, [r3, #0]
 8004e4e:	685b      	ldreq	r3, [r3, #4]
 8004e50:	1949      	addeq	r1, r1, r5
 8004e52:	6021      	streq	r1, [r4, #0]
 8004e54:	e7ed      	b.n	8004e32 <_free_r+0x22>
 8004e56:	461a      	mov	r2, r3
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	b10b      	cbz	r3, 8004e60 <_free_r+0x50>
 8004e5c:	42a3      	cmp	r3, r4
 8004e5e:	d9fa      	bls.n	8004e56 <_free_r+0x46>
 8004e60:	6811      	ldr	r1, [r2, #0]
 8004e62:	1855      	adds	r5, r2, r1
 8004e64:	42a5      	cmp	r5, r4
 8004e66:	d10b      	bne.n	8004e80 <_free_r+0x70>
 8004e68:	6824      	ldr	r4, [r4, #0]
 8004e6a:	4421      	add	r1, r4
 8004e6c:	1854      	adds	r4, r2, r1
 8004e6e:	42a3      	cmp	r3, r4
 8004e70:	6011      	str	r1, [r2, #0]
 8004e72:	d1e0      	bne.n	8004e36 <_free_r+0x26>
 8004e74:	681c      	ldr	r4, [r3, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	6053      	str	r3, [r2, #4]
 8004e7a:	4421      	add	r1, r4
 8004e7c:	6011      	str	r1, [r2, #0]
 8004e7e:	e7da      	b.n	8004e36 <_free_r+0x26>
 8004e80:	d902      	bls.n	8004e88 <_free_r+0x78>
 8004e82:	230c      	movs	r3, #12
 8004e84:	6003      	str	r3, [r0, #0]
 8004e86:	e7d6      	b.n	8004e36 <_free_r+0x26>
 8004e88:	6825      	ldr	r5, [r4, #0]
 8004e8a:	1961      	adds	r1, r4, r5
 8004e8c:	428b      	cmp	r3, r1
 8004e8e:	bf04      	itt	eq
 8004e90:	6819      	ldreq	r1, [r3, #0]
 8004e92:	685b      	ldreq	r3, [r3, #4]
 8004e94:	6063      	str	r3, [r4, #4]
 8004e96:	bf04      	itt	eq
 8004e98:	1949      	addeq	r1, r1, r5
 8004e9a:	6021      	streq	r1, [r4, #0]
 8004e9c:	6054      	str	r4, [r2, #4]
 8004e9e:	e7ca      	b.n	8004e36 <_free_r+0x26>
 8004ea0:	b003      	add	sp, #12
 8004ea2:	bd30      	pop	{r4, r5, pc}
 8004ea4:	2000021c 	.word	0x2000021c

08004ea8 <sbrk_aligned>:
 8004ea8:	b570      	push	{r4, r5, r6, lr}
 8004eaa:	4e0e      	ldr	r6, [pc, #56]	; (8004ee4 <sbrk_aligned+0x3c>)
 8004eac:	460c      	mov	r4, r1
 8004eae:	6831      	ldr	r1, [r6, #0]
 8004eb0:	4605      	mov	r5, r0
 8004eb2:	b911      	cbnz	r1, 8004eba <sbrk_aligned+0x12>
 8004eb4:	f000 f8bc 	bl	8005030 <_sbrk_r>
 8004eb8:	6030      	str	r0, [r6, #0]
 8004eba:	4621      	mov	r1, r4
 8004ebc:	4628      	mov	r0, r5
 8004ebe:	f000 f8b7 	bl	8005030 <_sbrk_r>
 8004ec2:	1c43      	adds	r3, r0, #1
 8004ec4:	d00a      	beq.n	8004edc <sbrk_aligned+0x34>
 8004ec6:	1cc4      	adds	r4, r0, #3
 8004ec8:	f024 0403 	bic.w	r4, r4, #3
 8004ecc:	42a0      	cmp	r0, r4
 8004ece:	d007      	beq.n	8004ee0 <sbrk_aligned+0x38>
 8004ed0:	1a21      	subs	r1, r4, r0
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	f000 f8ac 	bl	8005030 <_sbrk_r>
 8004ed8:	3001      	adds	r0, #1
 8004eda:	d101      	bne.n	8004ee0 <sbrk_aligned+0x38>
 8004edc:	f04f 34ff 	mov.w	r4, #4294967295
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	bd70      	pop	{r4, r5, r6, pc}
 8004ee4:	20000220 	.word	0x20000220

08004ee8 <_malloc_r>:
 8004ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004eec:	1ccd      	adds	r5, r1, #3
 8004eee:	f025 0503 	bic.w	r5, r5, #3
 8004ef2:	3508      	adds	r5, #8
 8004ef4:	2d0c      	cmp	r5, #12
 8004ef6:	bf38      	it	cc
 8004ef8:	250c      	movcc	r5, #12
 8004efa:	2d00      	cmp	r5, #0
 8004efc:	4607      	mov	r7, r0
 8004efe:	db01      	blt.n	8004f04 <_malloc_r+0x1c>
 8004f00:	42a9      	cmp	r1, r5
 8004f02:	d905      	bls.n	8004f10 <_malloc_r+0x28>
 8004f04:	230c      	movs	r3, #12
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	2600      	movs	r6, #0
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f10:	4e2e      	ldr	r6, [pc, #184]	; (8004fcc <_malloc_r+0xe4>)
 8004f12:	f000 f89d 	bl	8005050 <__malloc_lock>
 8004f16:	6833      	ldr	r3, [r6, #0]
 8004f18:	461c      	mov	r4, r3
 8004f1a:	bb34      	cbnz	r4, 8004f6a <_malloc_r+0x82>
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	4638      	mov	r0, r7
 8004f20:	f7ff ffc2 	bl	8004ea8 <sbrk_aligned>
 8004f24:	1c43      	adds	r3, r0, #1
 8004f26:	4604      	mov	r4, r0
 8004f28:	d14d      	bne.n	8004fc6 <_malloc_r+0xde>
 8004f2a:	6834      	ldr	r4, [r6, #0]
 8004f2c:	4626      	mov	r6, r4
 8004f2e:	2e00      	cmp	r6, #0
 8004f30:	d140      	bne.n	8004fb4 <_malloc_r+0xcc>
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	4631      	mov	r1, r6
 8004f36:	4638      	mov	r0, r7
 8004f38:	eb04 0803 	add.w	r8, r4, r3
 8004f3c:	f000 f878 	bl	8005030 <_sbrk_r>
 8004f40:	4580      	cmp	r8, r0
 8004f42:	d13a      	bne.n	8004fba <_malloc_r+0xd2>
 8004f44:	6821      	ldr	r1, [r4, #0]
 8004f46:	3503      	adds	r5, #3
 8004f48:	1a6d      	subs	r5, r5, r1
 8004f4a:	f025 0503 	bic.w	r5, r5, #3
 8004f4e:	3508      	adds	r5, #8
 8004f50:	2d0c      	cmp	r5, #12
 8004f52:	bf38      	it	cc
 8004f54:	250c      	movcc	r5, #12
 8004f56:	4629      	mov	r1, r5
 8004f58:	4638      	mov	r0, r7
 8004f5a:	f7ff ffa5 	bl	8004ea8 <sbrk_aligned>
 8004f5e:	3001      	adds	r0, #1
 8004f60:	d02b      	beq.n	8004fba <_malloc_r+0xd2>
 8004f62:	6823      	ldr	r3, [r4, #0]
 8004f64:	442b      	add	r3, r5
 8004f66:	6023      	str	r3, [r4, #0]
 8004f68:	e00e      	b.n	8004f88 <_malloc_r+0xa0>
 8004f6a:	6822      	ldr	r2, [r4, #0]
 8004f6c:	1b52      	subs	r2, r2, r5
 8004f6e:	d41e      	bmi.n	8004fae <_malloc_r+0xc6>
 8004f70:	2a0b      	cmp	r2, #11
 8004f72:	d916      	bls.n	8004fa2 <_malloc_r+0xba>
 8004f74:	1961      	adds	r1, r4, r5
 8004f76:	42a3      	cmp	r3, r4
 8004f78:	6025      	str	r5, [r4, #0]
 8004f7a:	bf18      	it	ne
 8004f7c:	6059      	strne	r1, [r3, #4]
 8004f7e:	6863      	ldr	r3, [r4, #4]
 8004f80:	bf08      	it	eq
 8004f82:	6031      	streq	r1, [r6, #0]
 8004f84:	5162      	str	r2, [r4, r5]
 8004f86:	604b      	str	r3, [r1, #4]
 8004f88:	4638      	mov	r0, r7
 8004f8a:	f104 060b 	add.w	r6, r4, #11
 8004f8e:	f000 f865 	bl	800505c <__malloc_unlock>
 8004f92:	f026 0607 	bic.w	r6, r6, #7
 8004f96:	1d23      	adds	r3, r4, #4
 8004f98:	1af2      	subs	r2, r6, r3
 8004f9a:	d0b6      	beq.n	8004f0a <_malloc_r+0x22>
 8004f9c:	1b9b      	subs	r3, r3, r6
 8004f9e:	50a3      	str	r3, [r4, r2]
 8004fa0:	e7b3      	b.n	8004f0a <_malloc_r+0x22>
 8004fa2:	6862      	ldr	r2, [r4, #4]
 8004fa4:	42a3      	cmp	r3, r4
 8004fa6:	bf0c      	ite	eq
 8004fa8:	6032      	streq	r2, [r6, #0]
 8004faa:	605a      	strne	r2, [r3, #4]
 8004fac:	e7ec      	b.n	8004f88 <_malloc_r+0xa0>
 8004fae:	4623      	mov	r3, r4
 8004fb0:	6864      	ldr	r4, [r4, #4]
 8004fb2:	e7b2      	b.n	8004f1a <_malloc_r+0x32>
 8004fb4:	4634      	mov	r4, r6
 8004fb6:	6876      	ldr	r6, [r6, #4]
 8004fb8:	e7b9      	b.n	8004f2e <_malloc_r+0x46>
 8004fba:	230c      	movs	r3, #12
 8004fbc:	603b      	str	r3, [r7, #0]
 8004fbe:	4638      	mov	r0, r7
 8004fc0:	f000 f84c 	bl	800505c <__malloc_unlock>
 8004fc4:	e7a1      	b.n	8004f0a <_malloc_r+0x22>
 8004fc6:	6025      	str	r5, [r4, #0]
 8004fc8:	e7de      	b.n	8004f88 <_malloc_r+0xa0>
 8004fca:	bf00      	nop
 8004fcc:	2000021c 	.word	0x2000021c

08004fd0 <_realloc_r>:
 8004fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd4:	4680      	mov	r8, r0
 8004fd6:	4614      	mov	r4, r2
 8004fd8:	460e      	mov	r6, r1
 8004fda:	b921      	cbnz	r1, 8004fe6 <_realloc_r+0x16>
 8004fdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	f7ff bf81 	b.w	8004ee8 <_malloc_r>
 8004fe6:	b92a      	cbnz	r2, 8004ff4 <_realloc_r+0x24>
 8004fe8:	f7ff ff12 	bl	8004e10 <_free_r>
 8004fec:	4625      	mov	r5, r4
 8004fee:	4628      	mov	r0, r5
 8004ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ff4:	f000 f838 	bl	8005068 <_malloc_usable_size_r>
 8004ff8:	4284      	cmp	r4, r0
 8004ffa:	4607      	mov	r7, r0
 8004ffc:	d802      	bhi.n	8005004 <_realloc_r+0x34>
 8004ffe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005002:	d812      	bhi.n	800502a <_realloc_r+0x5a>
 8005004:	4621      	mov	r1, r4
 8005006:	4640      	mov	r0, r8
 8005008:	f7ff ff6e 	bl	8004ee8 <_malloc_r>
 800500c:	4605      	mov	r5, r0
 800500e:	2800      	cmp	r0, #0
 8005010:	d0ed      	beq.n	8004fee <_realloc_r+0x1e>
 8005012:	42bc      	cmp	r4, r7
 8005014:	4622      	mov	r2, r4
 8005016:	4631      	mov	r1, r6
 8005018:	bf28      	it	cs
 800501a:	463a      	movcs	r2, r7
 800501c:	f7ff fed0 	bl	8004dc0 <memcpy>
 8005020:	4631      	mov	r1, r6
 8005022:	4640      	mov	r0, r8
 8005024:	f7ff fef4 	bl	8004e10 <_free_r>
 8005028:	e7e1      	b.n	8004fee <_realloc_r+0x1e>
 800502a:	4635      	mov	r5, r6
 800502c:	e7df      	b.n	8004fee <_realloc_r+0x1e>
	...

08005030 <_sbrk_r>:
 8005030:	b538      	push	{r3, r4, r5, lr}
 8005032:	4d06      	ldr	r5, [pc, #24]	; (800504c <_sbrk_r+0x1c>)
 8005034:	2300      	movs	r3, #0
 8005036:	4604      	mov	r4, r0
 8005038:	4608      	mov	r0, r1
 800503a:	602b      	str	r3, [r5, #0]
 800503c:	f7fb fdda 	bl	8000bf4 <_sbrk>
 8005040:	1c43      	adds	r3, r0, #1
 8005042:	d102      	bne.n	800504a <_sbrk_r+0x1a>
 8005044:	682b      	ldr	r3, [r5, #0]
 8005046:	b103      	cbz	r3, 800504a <_sbrk_r+0x1a>
 8005048:	6023      	str	r3, [r4, #0]
 800504a:	bd38      	pop	{r3, r4, r5, pc}
 800504c:	20000224 	.word	0x20000224

08005050 <__malloc_lock>:
 8005050:	4801      	ldr	r0, [pc, #4]	; (8005058 <__malloc_lock+0x8>)
 8005052:	f000 b811 	b.w	8005078 <__retarget_lock_acquire_recursive>
 8005056:	bf00      	nop
 8005058:	20000228 	.word	0x20000228

0800505c <__malloc_unlock>:
 800505c:	4801      	ldr	r0, [pc, #4]	; (8005064 <__malloc_unlock+0x8>)
 800505e:	f000 b80c 	b.w	800507a <__retarget_lock_release_recursive>
 8005062:	bf00      	nop
 8005064:	20000228 	.word	0x20000228

08005068 <_malloc_usable_size_r>:
 8005068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800506c:	1f18      	subs	r0, r3, #4
 800506e:	2b00      	cmp	r3, #0
 8005070:	bfbc      	itt	lt
 8005072:	580b      	ldrlt	r3, [r1, r0]
 8005074:	18c0      	addlt	r0, r0, r3
 8005076:	4770      	bx	lr

08005078 <__retarget_lock_acquire_recursive>:
 8005078:	4770      	bx	lr

0800507a <__retarget_lock_release_recursive>:
 800507a:	4770      	bx	lr

0800507c <_init>:
 800507c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507e:	bf00      	nop
 8005080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005082:	bc08      	pop	{r3}
 8005084:	469e      	mov	lr, r3
 8005086:	4770      	bx	lr

08005088 <_fini>:
 8005088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800508a:	bf00      	nop
 800508c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508e:	bc08      	pop	{r3}
 8005090:	469e      	mov	lr, r3
 8005092:	4770      	bx	lr
