# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PRJmorse.srcs/sources_1/new/7seg_pkg.vhd" \
"../../../../PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" \
"../../../../PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" \

# Do not sort compile order
nosort
