{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652158284188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652158284188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 22:51:24 2022 " "Processing started: Mon May 09 22:51:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652158284188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1652158284188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1652158284188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1652158284529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1652158284529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/setfinalimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/setfinalimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setFinalImageData " "Found entity 1: setFinalImageData" {  } { { "input-output/setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/setFinalImageData.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158291391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652158291391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/tb_setfinalimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/tb_setfinalimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_setFinalImageData " "Found entity 1: tb_setFinalImageData" {  } { { "input-output/tb_setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158291392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652158291392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/rawimage_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file input-output/rawimage_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rawImage_mem " "Found entity 1: rawImage_mem" {  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158291394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652158291394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/getrawimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/getrawimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getRawImageData " "Found entity 1: getRawImageData" {  } { { "input-output/getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/getRawImageData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158291395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652158291395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/tb_getrawimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/tb_getrawimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_getRawImageData " "Found entity 1: tb_getRawImageData" {  } { { "input-output/tb_getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_getRawImageData.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158291396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652158291396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_setFinalImageData " "Elaborating entity \"tb_setFinalImageData\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1652158291448 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_setFinalImageData.sv(8) " "Verilog HDL warning at tb_setFinalImageData.sv(8): assignments to clk create a combinational loop" {  } { { "input-output/tb_setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1652158291449 "|tb_setFinalImageData"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "setFinalImageData TB... tb_setFinalImageData.sv(11) " "Verilog HDL Display System Task info at tb_setFinalImageData.sv(11): setFinalImageData TB..." {  } { { "input-output/tb_setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 11 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1652158291449 "|tb_setFinalImageData"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setFinalImageData setFinalImageData:UUT " "Elaborating entity \"setFinalImageData\" for hierarchy \"setFinalImageData:UUT\"" {  } { { "input-output/tb_setFinalImageData.sv" "UUT" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652158291458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory setFinalImageData.sv(14) " "Verilog HDL or VHDL warning at setFinalImageData.sv(14): object \"memory\" assigned a value but never read" {  } { { "input-output/setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/setFinalImageData.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1652158291458 "|tb_setFinalImageData|setFinalImageData:UUT"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "setFinalImageData.sv(20) " "Verilog HDL warning at setFinalImageData.sv(20): ignoring unsupported system task" {  } { { "input-output/setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/setFinalImageData.sv" 20 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1652158291459 "|tb_setFinalImageData|setFinalImageData:UUT"}
{ "Warning" "WSGN_EMPTY_SHELL" "setFinalImageData " "Entity \"setFinalImageData\" contains only dangling pins" {  } { { "input-output/tb_setFinalImageData.sv" "UUT" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 6 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1652158291460 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "input-output/tb_setFinalImageData.sv" "clk" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652158291475 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652158291475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652158291524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 22:51:31 2022 " "Processing ended: Mon May 09 22:51:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652158291524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652158291524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652158291524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1652158291524 ""}
