// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_ISI_encode_HH_
#define _estimate_ISI_encode_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_ISI_encode_ISIquan_V.h"
#include "estimate_ISI_encode_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 11,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct estimate_ISI_encode : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    estimate_ISI_encode(sc_module_name name);
    SC_HAS_PROCESS(estimate_ISI_encode);

    ~estimate_ISI_encode();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_ISI_encode_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* estimate_ISI_encode_AXILiteS_s_axi_U;
    estimate_ISI_encode_ISIquan_V* ISIquan_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<7> > inputs_address0;
    sc_signal< sc_logic > inputs_ce0;
    sc_signal< sc_lv<32> > inputs_q0;
    sc_signal< sc_lv<7> > rem_r_address0;
    sc_signal< sc_logic > rem_r_ce0;
    sc_signal< sc_logic > rem_r_we0;
    sc_signal< sc_lv<32> > rem_r_d0;
    sc_signal< sc_lv<32> > rem_r_q0;
    sc_signal< sc_lv<4> > output_r_address0;
    sc_signal< sc_logic > output_r_ce0;
    sc_signal< sc_logic > output_r_we0;
    sc_signal< sc_lv<32> > output_r_d0;
    sc_signal< sc_lv<7> > j_fu_296_p2;
    sc_signal< sc_lv<7> > j_reg_674;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln18_fu_302_p1;
    sc_signal< sc_lv<64> > zext_ln18_reg_679;
    sc_signal< sc_lv<1> > icmp_ln17_fu_290_p2;
    sc_signal< sc_lv<1> > trunc_ln301_fu_307_p1;
    sc_signal< sc_lv<1> > trunc_ln301_reg_691;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_5_fu_311_p3;
    sc_signal< sc_lv<1> > tmp_5_reg_695;
    sc_signal< sc_lv<19> > tmp_2_reg_699;
    sc_signal< sc_lv<7> > rem_addr_reg_704;
    sc_signal< sc_lv<11> > tmp_4_reg_709;
    sc_signal< sc_lv<12> > sub_ln731_fu_368_p2;
    sc_signal< sc_lv<12> > sub_ln731_reg_714;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > ret_V_fu_406_p2;
    sc_signal< sc_lv<8> > ret_V_reg_719;
    sc_signal< sc_lv<14> > r_V_2_fu_420_p2;
    sc_signal< sc_lv<14> > r_V_2_reg_724;
    sc_signal< sc_lv<12> > sub_ln703_1_fu_436_p2;
    sc_signal< sc_lv<12> > sub_ln703_1_reg_729;
    sc_signal< sc_lv<4> > i_fu_561_p2;
    sc_signal< sc_lv<4> > i_reg_737;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<7> > shl_ln_fu_567_p3;
    sc_signal< sc_lv<7> > shl_ln_reg_742;
    sc_signal< sc_lv<1> > icmp_ln41_fu_555_p2;
    sc_signal< sc_lv<4> > ISIquan_V_q0;
    sc_signal< sc_lv<4> > ISIquan_V_load_reg_762;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > ISIquan_V_q1;
    sc_signal< sc_lv<4> > ISIquan_V_load_1_reg_767;
    sc_signal< sc_lv<4> > ISIquan_V_load_2_reg_782;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > ISIquan_V_load_3_reg_787;
    sc_signal< sc_lv<4> > ISIquan_V_load_4_reg_802;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > ISIquan_V_load_5_reg_807;
    sc_signal< sc_lv<7> > ISIquan_V_address0;
    sc_signal< sc_logic > ISIquan_V_ce0;
    sc_signal< sc_logic > ISIquan_V_we0;
    sc_signal< sc_lv<4> > ISIquan_V_d0;
    sc_signal< sc_lv<7> > ISIquan_V_address1;
    sc_signal< sc_logic > ISIquan_V_ce1;
    sc_signal< sc_lv<7> > j_0_reg_267;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > i_0_reg_278;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > ISIquan_V_addr_9_gep_fu_187_p3;
    sc_signal< sc_lv<64> > zext_ln42_fu_575_p1;
    sc_signal< sc_lv<64> > zext_ln43_fu_586_p1;
    sc_signal< sc_lv<64> > zext_ln44_fu_596_p1;
    sc_signal< sc_lv<64> > zext_ln45_fu_606_p1;
    sc_signal< sc_lv<64> > zext_ln46_fu_616_p1;
    sc_signal< sc_lv<64> > zext_ln47_fu_626_p1;
    sc_signal< sc_lv<64> > zext_ln48_fu_636_p1;
    sc_signal< sc_lv<64> > zext_ln49_fu_646_p1;
    sc_signal< sc_lv<64> > zext_ln50_fu_666_p1;
    sc_signal< sc_lv<4> > ISI_q_V_fu_546_p3;
    sc_signal< sc_lv<10> > tmp_3_fu_339_p4;
    sc_signal< sc_lv<12> > and_ln_fu_357_p3;
    sc_signal< sc_lv<12> > trunc_ln731_fu_364_p1;
    sc_signal< sc_lv<7> > r_V_4_fu_374_p4;
    sc_signal< sc_lv<7> > ISIPre_n_V_fu_388_p4;
    sc_signal< sc_lv<8> > lhs_V_fu_398_p1;
    sc_signal< sc_lv<8> > rhs_V_fu_402_p1;
    sc_signal< sc_lv<7> > r_V_2_fu_420_p0;
    sc_signal< sc_lv<7> > r_V_2_fu_420_p1;
    sc_signal< sc_lv<12> > ISIPre_V_fu_349_p3;
    sc_signal< sc_lv<12> > r_V_5_fu_426_p1;
    sc_signal< sc_lv<12> > sub_ln703_fu_430_p2;
    sc_signal< sc_lv<12> > zext_ln1333_fu_384_p1;
    sc_signal< sc_lv<10> > shl_ln2_fu_447_p3;
    sc_signal< sc_lv<15> > sext_ln1494_fu_454_p1;
    sc_signal< sc_lv<15> > zext_ln1494_fu_458_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_461_p2;
    sc_signal< sc_lv<12> > shl_ln731_fu_442_p2;
    sc_signal< sc_lv<12> > p_Val2_5_fu_467_p3;
    sc_signal< sc_lv<10> > tmp_fu_474_p4;
    sc_signal< sc_lv<30> > tmp_1_fu_484_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_498_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_fu_504_p2;
    sc_signal< sc_lv<1> > xor_ln1495_fu_520_p2;
    sc_signal< sc_lv<1> > and_ln1497_fu_526_p2;
    sc_signal< sc_lv<1> > or_ln1495_fu_540_p2;
    sc_signal< sc_lv<4> > select_ln1495_fu_532_p3;
    sc_signal< sc_lv<4> > trunc_ln_i_fu_510_p4;
    sc_signal< sc_lv<7> > or_ln43_fu_580_p2;
    sc_signal< sc_lv<7> > or_ln44_fu_591_p2;
    sc_signal< sc_lv<7> > or_ln45_fu_601_p2;
    sc_signal< sc_lv<7> > or_ln46_fu_611_p2;
    sc_signal< sc_lv<7> > or_ln47_fu_621_p2;
    sc_signal< sc_lv<7> > or_ln48_fu_631_p2;
    sc_signal< sc_lv<7> > or_ln49_fu_641_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_lv<14> > r_V_2_fu_420_p00;
    sc_signal< sc_lv<14> > r_V_2_fu_420_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_28;
    static const sc_lv<12> ap_const_lv12_190;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ISIPre_V_fu_349_p3();
    void thread_ISIPre_n_V_fu_388_p4();
    void thread_ISI_q_V_fu_546_p3();
    void thread_ISIquan_V_addr_9_gep_fu_187_p3();
    void thread_ISIquan_V_address0();
    void thread_ISIquan_V_address1();
    void thread_ISIquan_V_ce0();
    void thread_ISIquan_V_ce1();
    void thread_ISIquan_V_d0();
    void thread_ISIquan_V_we0();
    void thread_and_ln1497_fu_526_p2();
    void thread_and_ln_fu_357_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_i_fu_561_p2();
    void thread_icmp_ln1494_fu_461_p2();
    void thread_icmp_ln1495_fu_498_p2();
    void thread_icmp_ln1497_fu_504_p2();
    void thread_icmp_ln17_fu_290_p2();
    void thread_icmp_ln41_fu_555_p2();
    void thread_inputs_address0();
    void thread_inputs_ce0();
    void thread_j_fu_296_p2();
    void thread_lhs_V_fu_398_p1();
    void thread_or_ln1495_fu_540_p2();
    void thread_or_ln43_fu_580_p2();
    void thread_or_ln44_fu_591_p2();
    void thread_or_ln45_fu_601_p2();
    void thread_or_ln46_fu_611_p2();
    void thread_or_ln47_fu_621_p2();
    void thread_or_ln48_fu_631_p2();
    void thread_or_ln49_fu_641_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_Val2_5_fu_467_p3();
    void thread_r_V_2_fu_420_p0();
    void thread_r_V_2_fu_420_p00();
    void thread_r_V_2_fu_420_p1();
    void thread_r_V_2_fu_420_p10();
    void thread_r_V_2_fu_420_p2();
    void thread_r_V_4_fu_374_p4();
    void thread_r_V_5_fu_426_p1();
    void thread_rem_r_address0();
    void thread_rem_r_ce0();
    void thread_rem_r_d0();
    void thread_rem_r_we0();
    void thread_ret_V_fu_406_p2();
    void thread_rhs_V_fu_402_p1();
    void thread_select_ln1495_fu_532_p3();
    void thread_sext_ln1494_fu_454_p1();
    void thread_shl_ln2_fu_447_p3();
    void thread_shl_ln731_fu_442_p2();
    void thread_shl_ln_fu_567_p3();
    void thread_sub_ln703_1_fu_436_p2();
    void thread_sub_ln703_fu_430_p2();
    void thread_sub_ln731_fu_368_p2();
    void thread_tmp_1_fu_484_p4();
    void thread_tmp_3_fu_339_p4();
    void thread_tmp_5_fu_311_p3();
    void thread_tmp_fu_474_p4();
    void thread_trunc_ln301_fu_307_p1();
    void thread_trunc_ln731_fu_364_p1();
    void thread_trunc_ln_i_fu_510_p4();
    void thread_xor_ln1495_fu_520_p2();
    void thread_zext_ln1333_fu_384_p1();
    void thread_zext_ln1494_fu_458_p1();
    void thread_zext_ln18_fu_302_p1();
    void thread_zext_ln42_fu_575_p1();
    void thread_zext_ln43_fu_586_p1();
    void thread_zext_ln44_fu_596_p1();
    void thread_zext_ln45_fu_606_p1();
    void thread_zext_ln46_fu_616_p1();
    void thread_zext_ln47_fu_626_p1();
    void thread_zext_ln48_fu_636_p1();
    void thread_zext_ln49_fu_646_p1();
    void thread_zext_ln50_fu_666_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
