// Seed: 477576650
module module_0;
  logic [7:0] id_1;
  assign id_1[(1)] = 1'b0;
  reg id_2;
  logic [7:0] id_3 = id_1;
  always_comb @(posedge (1)) id_2 <= 1;
  wire id_4;
endmodule
module module_1 ();
  assign id_1 = 1;
  tri  id_2;
  reg  id_3;
  wire id_4;
  always_comb @(posedge id_4) begin : LABEL_0
    id_3 <= 1;
    id_3 <= 1'b0;
  end
  assign id_2 = id_1;
  module_0 modCall_1 ();
  uwire id_5 = 1'b0;
  always @(*) id_5 = 1'b0;
  assign id_1 = 1;
  always disable id_6;
  assign id_2 = id_5;
endmodule
