$date
	Thu Mar  6 14:43:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$var wire 1 ! s $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module m21 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! s $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
1!
$end
#10
0!
1$
#20
