library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.ALL;

entity comparator_tb is
--empty
end comparator_tb;

architecture arch of comparator_tb is
begin
    signal A, B: std_logic_vector(3 downto 0);
	signal AgtBplusOne, AgteBplusOne, -- greater & greater or equal
	AltBplusOne, AlteBplusOne, -- less & less or equal
	AeqBplusOne, overflow: std_logic; -- equal & overflow

dut: antoine_phan_comparator
    port map(A, B, AgtBplusOne, AgteBplusOne, AltBplusOne, AlteBplusOne, AeqBplusOne, overflow);

    test: process
    begin
        for i in 0 to 15 loop
            A <= std_logic_vector(to_unsigned(i, 4));
            for j in 0 to 15 loop
                B <= std_logic_vector(to_unsigned(j, 4));
                wait for 10 ns;
            end loop;
        end loop;
    end process;
    wait;
end arch;