# âš™ï¸ SOC_TAPEOUT_VSD â€” Tools Installation and Setup Guide

## ğŸ–¥ï¸ **Before You Begin â€“ System Checklist**  

Make sure your system is ready for synthesis, simulation, and layout by meeting the **minimum hardware/software requirements** below:  

<div align="center">

| ğŸ”§ **Component** | âœ… **Recommended Setup** |
|------------------|--------------------------|
| ğŸ§ **OS**        | Ubuntu 20.04 LTS or newer |
| ğŸ’¾ **Memory**    | 6 GB (8 GB+ preferred ğŸš€) |
| ğŸ’¿ **Disk**      | 50 GB free storage |
| âš¡ **CPU Cores** | 4 vCPUs (multi-core boosts speed) |

</div>  

---

## ğŸ“‘ Tools to Install
Click a tool name to jump to installation instructions ğŸ‘‡

- [Yosys](#1-yosys-synthesis-tool)  
- [Iverilog](#2-iverilog) 
- [GTKWave](#3-gtkwave-waveform-viewer)  
- [NGSpice](#4-ngspice-circuit-simulator)  
- [Magic](#5-magic-vlsi-layout-tool)  
- [OpenLane](#6-openlane-physical-design-flow)  

---

## ğŸ›  Installed Tools & Verification

### 1. Yosys (Synthesis Tool)

<details>
<summary><b>Purpose:</b> Yosys is an open-source logic synthesis tool that converts HDL (like Verilog) into gate-level netlists for FPGA or ASIC implementation. It also performs optimization, analysis, and verification of digital designs.</summary>

</details>

## âœ… **Yosys Installation**

```bash
## Yosys

# Clone the Yosys repository from GitHub
$ git clone https://github.com/YosysHQ/yosys.git

# Change directory to the cloned yosys folder
$ cd yosys

# Install 'make', a build automation tool
$ sudo apt install make

# Install all dependencies required to build Yosys
$ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Configure Yosys to use GCC for compilation
$ make config-gcc

# Initialize Git submodules (required for abc)
$ git submodule update --init --recursive

# Compile the Yosys source code into executable binaries
$ make

# Install the compiled Yosys binaries system-wide
$ sudo make install
```


## ğŸ“· **Installation Verification**

```bash
# Run Yosys after installation
$ yosys

# Verify license
$ license
```

<p align="center">
    <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/yosys.png?raw=true" 
       alt="Yosys Installed" width="600"/>
</p>

<div align="center">
  âœ…  <b>Yosys Successfully Installed</b>b>
</div>

### 2. Iverilog

<details>
<summary><b>Purpose:</b> Iverilog is an open-source Verilog simulation and compilation tool. It allows you to compile Verilog code into executable simulations and run functional verification of your designs before synthesis.</summary>

</details>

## âœ… **IVerilog Installation**

```bash
## IVerilog

# Update the package lists for upgrades and new package installations
sudo apt-get update

# Install IVerilog  for compiling and simulating Verilog code
sudo apt-get install iverilog
```
## ğŸ“· **Installation Verification**

```bash
# Run Iverilog after installation
$ iverilog
```

<p align="center">
    <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/iverilog.png?raw=true" 
       alt="IVerilog Installed" width="600"/>
</p>

<div align="center">
  âœ…  <b>IVerilog Successfully Installed</b>
    
</div>

### 3. GTKWave (Waveform Viewer)

<details>
<summary><b>Purpose:</b> GTKWave is an open-source waveform viewer used to analyze simulation output files (like VCD, LXT, FST) generated by tools such as Icarus Verilog or Yosys. It helps visualize signal transitions and debug digital designs interactively..</summary>

</details>

## âœ… **GTKWave Installation**

```bash
# Update packages
$ sudo apt update

# Install GTKWave
$ sudo apt install gtkwave
```
## ğŸ“· **Installation Verification**

```bash
# Run GTKWave after installation
$ gtkwave
```
<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/gtkwave.png?raw=true" 
       alt="GTKWave Installed" width="600"/>
</p>

<div align="center">
  âœ… <b>GTKWave Successfully Installed</b>
</div>

###  4. NGSpice (Circuit Simulator)

<details>
<summary><b>Purpose:</b> SNGSpice is an open-source circuit simulator based on SPICE that models and analyzes analog, digital, and mixed-signal circuits. It is widely used for testing circuit behavior, verifying designs, and studying waveforms before hardware implementation.</summary>

</details>

---

## âœ… **NGSpice Installation**
<b>Download the tarball from https://sourceforge.net/projects/ngspice/files/ to a local directory</b>
```bash
# Download and unpack NGSpice tarball (assuming ngspice-37.tar.gz)
$ tar -zxvf ngspice-37.tar.gz
$ cd ngspice-37

# Create build directory
$ mkdir release
$ cd release

# Configure build with X11 support and readline
$ ../configure --with-x --with-readline=yes --disable-debug

# Build NGSpice
$ make

# Install NGSpice
$ sudo make install
```
## ğŸ“· **Installation Verification**

```bash
# Run NGPICE after installation
$ ngspice
```
<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/ngspice.png?raw=true" 
       alt="NGSPICE Installed" width="600"/>
</p>

<div align="center">
  âœ… <b>NGSPICE Successfully Installed</b>
</div>

### 5. Magic (VLSI Layout Tool)

<details>
<summary><b>Purpose:</b> Magic VLSI is an open-source VLSI layout tool widely used for IC design, design rule checking (DRC), and visualization. It allows designers to create, edit, and verify integrated circuit layouts efficiently.</summary>

</details>
---

## âœ… **Magic VLSI Installation**

```bash
# Install required dependencies
$ sudo apt-get install m4
$ sudo apt-get install tcsh
$ sudo apt-get install csh
$ sudo apt-get install libx11-dev
$ sudo apt-get install tcl-dev tk-dev
$ sudo apt-get install libcairo2-dev
$ sudo apt-get install mesa-common-dev libglu1-mesa-dev
$ sudo apt-get install libncurses-dev

# Clone Magic repository
$ git clone https://github.com/RTimothyEdwards/magic
$ cd magic

# Configure build
$ ./configure

# Build Magic
$ make

# Install system-wide
$ sudo make install
```
## ğŸ“· **Installation Verification**

```bash
# Run Magic after installation
$ magic 
```

<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/magic.png?raw=true" 
       alt="Magic VLSI Installed" width="1200"/>
</p>

<div align="center">
  âœ… <b>Magic VLSI Successfully Installed</b>
</div>

### 6 OpenLANE physical design flow

<details>
<summary><b>Purpose:</b> OpenLANE is an open-source, automated physical design flow for digital ASICs, built around the SkyWater 130nm PDK. It covers the complete RTL-to-GDSII process, including synthesis, floorplanning, placement, routing, and signoff checks.</summary>

## âœ… **OpenLANE Installation**

```bash
$ sudo apt-get update
$ sudo apt-get upgrade
$ sudo apt install -y build-essential python3 python3-venv python3-pip make git
$ curl -fsSL https://download.docker.com/linux/ubuntu/gpg | sudo gpg --dearmor -o /usr/share/keyrings/docker-archive-keyring.gpg
$ echo "deb [arch=amd64 signed-by=/usr/share/keyrings/docker-archive-keyring.gpg] https://download.docker.com/linux/ubuntu $(lsb_release -cs) stable" | sudo tee /etc/apt/sources.list.d/docker.list > /dev/null
$ sudo apt update
$ sudo apt install docker-ce docker-ce-cli containerd.io
$ sudo docker run hello-world
$ grep docker /etc/group
$ sudo usermod -aG docker ragul
$ sudo reboot
$ newgrp docker
$ docker run hello-world
## ğŸ“· **Installation Verification**
bash
$ git --version
$ docker --version
$ python3 --version
$ python3 -m pip --version
$ make --version
```
<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/Tools%20version.png?raw=true" 
       alt="OpenLANE Installed" width="600"/>
</p>

<div align="center">
  âœ… <b>OpenLANE Successfully Installed</b>
</div>

## ğŸ‰ **Installation Summary**
<div align="center">

| Tool | Status | Primary Use |
|------|--------|-------------|
| ğŸ§  **Yosys** | âœ… Complete | RTL Synthesis |
| ğŸ“Ÿ **Iverilog** | âœ… Complete | Verilog Simulation |
| ğŸ“Š **GTKWave** | âœ… Complete | Waveform Analysis |
| âš¡ **NGSpice** | âœ… Complete | Circuit Simulation |
| ğŸ¨ **Magic VLSI** | âœ… Complete | Layout Design |
| ğŸ› ï¸ **Tool Versions** | âœ… Verified | Environment Check |

### ğŸš€ **Environment Ready for VLSI Design Journey!**

</div>

---

<div align="center">

**ğŸ“‚ Repository:** [RAGUL_T_RISCV_SOC_TAPEOUT_VSD](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD.git)
**ğŸ‘¨â€ğŸ’» Author:** [RAGUL T](https://github.com/Ragul-2005)  
**ğŸ“š Program:** VLSI System Design (VSD)

</div>
















