{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652925294333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652925294333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 19:54:54 2022 " "Processing started: Wed May 18 19:54:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652925294333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925294333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925294333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652925294933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652925294933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/alu_vec_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/alu_vec_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vec_test " "Found entity 1: alu_vec_test" {  } { { "tests/alu_vec_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/alu_vec_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/ramv.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/ramv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamV " "Found entity 1: RamV" {  } { { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/stop_counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/stop_counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter_testbench " "Found entity 1: StopCounter_testbench" {  } { { "tests/stop_counter_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/stop_counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pipeline_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pipeline_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Pipeline " "Found entity 1: testbench_Pipeline" {  } { { "tests/pipeline_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/pipeline_test.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/imem_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/imem_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst_testbench " "Found entity 1: MemInst_testbench" {  } { { "tests/imem_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/imem_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/hazard_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/hazard_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Hazard_Unit " "Found entity 1: tb_Hazard_Unit" {  } { { "tests/hazard_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/hazard_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "tests/fetch_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/fetch_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/extend_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/extend_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_TB " "Found entity 1: Extend_TB" {  } { { "tests/extend_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/extend_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "tests/alu_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/tests/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regmwv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regmwv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMWV " "Found entity 1: RegMWV" {  } { { "hdl/microarch/RegMWV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegMWV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMW " "Found entity 1: RegMW" {  } { { "hdl/microarch/RegMW.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regfdv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regfdv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFDV " "Found entity 1: RegFDV" {  } { { "hdl/microarch/RegFDV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegFDV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regfd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regfd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFD " "Found entity 1: RegFD" {  } { { "hdl/microarch/RegFD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regemv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regemv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEMV " "Found entity 1: RegEMV" {  } { { "hdl/microarch/RegEMV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegEMV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regem.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEM " "Found entity 1: RegEM" {  } { { "hdl/microarch/RegEM.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regdev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regdev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDEV " "Found entity 1: RegDEV" {  } { { "hdl/microarch/RegDEV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegDEV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regde.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDE " "Found entity 1: RegDE" {  } { { "hdl/microarch/RegDE.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/RegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/pcreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/pcreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "hdl/microarch/PCreg.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/PCreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/instselector.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/instselector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstSelector " "Found entity 1: InstSelector" {  } { { "hdl/microarch/InstSelector.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/InstSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "hdl/microarch/Hazard_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "hdl/microarch/Fetch.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/executev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/executev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteV " "Found entity 1: ExecuteV" {  } { { "hdl/microarch/ExecuteV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/ExecuteV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "hdl/microarch/Execute.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "hdl/microarch/DecodeV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652925306947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "hdl/microarch/DecodeV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652925306947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/decodev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/decodev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeV " "Found entity 1: DecodeV" {  } { { "hdl/microarch/DecodeV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "hdl/microarch/Decode.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652925306952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "hdl/microarch/Decode.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652925306952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "hdl/microarch/Decode.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_UnitV.sv(78) " "Verilog HDL warning at Control_UnitV.sv(78): extended using \"x\" or \"z\"" {  } { { "hdl/microarch/Control_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Control_UnitV.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652925306952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/control_unitv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/control_unitv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UnitV " "Found entity 1: Control_UnitV" {  } { { "hdl/microarch/Control_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Control_UnitV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.sv(78) " "Verilog HDL warning at Control_Unit.sv(78): extended using \"x\" or \"z\"" {  } { { "hdl/microarch/Control_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Control_Unit.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652925306957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "hdl/microarch/Control_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/condition_unitv.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/microarch/condition_unitv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_UnitV " "Found entity 1: Condition_UnitV" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306963 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheckV " "Found entity 2: condcheckV" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/condition_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/microarch/condition_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Unit " "Found entity 1: Condition_Unit" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306963 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/meminst.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/meminst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "hdl/memories/MemInst.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/MemInst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/vecgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/vecgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecGen " "Found entity 1: VecGen" {  } { { "hdl/generic_blocks/VecGen.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/VecGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hdl/generic_blocks/Sumador_Completo_tb.sv " "Can't analyze file -- file hdl/generic_blocks/Sumador_Completo_tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652925306973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "hdl/generic_blocks/Sumador_Completo.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Sumador_Completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_1bit " "Found entity 1: Sumador_1bit" {  } { { "hdl/generic_blocks/Sumador_1bit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/stopcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/stopcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter " "Found entity 1: StopCounter" {  } { { "hdl/generic_blocks/StopCounter.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/StopCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "hdl/generic_blocks/Mux3.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "hdl/generic_blocks/Mux2.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "hdl/generic_blocks/mux_4to1.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "hdl/generic_blocks/mux_2to1.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "hdl/generic_blocks/flopenr.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925306998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925306998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/flipflop_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/flipflop_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_SR " "Found entity 1: FlipFlop_SR" {  } { { "hdl/generic_blocks/FlipFlop_SR.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/FlipFlop_SR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendV.sv(21) " "Verilog HDL warning at ExtendV.sv(21): extended using \"x\" or \"z\"" {  } { { "hdl/generic_blocks/ExtendV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ExtendV.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652925307002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/extendv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/extendv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendV " "Found entity 1: ExtendV" {  } { { "hdl/generic_blocks/ExtendV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ExtendV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(21) " "Verilog HDL warning at Extend.sv(21): extended using \"x\" or \"z\"" {  } { { "hdl/generic_blocks/Extend.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Extend.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652925307010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "hdl/generic_blocks/Extend.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/bancoregistrosv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/bancoregistrosv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrosV " "Found entity 1: BancoRegistrosV" {  } { { "hdl/generic_blocks/BancoRegistrosV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/BancoRegistrosV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/bancoregistros.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/bancoregistros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "hdl/generic_blocks/BancoRegistros.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/BancoRegistros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/alu_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Vec " "Found entity 1: ALU_Vec" {  } { { "hdl/generic_blocks/ALU_Vec.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ALU_Vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/alu_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_NBITS " "Found entity 1: ALU_NBITS" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ALU_NBITS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hdl/generic_blocks/ALU.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_SIMD " "Found entity 1: Pipeline_SIMD" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stuck Pipeline_SIMD.sv(31) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(31): created implicit net for \"Stuck\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StopCont Pipeline_SIMD.sv(31) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(31): created implicit net for \"StopCont\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW Pipeline_SIMD.sv(38) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(38): created implicit net for \"PCSrcW\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE Pipeline_SIMD.sv(38) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(38): created implicit net for \"BranchTakenE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallF Pipeline_SIMD.sv(38) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(38): created implicit net for \"StallF\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallD Pipeline_SIMD.sv(38) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(38): created implicit net for \"StallD\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushD Pipeline_SIMD.sv(38) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(38): created implicit net for \"FlushD\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteW Pipeline_SIMD.sv(42) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(42): created implicit net for \"RegWriteW\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE Pipeline_SIMD.sv(42) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(42): created implicit net for \"FlushE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcD Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"PCSrcD\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcE Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"PCSrcE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteE Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"RegWriteE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"MemtoRegE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteE Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"MemWriteE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchE Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"BranchE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcE Pipeline_SIMD.sv(46) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(46): created implicit net for \"ALUSrcE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteWV Pipeline_SIMD.sv(51) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(51): created implicit net for \"RegWriteWV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushEV Pipeline_SIMD.sv(51) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(51): created implicit net for \"FlushEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcDV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"PCSrcDV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcEV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"PCSrcEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteEV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"RegWriteEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegEV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"MemtoRegEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteEV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"MemWriteEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchEV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"BranchEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcEV Pipeline_SIMD.sv(55) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(55): created implicit net for \"ALUSrcEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcM Pipeline_SIMD.sv(65) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(65): created implicit net for \"PCSrcM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM Pipeline_SIMD.sv(65) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(65): created implicit net for \"RegWriteM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteM Pipeline_SIMD.sv(65) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(65): created implicit net for \"MemWriteM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegM Pipeline_SIMD.sv(65) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(65): created implicit net for \"MemtoRegM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcMV Pipeline_SIMD.sv(74) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(74): created implicit net for \"PCSrcMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteMV Pipeline_SIMD.sv(74) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(74): created implicit net for \"RegWriteMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteMV Pipeline_SIMD.sv(74) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(74): created implicit net for \"MemWriteMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegMV Pipeline_SIMD.sv(74) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(74): created implicit net for \"MemtoRegMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenEV Pipeline_SIMD.sv(74) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(74): created implicit net for \"BranchTakenEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_vga Pipeline_SIMD.sv(79) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(79): created implicit net for \"clock_vga\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGAArd Pipeline_SIMD.sv(83) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(83): created implicit net for \"VGAArd\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGAArdV Pipeline_SIMD.sv(87) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(87): created implicit net for \"VGAArdV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegW Pipeline_SIMD.sv(88) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(88): created implicit net for \"MemtoRegW\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcWV Pipeline_SIMD.sv(91) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(91): created implicit net for \"PCSrcWV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegWV Pipeline_SIMD.sv(91) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(91): created implicit net for \"MemtoRegWV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallFV Pipeline_SIMD.sv(110) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(110): created implicit net for \"StallFV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallDV Pipeline_SIMD.sv(110) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(110): created implicit net for \"StallDV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushDV Pipeline_SIMD.sv(110) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(110): created implicit net for \"FlushDV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_SIMD " "Elaborating entity \"Pipeline_SIMD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652925307273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pipeline_SIMD.sv(33) " "Verilog HDL assignment warning at Pipeline_SIMD.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307293 "|Pipeline_SIMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopCounter StopCounter:stopcount " "Elaborating entity \"StopCounter\" for hierarchy \"StopCounter:stopcount\"" {  } { { "hdl/Pipeline_SIMD.sv" "stopcount" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch\"" {  } { { "hdl/Pipeline_SIMD.sv" "fetch" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg Fetch:fetch\|PCreg:PC " "Elaborating entity \"PCreg\" for hierarchy \"Fetch:fetch\|PCreg:PC\"" {  } { { "hdl/microarch/Fetch.sv" "PC" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Fetch.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Fetch:fetch\|Mux2:mux_pc4 " "Elaborating entity \"Mux2\" for hierarchy \"Fetch:fetch\|Mux2:mux_pc4\"" {  } { { "hdl/microarch/Fetch.sv" "mux_pc4" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Fetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst Fetch:fetch\|MemInst:MI " "Elaborating entity \"MemInst\" for hierarchy \"Fetch:fetch\|MemInst:MI\"" {  } { { "hdl/microarch/Fetch.sv" "MI" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Fetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307303 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "49 0 255 MemInst.sv(7) " "Verilog HDL warning at MemInst.sv(7): number of words (49) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "hdl/memories/MemInst.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/MemInst.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(36) " "Verilog HDL assignment warning at instrucciones.txt(36): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(37) " "Verilog HDL assignment warning at instrucciones.txt(37): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(38) " "Verilog HDL assignment warning at instrucciones.txt(38): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(39) " "Verilog HDL assignment warning at instrucciones.txt(39): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(40) " "Verilog HDL assignment warning at instrucciones.txt(40): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(41) " "Verilog HDL assignment warning at instrucciones.txt(41): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(42) " "Verilog HDL assignment warning at instrucciones.txt(42): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(43) " "Verilog HDL assignment warning at instrucciones.txt(43): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(44) " "Verilog HDL assignment warning at instrucciones.txt(44): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(45) " "Verilog HDL assignment warning at instrucciones.txt(45): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(46) " "Verilog HDL assignment warning at instrucciones.txt(46): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(47) " "Verilog HDL assignment warning at instrucciones.txt(47): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(48) " "Verilog HDL assignment warning at instrucciones.txt(48): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(49) " "Verilog HDL assignment warning at instrucciones.txt(49): truncated value with size 28 to match size of target (27)" {  } { { "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/instrucciones.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652925307310 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 MemInst.sv(4) " "Net \"RAM.data_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "hdl/memories/MemInst.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652925307313 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 MemInst.sv(4) " "Net \"RAM.waddr_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "hdl/memories/MemInst.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652925307313 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 MemInst.sv(4) " "Net \"RAM.we_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "hdl/memories/MemInst.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652925307313 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstSelector Fetch:fetch\|InstSelector:is " "Elaborating entity \"InstSelector\" for hierarchy \"Fetch:fetch\|InstSelector:is\"" {  } { { "hdl/microarch/Fetch.sv" "is" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Fetch.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFD Fetch:fetch\|RegFD:regfd " "Elaborating entity \"RegFD\" for hierarchy \"Fetch:fetch\|RegFD:regfd\"" {  } { { "hdl/microarch/Fetch.sv" "regfd" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Fetch.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"Decode:decode\"" {  } { { "hdl/Pipeline_SIMD.sv" "decode" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode:decode\|Control_Unit:controlUnit " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode:decode\|Control_Unit:controlUnit\"" {  } { { "hdl/microarch/Decode.sv" "controlUnit" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Decode:decode\|Mux2:mux_ra1 " "Elaborating entity \"Mux2\" for hierarchy \"Decode:decode\|Mux2:mux_ra1\"" {  } { { "hdl/microarch/Decode.sv" "mux_ra1" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros Decode:decode\|BancoRegistros:BR " "Elaborating entity \"BancoRegistros\" for hierarchy \"Decode:decode\|BancoRegistros:BR\"" {  } { { "hdl/microarch/Decode.sv" "BR" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Decode:decode\|Extend:extend " "Elaborating entity \"Extend\" for hierarchy \"Decode:decode\|Extend:extend\"" {  } { { "hdl/microarch/Decode.sv" "extend" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDE Decode:decode\|RegDE:regde " "Elaborating entity \"RegDE\" for hierarchy \"Decode:decode\|RegDE:regde\"" {  } { { "hdl/microarch/Decode.sv" "regde" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Decode.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeV DecodeV:decodeV " "Elaborating entity \"DecodeV\" for hierarchy \"DecodeV:decodeV\"" {  } { { "hdl/Pipeline_SIMD.sv" "decodeV" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_UnitV DecodeV:decodeV\|Control_UnitV:controlUnit " "Elaborating entity \"Control_UnitV\" for hierarchy \"DecodeV:decodeV\|Control_UnitV:controlUnit\"" {  } { { "hdl/microarch/DecodeV.sv" "controlUnit" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistrosV DecodeV:decodeV\|BancoRegistrosV:BR " "Elaborating entity \"BancoRegistrosV\" for hierarchy \"DecodeV:decodeV\|BancoRegistrosV:BR\"" {  } { { "hdl/microarch/DecodeV.sv" "BR" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendV DecodeV:decodeV\|ExtendV:extend " "Elaborating entity \"ExtendV\" for hierarchy \"DecodeV:decodeV\|ExtendV:extend\"" {  } { { "hdl/microarch/DecodeV.sv" "extend" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDEV DecodeV:decodeV\|RegDEV:regde " "Elaborating entity \"RegDEV\" for hierarchy \"DecodeV:decodeV\|RegDEV:regde\"" {  } { { "hdl/microarch/DecodeV.sv" "regde" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/DecodeV.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"Execute:execute\"" {  } { { "hdl/Pipeline_SIMD.sv" "execute" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Execute:execute\|Mux3:mux_ra1E " "Elaborating entity \"Mux3\" for hierarchy \"Execute:execute\|Mux3:mux_ra1E\"" {  } { { "hdl/microarch/Execute.sv" "mux_ra1E" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute:execute\|ALU:alu\"" {  } { { "hdl/microarch/Execute.sv" "alu" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Execute.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Completo Execute:execute\|ALU:alu\|Sumador_Completo:sumador " "Elaborating entity \"Sumador_Completo\" for hierarchy \"Execute:execute\|ALU:alu\|Sumador_Completo:sumador\"" {  } { { "hdl/generic_blocks/ALU.sv" "sumador" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_1bit Execute:execute\|ALU:alu\|Sumador_Completo:sumador\|Sumador_1bit:forloop\[0\].sumador " "Elaborating entity \"Sumador_1bit\" for hierarchy \"Execute:execute\|ALU:alu\|Sumador_Completo:sumador\|Sumador_1bit:forloop\[0\].sumador\"" {  } { { "hdl/generic_blocks/Sumador_Completo.sv" "forloop\[0\].sumador" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/Sumador_Completo.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Unit Execute:execute\|Condition_Unit:condUnit " "Elaborating entity \"Condition_Unit\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\"" {  } { { "hdl/microarch/Execute.sv" "condUnit" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Execute.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Execute:execute\|Condition_Unit:condUnit\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\|flopenr:flagreg1\"" {  } { { "hdl/microarch/Condition_Unit.sv" "flagreg1" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck Execute:execute\|Condition_Unit:condUnit\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\|condcheck:cc\"" {  } { { "hdl/microarch/Condition_Unit.sv" "cc" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(48) " "Verilog HDL Case Statement warning at Condition_Unit.sv(48): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(52) " "Verilog HDL Case Statement warning at Condition_Unit.sv(52): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(54) " "Verilog HDL Case Statement warning at Condition_Unit.sv(54): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(56) " "Verilog HDL Case Statement warning at Condition_Unit.sv(56): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(58) " "Verilog HDL Case Statement warning at Condition_Unit.sv(58): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(60) " "Verilog HDL Case Statement warning at Condition_Unit.sv(60): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(62) " "Verilog HDL Case Statement warning at Condition_Unit.sv(62): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(64) " "Verilog HDL Case Statement warning at Condition_Unit.sv(64): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(66) " "Verilog HDL Case Statement warning at Condition_Unit.sv(66): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(70) " "Verilog HDL Case Statement warning at Condition_Unit.sv(70): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(72) " "Verilog HDL Case Statement warning at Condition_Unit.sv(72): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(74) " "Verilog HDL Case Statement warning at Condition_Unit.sv(74): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Condition_Unit.sv(68) " "Verilog HDL Case Statement warning at Condition_Unit.sv(68): case item expression covers a value already covered by a previous case item" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_Unit.sv" 68 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEM Execute:execute\|RegEM:regem " "Elaborating entity \"RegEM\" for hierarchy \"Execute:execute\|RegEM:regem\"" {  } { { "hdl/microarch/Execute.sv" "regem" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Execute.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteV ExecuteV:executeV " "Elaborating entity \"ExecuteV\" for hierarchy \"ExecuteV:executeV\"" {  } { { "hdl/Pipeline_SIMD.sv" "executeV" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 ExecuteV:executeV\|Mux3:mux_ra1E " "Elaborating entity \"Mux3\" for hierarchy \"ExecuteV:executeV\|Mux3:mux_ra1E\"" {  } { { "hdl/microarch/ExecuteV.sv" "mux_ra1E" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/ExecuteV.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ExecuteV:executeV\|Mux2:mux_op2 " "Elaborating entity \"Mux2\" for hierarchy \"ExecuteV:executeV\|Mux2:mux_op2\"" {  } { { "hdl/microarch/ExecuteV.sv" "mux_op2" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/ExecuteV.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Vec ExecuteV:executeV\|ALU_Vec:alu_vec " "Elaborating entity \"ALU_Vec\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\"" {  } { { "hdl/microarch/ExecuteV.sv" "alu_vec" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/ExecuteV.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_NBITS ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1 " "Elaborating entity \"ALU_NBITS\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\"" {  } { { "hdl/generic_blocks/ALU_Vec.sv" "alu1" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ALU_Vec.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd " "Elaborating entity \"mux_4to1\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "muxd" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/ALU_NBITS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd\|mux_2to1:mux1 " "Elaborating entity \"mux_2to1\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd\|mux_2to1:mux1\"" {  } { { "hdl/generic_blocks/mux_4to1.sv" "mux1" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/mux_4to1.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_UnitV ExecuteV:executeV\|Condition_UnitV:condUnit " "Elaborating entity \"Condition_UnitV\" for hierarchy \"ExecuteV:executeV\|Condition_UnitV:condUnit\"" {  } { { "hdl/microarch/ExecuteV.sv" "condUnit" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/ExecuteV.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheckV ExecuteV:executeV\|Condition_UnitV:condUnit\|condcheckV:cc " "Elaborating entity \"condcheckV\" for hierarchy \"ExecuteV:executeV\|Condition_UnitV:condUnit\|condcheckV:cc\"" {  } { { "hdl/microarch/Condition_UnitV.sv" "cc" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(52) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(52): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(54) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(54): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(56) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(56): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(58) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(58): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(60) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(60): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(62) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(62): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(64) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(64): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(66) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(66): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(68) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(68): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(70) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(70): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(72) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(72): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(74) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(74): case item expression never matches the case expression" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Condition_UnitV.sv(50) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(50): case item expression covers a value already covered by a previous case item" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/Condition_UnitV.sv" 50 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 "|Pipeline_SIMD|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEMV ExecuteV:executeV\|RegEMV:regem " "Elaborating entity \"RegEMV\" for hierarchy \"ExecuteV:executeV\|RegEMV:regem\"" {  } { { "hdl/microarch/ExecuteV.sv" "regem" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/microarch/ExecuteV.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "hdl/Pipeline_SIMD.sv" "memory" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren_bV Memory.sv(25) " "Verilog HDL or VHDL warning at Memory.sv(25): object \"wren_bV\" assigned a value but never read" {  } { { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652925307515 "|Pipeline_SIMD|Memory:memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bV Memory.sv(26) " "Verilog HDL or VHDL warning at Memory.sv(26): object \"data_bV\" assigned a value but never read" {  } { { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652925307515 "|Pipeline_SIMD|Memory:memory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ImgDataV Memory.sv(14) " "Output port \"ImgDataV\" at Memory.sv(14) has no driver" {  } { { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652925307525 "|Pipeline_SIMD|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Memory:memory\|RAM:memdatos " "Elaborating entity \"RAM\" for hierarchy \"Memory:memory\|RAM:memdatos\"" {  } { { "hdl/memories/Memory.sv" "memdatos" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\"" {  } { { "hdl/memories/RAM.v" "altsyncram_component" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\"" {  } { { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memdata.mif " "Parameter \"init_file\" = \"memdata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925307784 ""}  } { { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652925307784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mk2 " "Found entity 1: altsyncram_5mk2" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925307963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925307963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mk2 Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated " "Elaborating entity \"altsyncram_5mk2\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925307963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925308043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925308043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_5mk2.tdf" "decode2" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925308104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925308104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_5mk2.tdf" "rden_decode_a" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925308175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925308175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_5mk2.tdf" "mux4" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VecGen Memory:memory\|VecGen:vecG " "Elaborating entity \"VecGen\" for hierarchy \"Memory:memory\|VecGen:vecG\"" {  } { { "hdl/memories/Memory.sv" "vecG" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308206 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VecGen.sv(57) " "Verilog HDL Case Statement warning at VecGen.sv(57): can't check case statement for completeness because the case expression has too many possible states" {  } { { "hdl/generic_blocks/VecGen.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/generic_blocks/VecGen.sv" 57 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1652925308212 "|Pipeline_SIMD|Memory:memory|VecGen:vecG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Memory:memory\|Mux2:vecAddres " "Elaborating entity \"Mux2\" for hierarchy \"Memory:memory\|Mux2:vecAddres\"" {  } { { "hdl/memories/Memory.sv" "vecAddres" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamV Memory:memory\|RamV:memdatosV " "Elaborating entity \"RamV\" for hierarchy \"Memory:memory\|RamV:memdatosV\"" {  } { { "hdl/memories/Memory.sv" "memdatosV" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\"" {  } { { "hdl/memories/RamV.v" "altsyncram_component" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\"" {  } { { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.mif " "Parameter \"init_file\" = \"C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652925308257 ""}  } { { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652925308257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ev1 " "Found entity 1: altsyncram_0ev1" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925308803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925308803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ev1 Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated " "Elaborating entity \"altsyncram_0ev1\" for hierarchy \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2jb " "Found entity 1: mux_2jb" {  } { { "db/mux_2jb.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/mux_2jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652925308963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925308963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2jb Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|mux_2jb:mux2 " "Elaborating entity \"mux_2jb\" for hierarchy \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|mux_2jb:mux2\"" {  } { { "db/altsyncram_0ev1.tdf" "mux2" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925308963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMW Memory:memory\|RegMW:regmw " "Elaborating entity \"RegMW\" for hierarchy \"Memory:memory\|RegMW:regmw\"" {  } { { "hdl/memories/Memory.sv" "regmw" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925309392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMWV Memory:memory\|RegMWV:regmwV " "Elaborating entity \"RegMWV\" for hierarchy \"Memory:memory\|RegMWV:regmwV\"" {  } { { "hdl/memories/Memory.sv" "regmwV" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925309395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:hazard " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:hazard\"" {  } { { "hdl/Pipeline_SIMD.sv" "hazard" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925309395 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a0 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a3 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a4 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a5 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a6 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a7 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a8 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a9 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a10 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a11 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a12 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a13 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a14 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a15 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a16 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a17 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a18 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a19 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a20 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a21 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a22 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a23 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a24 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a25 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a26 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a27 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a28 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a29 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a30 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a31 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a32 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a33 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a34 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a35 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a36 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a37 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a38 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a39 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a40 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a41 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a42 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a43 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a44 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a45 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a46 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a47 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a48 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a49 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a50 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a51 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a52 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a53 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a54 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a55 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a56 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a57 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a58 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a59 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a60 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a61 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a62 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a63 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a64 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a65 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a66 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a67 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a68 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a69 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a70 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a71 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a72 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a73 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a74 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a75 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a76 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a77 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a78 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a79 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a80 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a81 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a82 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a83 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a84 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a85 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a86 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a87 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a88 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a89 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a90 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a91 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a92 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a93 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a94 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a95 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a96 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a97 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a98 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a99 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a100 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a101 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a102 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a103 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a104 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a105 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a106 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a107 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a108 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a109 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a110 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a111 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a112 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a113 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a114 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a115 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a116 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a117 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a118 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 2998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a119 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a120 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a121 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a122 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a123 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a124 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a125 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a126 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a127 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a128 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a129 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a130 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a131 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a132 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a133 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a134 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a135 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a136 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a137 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a138 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a139 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a140 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a141 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a142 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a143 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a144 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a145 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a146 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a147 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a148 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a149 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a150 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a151 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a152 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a153 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a154 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a155 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a156 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a157 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a158 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a159 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a160 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a161 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a162 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a163 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a164 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a165 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a166 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a167 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a168 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a169 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a170 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a171 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a172 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a173 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a174 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a175 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a176 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a177 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a178 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a179 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a180 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a181 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a182 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a183 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a184 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a185 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a186 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a187 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a188 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a189 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a190 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a191 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a192 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a193 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a194 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a195 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a196 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a197 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a198 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 4998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a199 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a200 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a201 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a202 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a203 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a204 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a205 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a206 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a207 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a208 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a209 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a210 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a211 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a212 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a213 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a214 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a215 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a216 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a217 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a218 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a219 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a220 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a221 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a222 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a223 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a224 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a225 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a226 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a227 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a228 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a229 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a230 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a231 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a232 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a233 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a234 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a235 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a236 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a237 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a238 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 5998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a239 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a240 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a241 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a242 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a243 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a244 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a245 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a246 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a247 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a248 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a249 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a250 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a251 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a252 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a253 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a254 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a255 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a256 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a257 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a258 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a259 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a260 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a261 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a262 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a263 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a264 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a265 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a266 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a267 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a268 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a269 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a270 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a271 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a272 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a273 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a274 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a275 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a276 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a277 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a278 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 6998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a279 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a280 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a281 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a282 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a283 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a284 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a285 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a286 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a287 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a288 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a289 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a290 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a291 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a292 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a293 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a294 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a295 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a296 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a297 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a298 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a299 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a300 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a301 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a302 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a303 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a304 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a305 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a306 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a307 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a308 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a309 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a310 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a311 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a312 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a313 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a314 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a315 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a316 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a317 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a318 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 7998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a319 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a320 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a321 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a322 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a323 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a324 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a325 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a326 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a327 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a328 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a329 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a330 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a331 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a332 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a333 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a334 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a335 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a336 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a337 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a338 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a339 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a340 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a341 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a342 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a343 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a344 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a345 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a346 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a347 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a348 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a349 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a350 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a351 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a352 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a353 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a354 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a355 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a356 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a357 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a358 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 8998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a359 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a360 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a361 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a362 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a363 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a364 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a365 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a366 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a367 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a368 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a369 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a370 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a371 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a372 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a373 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a374 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a375 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a376 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a377 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a378 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a379 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a380 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a381 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a382 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a383 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a384 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a385 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a386 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a387 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a388 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a389 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a390 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a391 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a392 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a393 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a394 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a395 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a396 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a397 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a398 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 9998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a399 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a400 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a401 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a402 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a403 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a404 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a405 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a406 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a407 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a408 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a409 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a410 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a411 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a412 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a413 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a414 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a415 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a416 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a417 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a418 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a419 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a420 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a421 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a422 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a423 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a424 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a425 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a426 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a427 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a428 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a429 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a430 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a431 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a432 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a433 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a434 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a435 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a436 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a437 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a438 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 10998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a439 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a440 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a441 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a442 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a443 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a444 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a445 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a446 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a447 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a448 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a449 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a450 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a451 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a452 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a453 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a454 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a455 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a456 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a457 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a458 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a459 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a460 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a461 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a462 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a463 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a464 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a465 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a466 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a467 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a468 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a469 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a470 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a471 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a472 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a473 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a474 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a475 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a476 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a477 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a478 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 11998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a479 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a480 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a481 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a482 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a483 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a484 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a485 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a486 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a487 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a488 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a489 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a490 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a491 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a492 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a493 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a494 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a495 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a496 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a497 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a498 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a499 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a500 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a501 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a502 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a503 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a504 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a505 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a506 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a507 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a508 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a509 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a510 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a511 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a512 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a513 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a514 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a515 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a516 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a517 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a518 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 12998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a519 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a520 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a521 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a522 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a523 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a524 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a525 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a526 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a527 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a528 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a529 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a530 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a531 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a532 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a533 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a534 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a535 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a536 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a537 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a538 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a539 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a540 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a541 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a542 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a543 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a544 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a545 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a546 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a547 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a548 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a549 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a550 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a551 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a552 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a553 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a554 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a555 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a556 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a557 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a558 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 13998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a559 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a560 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a561 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a562 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a563 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a564 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a565 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a566 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a567 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a568 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a569 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a570 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a571 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a572 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a573 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a574 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a575 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a576 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a577 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a578 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a579 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a580 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a581 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a582 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a583 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a584 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a585 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a586 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a587 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a588 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a589 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a590 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a591 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a592 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a593 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a594 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a595 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a596 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a597 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a598 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 14998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a599 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a600 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a601 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a602 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a603 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a604 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a605 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a606 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a607 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a608 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a609 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a610 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a611 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a612 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a613 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a614 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a615 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a616 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a617 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a618 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a619 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a620 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a621 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a622 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a623 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a624 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a625 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a626 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a627 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a628 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a629 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a630 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a631 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a632 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a633 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a634 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a635 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a636 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a637 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a638 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 15998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a639 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a640 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a641 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a642 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a643 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a644 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a645 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a646 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a647 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a648 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a649 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a650 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a651 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a652 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a653 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a654 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a655 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a656 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a657 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a658 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a659 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a660 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a661 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a662 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a663 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a664 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a665 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a666 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a667 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a668 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a669 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a670 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a671 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a672 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a673 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a674 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a675 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a676 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a677 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a678 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 16998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a679 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a680 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a681 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a682 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a683 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a684 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a685 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a686 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a687 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a688 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a689 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a690 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a691 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a692 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a693 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a694 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a695 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a696 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a697 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a698 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a699 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a700 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a701 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a702 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a703 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a704 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a705 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a706 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a707 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a708 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a709 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a710 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a711 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a712 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a713 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a714 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a715 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a716 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a717 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a718 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 17998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a719 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a720 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a721 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a722 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a723 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a724 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a725 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a726 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a727 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a728 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a729 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a730 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a731 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a732 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a733 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a734 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a735 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a736 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a737 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a738 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a739 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a740 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a741 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a742 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a743 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a744 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a745 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a746 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a747 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a748 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a749 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a750 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a751 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a752 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a753 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a754 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a755 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a756 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a757 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a758 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 18998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a759 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a760 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a761 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a762 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a763 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a764 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a765 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a766 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a767 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a768 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a769 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a770 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a771 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a772 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a773 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a774 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a775 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a776 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a777 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a778 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a779 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a780 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a781 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a782 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a783 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a784 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a785 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a786 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a787 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a788 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a789 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a790 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a791 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a792 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a793 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a794 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a795 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a796 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a797 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a798 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 19998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a799 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a800 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a801 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a802 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a803 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a804 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a805 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a806 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a807 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a808 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a809 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a810 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a811 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a812 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a813 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a814 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a815 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a816 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a817 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a818 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a819 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a820 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a821 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a822 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a823 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a824 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a825 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a826 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a827 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a828 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a829 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a830 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a831 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a832 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a833 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a834 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a835 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a836 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a837 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a838 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 20998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a839 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a840 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a841 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a842 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a843 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a844 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a845 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a846 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a847 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a848 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a849 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a850 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a851 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a852 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a853 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a854 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a855 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a856 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a857 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a858 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a859 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a860 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a861 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a862 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a863 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a864 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a865 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a866 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a867 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a868 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a869 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a870 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a871 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a872 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a873 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a874 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a875 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a876 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a877 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a878 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 21998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a879 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a880 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a881 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a882 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a883 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a884 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a885 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a886 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a887 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a888 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a889 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a890 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a891 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a892 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a893 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a894 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a895 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a896 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a897 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a898 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a899 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a900 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a901 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a902 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a903 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a904 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a905 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a906 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a907 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a908 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a909 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a910 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a911 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a912 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a913 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a914 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a915 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a916 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a917 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a918 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 22998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a919 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a920 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a921 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a922 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a923 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a924 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a925 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a926 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a927 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a928 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a929 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a930 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a931 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a932 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a933 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a934 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a935 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a936 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a936"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a937 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a937"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a938 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a938"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a939 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a939"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a940 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a940"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a941 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a941"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a942 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a942"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a943 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a943"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a944 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a945 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a946 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a946"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a947 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a947"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a948 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a948"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a949 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a949"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a950 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a950"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a951 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a951"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a952 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a952"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a953 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a953"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a954 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a954"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a955 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a955"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a956 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a956"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a957 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a957"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a958 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 23998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a958"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a959 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a959"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a960 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a961 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a962 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a962"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a963 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a963"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a964 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a964"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a965 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a965"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a966 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a966"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a967 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a967"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a968 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a969 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a969"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a970 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a970"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a971 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a972 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a973 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a974 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a975 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a976 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a977 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a978 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a978"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a979 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a979"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a980 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a980"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a981 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a981"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a982 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a982"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a983 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a983"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a984 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a984"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a985 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a986 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a986"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a987 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a987"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a988 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a988"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a989 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a989"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a990 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a990"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a991 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a991"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a992 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a993 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a993"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a994 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a994"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a995 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a995"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a996 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a996"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a997 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a997"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a998 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 24998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a998"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a999 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a999"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1000 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1000"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1001 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1002 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1002"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1003 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1003"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1004 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1004"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1005 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1005"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1006 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1006"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1007 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1007"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1008 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1009 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1010 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1010"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1011 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1011"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1012 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1012"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1013 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1013"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1014 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1014"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1015 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1015"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1016 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1016"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1017 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1017"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1018 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1018"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1019 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1019"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1020 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1020"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1021 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1021"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1022 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1023 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1023"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1024 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1024"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1025 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1025"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1026 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1026"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1027 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1027"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1028 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1028"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1029 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1029"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1030 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1030"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1031 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1031"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1032 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1033 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1033"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1034 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1034"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1035 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1035"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1036 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1036"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1037 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1037"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1038 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 25998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1039 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1039"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1040 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1041 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1041"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1042 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1042"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1043 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1044 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1044"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1045 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1046 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1046"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1047 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1047"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1048 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1048"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1049 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1049"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1050 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1050"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1051 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1051"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1052 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1052"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1053 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1053"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1054 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1054"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1055 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1055"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1056 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1057 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1057"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1058 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1058"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1059 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1060 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1060"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1061 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1062 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1062"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1063 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1063"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1064 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1064"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1065 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1065"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1066 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1066"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1067 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1067"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1068 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1068"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1069 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1069"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1070 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1070"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1071 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1071"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1072 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1073 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1073"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1074 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1074"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1075 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1075"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1076 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1077 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1077"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1078 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 26998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1078"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1079 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1079"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1080 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1081 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1081"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1082 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1082"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1083 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1083"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1084 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1084"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1085 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1085"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1086 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1086"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1087 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1087"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1088 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1088"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1089 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1089"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1090 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1090"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1091 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1091"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1092 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1092"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1093 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1093"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1094 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1094"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1095 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1095"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1096 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1096"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1097 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1097"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1098 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1098"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1099 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1099"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1100 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1101 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1102 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1103 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1104 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1105 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1106 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1107 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1108 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1109 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1110 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1111 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1112 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1113 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1114 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1115 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1116 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1117 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1118 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 27998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1119 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1120 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1121 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1122 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1123 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1124 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1125 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1126 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1127 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1128 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1129 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1130 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1131 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1132 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1133 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1134 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1135 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1136 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1137 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1138 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1139 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1140 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1141 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1142 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1143 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1144 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1145 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1146 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1147 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1148 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1149 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1150 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1151 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1152 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1153 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1154 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1155 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1156 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1157 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1158 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 28998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1159 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1160 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1161 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1162 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1163 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1164 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1165 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1166 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1167 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1168 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1169 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1170 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1171 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1172 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1173 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1174 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1175 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1176 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1177 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1178 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1179 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1180 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1181 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1182 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1183 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1184 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1185 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1186 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1187 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1188 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1189 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1190 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1191 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1192 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1193 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1194 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1195 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1196 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1197 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1198 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 29998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1199 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1200 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1201 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1202 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1203 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1204 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1205 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1206 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1207 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1208 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1209 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1210 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1211 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1212 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1213 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1214 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1215 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1216 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1217 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1218 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1219 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1220 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1221 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1222 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1223 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1224 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1225 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1226 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1227 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1228 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1229 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1230 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1231 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1232 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1233 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1234 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1235 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1236 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1237 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1238 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 30998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1239 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1240 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1241 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1242 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1243 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1244 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1245 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1246 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1247 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1248 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1249 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1250 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1251 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1252 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1253 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1254 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1255 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1256 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1257 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1258 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1259 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1260 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1261 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1262 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1263 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1264 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1265 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1266 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1267 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1268 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1269 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1270 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1271 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1272 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1273 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1274 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1275 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1276 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1277 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1278 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 31998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1279 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1280 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1281 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1282 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1283 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1284 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1285 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1286 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1287 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1288 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1289 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1290 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1291 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1292 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1293 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1294 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1295 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1296 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1297 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1298 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1299 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1300 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1301 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1302 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1303 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1304 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1305 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1306 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1307 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1308 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1309 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1310 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1311 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1312 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1313 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1314 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1315 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1316 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1317 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1318 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 32998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1319 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1320 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1321 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1322 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1323 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1324 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1325 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1326 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1327 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1328 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1329 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1330 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1331 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1332 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1333 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1334 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1335 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1336 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1337 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1338 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1339 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1340 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1341 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1342 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1343 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1344 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1345 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1346 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1347 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1348 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1349 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1350 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1351 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1352 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1353 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1354 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1355 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1356 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1357 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1358 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 33998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1359 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1360 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1361 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1362 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1363 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1364 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1365 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1366 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1367 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1368 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1369 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1370 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1371 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1372 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1373 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1374 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1375 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1376 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1377 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1378 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1379 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1380 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1381 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1382 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1383 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1384 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1385 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1386 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1387 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1388 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1389 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1390 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1391 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1392 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1393 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1394 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1395 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1396 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1397 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1398 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 34998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1399 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1400 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1401 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1402 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1403 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1404 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1405 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1406 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1407 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1408 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1409 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1410 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1411 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1412 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1413 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1414 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1415 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1416 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1417 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1418 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1419 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1420 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1421 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1422 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1423 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1424 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1425 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1426 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1427 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1428 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1429 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1430 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1431 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1432 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1433 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1434 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1435 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1436 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1437 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1438 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 35998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1439 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1440 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1441 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1442 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1443 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1444 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1445 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1446 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1447 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1448 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1449 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1450 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1451 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1452 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1453 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1454 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1455 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1456 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1457 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1458 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1459 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1460 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1461 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1462 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1463 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1464 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1465 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1466 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1467 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1468 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1469 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1470 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1471 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1472 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1473 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1474 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1475 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1476 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1477 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1478 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 36998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1479 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1480 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1481 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1482 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1483 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1484 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1485 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1486 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1487 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1488 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1489 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1490 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1491 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1492 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1493 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1494 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1495 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1496 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1497 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1498 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1499 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1500 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1501 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1502 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1503 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1504 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1505 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1506 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1507 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1508 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1509 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1510 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1511 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1512 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1513 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1514 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1515 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1516 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1517 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1518 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 37998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1519 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1520 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1521 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1522 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1523 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1524 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1525 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1526 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1527 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1528 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1529 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1530 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1531 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1532 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1533 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1534 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1535 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1536 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1537 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1538 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1539 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1540 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1541 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1542 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1543 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1544 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1545 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1546 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1547 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1548 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1549 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1550 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1551 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1552 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1553 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1554 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1555 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1556 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1557 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1558 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 38998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1559 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1560 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1561 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1562 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1563 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1564 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1565 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1566 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1567 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1568 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1569 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1570 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1571 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1572 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1573 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1574 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1575 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1576 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1577 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1578 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1579 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1580 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1581 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1582 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1583 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1584 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1585 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1586 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1587 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1588 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1589 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1590 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1591 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1592 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1593 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1594 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1595 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1596 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1597 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1598 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 39998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1599 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1600 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1601 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1602 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1603 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1604 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1605 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1606 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1607 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1608 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1609 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1610 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1611 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1612 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1613 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1614 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1615 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1616 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1617 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1618 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1619 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1620 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1621 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1622 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1623 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1624 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1625 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1626 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1627 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1628 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1629 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1630 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1631 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1632 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1633 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1634 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1635 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1636 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1637 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1638 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 40998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1639 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1640 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1641 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1642 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1643 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1644 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1645 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1646 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1647 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1648 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1649 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1650 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1651 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1652 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1653 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1654 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1655 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1656 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1657 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1658 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1659 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1660 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1661 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1662 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1663 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1664 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1665 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1666 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1667 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1668 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1669 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1670 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1671 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1672 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1673 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1674 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1675 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1676 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1677 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1678 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 41998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1679 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1680 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1681 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1682 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1683 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1684 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1685 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1686 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1687 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1688 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1689 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1690 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1691 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1692 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1693 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1694 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1695 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1696 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1697 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1698 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1699 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1700 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1701 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1702 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1703 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1704 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1705 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1706 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1707 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1708 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1709 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1710 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1711 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1712 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1713 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1714 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1715 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1716 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1717 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1718 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 42998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1719 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1720 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1721 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1722 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1723 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1724 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1725 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1726 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1727 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1728 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1729 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1730 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1731 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1732 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1733 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1734 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1735 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1736 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1737 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1738 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1739 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1740 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1741 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1742 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1743 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1744 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1745 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1746 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1747 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1748 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1749 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1750 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1751 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1752 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1753 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1754 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1755 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1756 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1757 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1758 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 43998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1759 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1760 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1761 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1762 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1763 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1764 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1765 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1766 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1767 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1768 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1769 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1770 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1771 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1772 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1773 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1774 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1775 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1776 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1777 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1778 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1779 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1780 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1781 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1782 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1783 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1784 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1785 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1786 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1787 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1788 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1789 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1790 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1791 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1792 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1793 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1794 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1795 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1796 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1797 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1798 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 44998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1799 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1800 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1801 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1802 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1803 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1804 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1805 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1806 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1807 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1808 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1809 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1810 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1811 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1812 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1813 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1814 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1815 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1816 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1817 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1818 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1819 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1820 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1821 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1822 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1823 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1824 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1825 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1826 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1827 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1828 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1829 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1830 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1831 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1832 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1833 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1834 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1835 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1836 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1837 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1838 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 45998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1839 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1840 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1841 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1842 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1843 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1844 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1845 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1846 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1847 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1848 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1849 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1850 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1851 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1852 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1853 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1854 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1855 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1856 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1857 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1858 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1859 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1860 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1861 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1862 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1863 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1864 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1865 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1866 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1867 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1868 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1869 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1870 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1871 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1872 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1873 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1874 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1875 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1876 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1877 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1878 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 46998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1879 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1880 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1881 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1882 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1883 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1884 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1885 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1886 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1887 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1888 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1889 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1890 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1891 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1892 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1893 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1894 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1895 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1896 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1897 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1898 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1899 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1900 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1901 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1902 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1903 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1904 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1905 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1906 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1907 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1908 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1909 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1910 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1911 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1912 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1913 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1914 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1915 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1916 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1917 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1918 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 47998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1919 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1920 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1921 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1922 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1923 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1924 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1925 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1926 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1927 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1928 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1929 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1930 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1931 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1932 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1933 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1934 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1935 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1936 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1936"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1937 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1937"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1938 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1938"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1939 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1939"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1940 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1940"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1941 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1941"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1942 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1942"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1943 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1943"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1944 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1945 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1946 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1946"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1947 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1947"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1948 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1948"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1949 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1949"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1950 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1950"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1951 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1951"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1952 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1952"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1953 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1953"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1954 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1954"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1955 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1955"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1956 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1956"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1957 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1957"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1958 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 48998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1958"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1959 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1959"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1960 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1961 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1962 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1962"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1963 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1963"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1964 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1964"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1965 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1965"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1966 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1966"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1967 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1967"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1968 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1969 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1969"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1970 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1970"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1971 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1972 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1973 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1974 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1975 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1976 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1977 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1978 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1978"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1979 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1979"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1980 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1980"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1981 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1981"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1982 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1982"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1983 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1983"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1984 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1984"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1985 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1986 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1986"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1987 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1987"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1988 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1988"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1989 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1989"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1990 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1990"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1991 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1991"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1992 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1993 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1993"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1994 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1994"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1995 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1995"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1996 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1996"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1997 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1997"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1998 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 49998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1998"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1999 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a1999"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2000 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2000"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2001 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2002 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2002"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2003 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2003"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2004 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2004"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2005 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2005"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2006 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2006"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2007 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2007"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2008 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2009 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2010 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2010"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2011 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2011"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2012 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2012"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2013 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2013"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2014 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2014"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2015 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2015"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2016 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2016\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2016"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2017 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2017\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2017"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2018 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2018\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2018"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2019 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2019\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2019"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2020 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2020\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2020"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2021 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2021\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2021"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2022 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2022\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2023 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2023\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2023"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2024 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2024\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2024"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2025 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2025\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2025"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2026 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2026\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2026"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2027 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2027\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2027"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2028 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2028\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2028"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2029 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2029\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2029"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2030 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2030\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2030"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2031 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2031\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2031"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2032 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2032\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2033 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2033\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2033"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2034 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2034\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2034"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2035 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2035\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2035"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2036 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2036\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2036"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2037 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2037\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2037"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2038 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2038\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 50998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2039 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2039\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2039"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2040 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2040\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2041 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2041\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2041"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2042 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2042\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2042"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2043 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2043\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2044 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2044\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2044"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2045 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2045\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2046 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2046\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2046"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2047 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\|ram_block1a2047\"" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_0ev1.tdf" 51223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RamV.v" 85 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 46 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925311483 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated|ram_block1a2047"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652925311483 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652925311483 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/SIMD_Proc.ram0_MemInst_e11cf049.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/SIMD_Proc.ram0_MemInst_e11cf049.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1652925312402 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652925313083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[4\] GND " "Pin \"InstrD\[4\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[5\] GND " "Pin \"InstrD\[5\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[6\] GND " "Pin \"InstrD\[6\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[7\] GND " "Pin \"InstrD\[7\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[9\] GND " "Pin \"InstrD\[9\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[10\] GND " "Pin \"InstrD\[10\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[13\] GND " "Pin \"InstrD\[13\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[16\] GND " "Pin \"InstrD\[16\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[17\] GND " "Pin \"InstrD\[17\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[18\] GND " "Pin \"InstrD\[18\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[19\] GND " "Pin \"InstrD\[19\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[24\] GND " "Pin \"InstrD\[24\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[25\] GND " "Pin \"InstrD\[25\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrD[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[2\] GND " "Pin \"InstrDV\[2\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[4\] GND " "Pin \"InstrDV\[4\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[5\] GND " "Pin \"InstrDV\[5\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[6\] GND " "Pin \"InstrDV\[6\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[7\] GND " "Pin \"InstrDV\[7\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[8\] GND " "Pin \"InstrDV\[8\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[9\] GND " "Pin \"InstrDV\[9\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[10\] GND " "Pin \"InstrDV\[10\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[14\] GND " "Pin \"InstrDV\[14\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[16\] GND " "Pin \"InstrDV\[16\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[18\] GND " "Pin \"InstrDV\[18\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[19\] GND " "Pin \"InstrDV\[19\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[20\] VCC " "Pin \"InstrDV\[20\]\" is stuck at VCC" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[24\] GND " "Pin \"InstrDV\[24\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[25\] GND " "Pin \"InstrDV\[25\]\" is stuck at GND" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652925313969 "|Pipeline_SIMD|InstrDV[25]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652925313969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652925314134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3935 " "3935 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652925316153 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "clk " "Logic cell \"clk\"" {  } { { "hdl/Pipeline_SIMD.sv" "clk" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925316202 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1652925316202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/output_files/SIMD_Proc.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/output_files/SIMD_Proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652925317513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652925317513 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a128 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a128\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317732 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a128"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a160 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a160\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6618 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a160"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a192 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a192\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7930 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a192"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a224 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a224\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a224"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a64 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a96 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a96\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a96"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a32 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a129 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a129\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a129"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a161 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a161\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a161"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a193 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a193\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a193"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a225 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a225\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a225"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a65 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a97 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a97\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a97"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a33 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a130 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a130\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a130"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a162 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a162\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a162"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a194 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a194\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8012 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a194"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a226 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a226\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a226"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a66 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a98 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a98\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4076 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a98"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a34 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a131 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a131\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a131"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a163 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a163\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a163"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a195 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a195\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a195"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a227 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a227\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a227"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a67 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a99 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a99\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a99"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a35 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a132 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a132\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a132"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a164 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a164\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a164"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a196 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a196\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317734 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a196"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a228 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a228\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a228"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a68 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a100 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a100\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a100"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a36 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a133 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a133\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a133"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a165 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a165\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a165"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a197 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a197\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a197"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a229 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a229\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317742 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a229"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a69 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a101 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a101\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a101"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a37 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a134 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a134\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a134"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a166 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a166\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a166"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a198 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a198\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a198"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a230 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a230\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a230"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a70 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a102 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a102\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a102"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a38 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a135 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a135\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a135"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a167 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a167\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a167"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a199 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a199\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a199"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a231 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a231\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a231"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a71 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a103 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a103\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a103"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a39 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a136 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a136\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a136"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a168 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a168\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a168"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a200 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a200\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a200"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a232 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a232\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a232"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a72 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a104 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a104\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a104"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a40 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a137 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a137\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a137"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a169 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a169\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a169"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a201 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a201\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a201"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a233 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a233\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317745 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a233"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a73 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a105 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a105\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a105"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a41 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a138 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a138\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a138"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a170 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a170\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a170"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a202 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a202\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a202"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a234 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a234\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a234"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a74 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a106 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a106\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a106"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317753 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a42 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a139 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a139\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a139"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a171 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a171\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a171"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a203 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a203\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a203"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a235 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a235\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a235"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a75 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a107 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a107\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a107"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a43 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a140 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a140\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a140"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a172 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a172\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a172"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a204 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a204\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a204"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a236 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a236\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a236"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a76 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a108 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a108\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a108"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a44 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a141 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a141\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a141"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a173 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a173\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a173"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a205 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a205\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a205"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a237 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a237\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a237"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a77 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a109 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a109\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a109"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a45 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a142 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a142\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317756 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a142"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a174 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a174\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a174"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a206 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a206\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a206"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a238 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a238\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a238"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a78 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a110 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a110\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a110"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a46 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a143 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a143\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a143"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a175 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a175\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317763 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a175"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a207 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a207\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a207"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a239 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a239\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a239"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a79 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a111 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a111\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a111"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a47 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a144 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a144\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a144"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a176 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a176\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a176"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a208 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a208\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a208"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a240 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a240\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a240"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a80 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a80\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a80"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a112 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a112\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a112"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a48 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a145 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a145\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a145"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a177 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a177\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a177"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a209 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a209\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a209"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a241 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a241\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a241"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a81 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a81\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a81"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a113 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a113\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a113"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a49 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a146 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a146\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a146"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a178 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a178\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317766 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a178"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a210 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a210\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a210"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a242 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a242\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a242"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a82 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a82\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a82"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a114 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a114\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a114"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a50 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a147 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a147\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a147"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a179 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a179\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a179"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a211 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a211\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a211"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a243 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a243\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a243"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a83 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a83\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a83"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a115 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a115\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a115"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a51 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317772 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a148 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a148\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a148"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a180 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a180\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a180"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a212 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a212\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a212"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a244 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a244\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a244"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a84 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a84\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a84"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a116 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a116\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a116"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a52 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a149 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a149\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a149"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a181 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a181\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a181"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a213 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a213\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a213"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a245 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a245\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a245"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a85 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a85\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a85"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a117 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a117\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a117"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a53 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a150 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a150\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a150"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a182 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a182\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a182"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a214 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a214\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a214"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a246 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a246\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a246"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a86 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a86\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317776 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a86"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a118 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a118\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a118"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a54 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a151 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a151\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a151"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a183 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a183\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a183"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a215 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a215\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a215"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a247 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a247\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a247"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a87 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a87\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a87"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a119 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a119\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a119"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a55 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a152 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a152\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a152"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a184 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a184\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a184"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a216 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a216\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317782 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a216"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a248 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a248\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a248"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a88 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a88\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a88"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a120 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a120\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 4978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a120"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a56 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a153 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a153\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a153"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a185 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a185\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a185"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a217 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a217\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a217"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a249 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a249\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a249"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a89 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a89\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a89"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a121 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a121\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a121"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a57 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a154 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a154\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a154"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a186 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a186\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a186"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a218 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a218\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 8996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a218"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a250 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a250\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a250"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a90 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a90\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a90"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a122 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a122\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a122"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a58 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317786 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a155 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a155\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a155"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a187 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a187\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a187"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a219 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a219\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a219"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a251 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a251\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a251"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a91 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a91\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a91"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a123 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a123\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a123"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a59 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317792 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a156 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a156\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a156"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a188 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a188\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a188"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a220 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a220\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a220"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a252 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a252\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a252"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a92 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a92\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a92"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a124 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a124\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a124"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a60 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a157 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a157\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a157"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a189 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a189\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a189"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a221 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a221\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a221"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a253 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a253\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a253"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a93 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a93\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a93"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a125 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a125\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317797 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a125"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a61 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a158 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a158\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a158"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a190 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a190\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a190"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a222 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a222\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a222"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a254 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a254\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a254"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a94 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a94\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a94"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a126 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a126\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a126"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a62 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317803 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a159 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a159\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 6577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a159"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a191 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a191\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 7889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a191"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a223 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a223\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 9201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a223"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a255 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a255\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 10513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a255"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a95 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a95\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 3953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a95"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a127 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a127\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 5265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a127"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a63 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/db/altsyncram_5mk2.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/memories/Memory.sv" 37 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 93 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925317807 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a63"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_vga " "No output dependent on input pin \"clk_vga\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925317933 "|Pipeline_SIMD|clk_vga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "go " "No output dependent on input pin \"go\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/processor/hdl/Pipeline_SIMD.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652925317933 "|Pipeline_SIMD|go"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652925317933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1240 " "Implemented 1240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652925317933 ""} { "Info" "ICUT_CUT_TM_OPINS" "180 " "Implemented 180 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652925317933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "800 " "Implemented 800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652925317933 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652925317933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652925317933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2434 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2434 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652925318333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 19:55:18 2022 " "Processing ended: Wed May 18 19:55:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652925318333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652925318333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652925318333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652925318333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652925328172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652925328172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 19:55:28 2022 " "Processing started: Wed May 18 19:55:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652925328172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652925328172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SIMD_Proc -c SIMD_Proc --netlist_type=sgate " "Command: quartus_npp SIMD_Proc -c SIMD_Proc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652925328172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1652925328593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652925330602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 19:55:30 2022 " "Processing ended: Wed May 18 19:55:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652925330602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652925330602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652925330602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652925330602 ""}
