<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r32353 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/accelerants/intel_extreme	src/add-ons/kernel/drivers/graphics/intel_extreme
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r32353%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/intel_extreme%0A%09src/add-ons/accelerants/intel_extreme%0A%09src/add-ons/kernel/drivers/graphics/intel_extreme&In-Reply-To=%3C200908141302.n7ED2sif002475%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="019212.html">
   <LINK REL="Next"  HREF="019220.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r32353 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/accelerants/intel_extreme	src/add-ons/kernel/drivers/graphics/intel_extreme</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r32353%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/intel_extreme%0A%09src/add-ons/accelerants/intel_extreme%0A%09src/add-ons/kernel/drivers/graphics/intel_extreme&In-Reply-To=%3C200908141302.n7ED2sif002475%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r32353 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/accelerants/intel_extreme	src/add-ons/kernel/drivers/graphics/intel_extreme">axeld at mail.berlios.de
       </A><BR>
    <I>Fri Aug 14 15:02:54 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="019212.html">[Haiku-commits] r32352 - in haiku/trunk:	headers/private/kernel/arch/arm src/system/boot/arch/arm	src/system/boot/platform/u-boot
</A></li>
        <LI>Next message: <A HREF="019220.html">[Haiku-commits] r32353 - in haiku/trunk: headers/private/graphics/intel_extreme src/add-ons/accelerants/intel_extreme src/add-ons/kernel/drivers/graphics/intel_extreme
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#19217">[ date ]</a>
              <a href="thread.html#19217">[ thread ]</a>
              <a href="subject.html#19217">[ subject ]</a>
              <a href="author.html#19217">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2009-08-14 15:02:52 +0200 (Fri, 14 Aug 2009)
New Revision: 32353
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=32353&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=32353&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h
   haiku/trunk/src/add-ons/accelerants/intel_extreme/Jamfile
   haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.cpp
   haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h
   haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp
   haiku/trunk/src/add-ons/accelerants/intel_extreme/overlay.cpp
   haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp
   haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp
   haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h
Log:
* Changed the way the device type is tested/set. There shouldn't be any functional
  changes.
* Minor cleanup.


Modified: haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h
===================================================================
--- haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h	2009-08-14 13:02:52 UTC (rev 32353)
@@ -1,5 +1,5 @@
 /*
- * Copyright 2006-2008, Haiku, Inc. All Rights Reserved.
+ * Copyright 2006-2009, Haiku, Inc. All Rights Reserved.
  * Distributed under the terms of the MIT License.
  *
  * Authors:
@@ -19,20 +19,61 @@
 #define VENDOR_ID_INTEL			0x8086
 
 #define INTEL_TYPE_FAMILY_MASK	0xf000
-#define INTEL_TYPE_GROUP_MASK	0x0fff
+#define INTEL_TYPE_GROUP_MASK	0xfff0
+#define INTEL_TYPE_MODEL_MASK	0xffff
+// families
 #define INTEL_TYPE_7xx			0x1000
 #define INTEL_TYPE_8xx			0x2000
 #define INTEL_TYPE_9xx			0x4000
-#define INTEL_TYPE_83x			(INTEL_TYPE_8xx | 0x0001)
-#define INTEL_TYPE_85x			(INTEL_TYPE_8xx | 0x0002)
-#define INTEL_TYPE_91x			(INTEL_TYPE_9xx | 0x0010)
-#define INTEL_TYPE_945			(INTEL_TYPE_9xx | 0x0020)
-#define INTEL_TYPE_965			(INTEL_TYPE_9xx | 0x0030)
-#define INTEL_TYPE_G33			(INTEL_TYPE_9xx | 0x0040)
+// groups
+#define INTEL_TYPE_83x			(INTEL_TYPE_8xx | 0x0010)
+#define INTEL_TYPE_85x			(INTEL_TYPE_8xx | 0x0020)
+#define INTEL_TYPE_91x			(INTEL_TYPE_9xx | 0x0040)
+#define INTEL_TYPE_94x			(INTEL_TYPE_9xx | 0x0080)
+#define INTEL_TYPE_96x			(INTEL_TYPE_9xx | 0x0100)
+#define INTEL_TYPE_Gxx			(INTEL_TYPE_9xx | 0x0200)
+// models
+#define INTEL_TYPE_MOBILE		0x0008
+#define INTEL_TYPE_915			(INTEL_TYPE_91x)
+#define INTEL_TYPE_945			(INTEL_TYPE_94x)
+#define INTEL_TYPE_945M			(INTEL_TYPE_94x | INTEL_TYPE_MOBILE)
+#define INTEL_TYPE_965			(INTEL_TYPE_96x)
+#define INTEL_TYPE_965M			(INTEL_TYPE_96x | INTEL_TYPE_MOBILE)
+#define INTEL_TYPE_G33			(INTEL_TYPE_Gxx)
 
 #define DEVICE_NAME				&quot;intel_extreme&quot;
 #define INTEL_ACCELERANT_NAME	&quot;intel_extreme.accelerant&quot;
 
+struct DeviceType {
+	uint32			type;
+
+	DeviceType(int t)
+	{
+		type = t;
+	}
+
+	DeviceType&amp; operator=(int t)
+	{
+		type = t;
+		return *this;
+	}
+
+	bool InFamily(uint32 family) const
+	{
+		return (type &amp; INTEL_TYPE_FAMILY_MASK) == family;
+	}
+
+	bool InGroup(uint32 group) const
+	{
+		return (type &amp; INTEL_TYPE_GROUP_MASK) == group;
+	}
+
+	bool IsModel(uint32 model) const
+	{
+		return (type &amp; INTEL_TYPE_MODEL_MASK) == model;
+	}
+};
+
 // info about PLL on graphics card
 struct pll_info {
 	uint32			reference_frequency;
@@ -48,7 +89,7 @@
 	uint32			size;
 	uint32			position;
 	uint32			space_left;
-	uint8			*base;
+	uint8*			base;
 };
 
 struct overlay_registers;
@@ -63,9 +104,9 @@
 	uint32			dpms_mode;
 
 	area_id			registers_area;			// area of memory mapped registers
-	uint8			*status_page;
+	uint8*			status_page;
 	addr_t			physical_status_page;
-	uint8			*graphics_memory;
+	uint8*			graphics_memory;
 	addr_t			physical_graphics_memory;
 	uint32			graphics_memory_size;
 
@@ -86,7 +127,7 @@
 	bool			hardware_cursor_enabled;
 	sem_id			vblank_sem;
 
-	uint8			*cursor_memory;
+	uint8*			cursor_memory;
 	addr_t			physical_cursor_memory;
 	uint32			cursor_buffer_offset;
 	uint32			cursor_format;
@@ -94,7 +135,7 @@
 	uint16			cursor_hot_x;
 	uint16			cursor_hot_y;
 
-	uint32			device_type;
+	DeviceType		device_type;
 	char			device_identifier[32];
 	struct pll_info	pll_info;
 };
@@ -220,7 +261,7 @@
 #define INTEL_DISPLAY_C_DIGITAL			0x61160
 #define INTEL_DISPLAY_LVDS_PORT			0x61180
 #define LVDS_POST2_RATE_SLOW			14 // PLL Divisors
-#define LVDS_POST2_RATE_FAST			7 
+#define LVDS_POST2_RATE_FAST			7
 #define LVDS_CLKB_POWER_MASK			(3 &lt;&lt; 4)
 #define LVDS_CLKB_POWER_UP				(3 &lt;&lt; 4)
 #define LVDS_PORT_EN					(1 &lt;&lt; 31)
@@ -575,19 +616,19 @@
 inline bool
 intel_uses_physical_overlay(intel_shared_info &amp;info)
 {
-	return info.device_type != INTEL_TYPE_G33;
+	return !info.device_type.InGroup(INTEL_TYPE_Gxx);
 }
 
 
 struct hardware_status {
 	uint32	interrupt_status_register;
 	uint32	_reserved0[3];
-	void	*primary_ring_head_storage;
+	void*	primary_ring_head_storage;
 	uint32	_reserved1[3];
-	void	*secondary_ring_0_head_storage;
-	void	*secondary_ring_1_head_storage;
+	void*	secondary_ring_0_head_storage;
+	void*	secondary_ring_1_head_storage;
 	uint32	_reserved2[2];
-	void	*binning_head_storage;
+	void*	binning_head_storage;
 	uint32	_reserved3[3];
 	uint32	store[1008];
 };

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/Jamfile	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/Jamfile	2009-08-14 13:02:52 UTC (rev 32353)
@@ -15,7 +15,7 @@
 	memory.cpp
 	mode.cpp
 	overlay.cpp
-	#overlay_3d_i965.cpp
+	overlay_3d_i965.cpp
 	: be libaccelerantscommon.a
 ;
 

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.cpp
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.cpp	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.cpp	2009-08-14 13:02:52 UTC (rev 32353)
@@ -1,5 +1,5 @@
 /*
- * Copyright 2006-2008, Haiku, Inc. All Rights Reserved.
+ * Copyright 2006-2009, Haiku, Inc. All Rights Reserved.
  * Distributed under the terms of the MIT License.
  *
  * Authors:
@@ -34,17 +34,19 @@
 
 
 class AreaCloner {
-	public:
-		AreaCloner();
-		~AreaCloner();
+public:
+							AreaCloner();
+							~AreaCloner();
 
-		area_id Clone(const char *name, void **_address, uint32 spec,
-					uint32 protection, area_id sourceArea);
-		status_t InitCheck() { return fArea &lt; B_OK ? (status_t)fArea : B_OK; }
-		void Keep();
+			area_id			Clone(const char *name, void **_address,
+								uint32 spec, uint32 protection,
+								area_id sourceArea);
+			status_t		InitCheck()
+								{ return fArea &lt; 0 ? (status_t)fArea : B_OK; }
+			void			Keep();
 
-	private:
-		area_id	fArea;
+private:
+			area_id			fArea;
 };
 
 
@@ -57,12 +59,12 @@
 
 AreaCloner::~AreaCloner()
 {
-	if (fArea &gt;= B_OK)
+	if (fArea &gt;= 0)
 		delete_area(fArea);
 }
 
 
-area_id 
+area_id
 AreaCloner::Clone(const char *name, void **_address, uint32 spec,
 	uint32 protection, area_id sourceArea)
 {
@@ -71,7 +73,7 @@
 }
 
 
-void 
+void
 AreaCloner::Keep()
 {
 	fArea = -1;
@@ -139,7 +141,7 @@
 		(gInfo-&gt;shared_info-&gt;graphics_memory
 		+ gInfo-&gt;shared_info-&gt;overlay_offset);
 
-	if (gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965) {
+	if (gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_96x)) {
 		// allocate some extra memory for the 3D context
 		if (intel_allocate_memory(INTEL_i965_3D_CONTEXT_SIZE,
 				B_APERTURE_NON_RESERVED, gInfo-&gt;context_base) == B_OK) {
@@ -181,7 +183,7 @@
 	TRACE((&quot;intel_init_accelerant()\n&quot;));
 
 	status_t status = init_common(device, false);
-	if (status != B_OK) 
+	if (status != B_OK)
 		return status;
 
 	intel_shared_info &amp;info = *gInfo-&gt;shared_info;
@@ -203,8 +205,10 @@
 
 	uint32 lvds = read32(INTEL_DISPLAY_LVDS_PORT);
 
-	// If we have an enabled display pipe we save the passed information and assume it is the valid panel size..
-	// Later we query for proper EDID info if it exists, or figure something else out.  (Default modes, etc.)
+	// If we have an enabled display pipe we save the passed information and
+	// assume it is the valid panel size..
+	// Later we query for proper EDID info if it exists, or figure something
+	// else out. (Default modes, etc.)
 	if ((lvds &amp; DISPLAY_PIPE_ENABLED) != 0) {
 		save_lvds_mode();
 		gInfo-&gt;head_mode |= HEAD_MODE_LVDS_PANEL;
@@ -212,7 +216,8 @@
 
 	TRACE((&quot;head detected: %d\n&quot;, gInfo-&gt;head_mode));
 	TRACE((&quot;adpa: %08lx, dova: %08lx, dovb: %08lx, lvds: %08lx\n&quot;,
-		read32(INTEL_DISPLAY_A_ANALOG_PORT), read32(INTEL_DISPLAY_A_DIGITAL_PORT),
+		read32(INTEL_DISPLAY_A_ANALOG_PORT),
+		read32(INTEL_DISPLAY_A_DIGITAL_PORT),
 		read32(INTEL_DISPLAY_B_DIGITAL_PORT), read32(INTEL_DISPLAY_LVDS_PORT)));
 
 	status = create_mode_list();
@@ -268,7 +273,7 @@
 	status = gInfo-&gt;mode_list_area = clone_area(
 		&quot;intel extreme cloned modes&quot;, (void **)&amp;gInfo-&gt;mode_list,
 		B_ANY_ADDRESS, B_READ_AREA, gInfo-&gt;shared_info-&gt;mode_list_area);
-	if (status &lt; B_OK) 
+	if (status &lt; B_OK)
 		goto err2;
 
 	return B_OK;
@@ -310,8 +315,7 @@
 	TRACE((&quot;intel_get_accelerant_device_info()\n&quot;));
 
 	info-&gt;version = B_ACCELERANT_VERSION;
-	strcpy(info-&gt;name,
-		(gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_7xx) != 0
+	strcpy(info-&gt;name, gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_7xx)
 		? &quot;Intel Extreme Graphics 1&quot; : &quot;Intel Extreme Graphics 2&quot;);
 	strcpy(info-&gt;chipset, gInfo-&gt;shared_info-&gt;device_identifier);
 	strcpy(info-&gt;serial_no, &quot;None&quot;);

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h	2009-08-14 13:02:52 UTC (rev 32353)
@@ -82,6 +82,8 @@
 status_t intel_release_overlay(overlay_token overlayToken);
 status_t intel_configure_overlay(overlay_token overlayToken, const overlay_buffer *buffer,
 			const overlay_window *window, const overlay_view *view);
+status_t i965_configure_overlay(overlay_token overlayToken, const overlay_buffer *buffer,
+			const overlay_window *window, const overlay_view *view);
 
 #ifdef __cplusplus
 }

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp	2009-08-14 13:02:52 UTC (rev 32353)
@@ -88,7 +88,7 @@
 	uint32 ioRegister = (uint32)cookie;
 	uint32 value;
 
-	if (gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_83x) {
+	if (gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_83x)) {
 		// on these chips, the reserved values are fixed
 		value = 0;
 	} else {
@@ -130,7 +130,7 @@
 		surfaceRegister = INTEL_DISPLAY_B_SURFACE;
 	}
 
-	if (sharedInfo.device_type == INTEL_TYPE_965) {
+	if (sharedInfo.device_type.InGroup(INTEL_TYPE_96x)) {
 		write32(baseRegister, mode.v_display_start * sharedInfo.bytes_per_row
 			+ mode.h_display_start * (sharedInfo.bits_per_pixel + 7) / 8);
 		read32(baseRegister);
@@ -217,7 +217,7 @@
 	// Note, the limits are taken from the X driver; they have not yet been
 	// tested
 
-	if ((gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_9xx) != 0) {
+	if (gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_9xx)) {
 		// TODO: support LVDS output limits as well
 		// (Update: Output limits are adjusted in the computation (post2=7/14))
 		// Should move them here!
@@ -356,7 +356,7 @@
 	pll_limits limits;
 	get_pll_limits(limits);
 
-	if ((gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_9xx) != 0) {
+	if (gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_9xx)) {
 		divisors.post1 = (pll &amp; DISPLAY_PLL_9xx_POST1_DIVISOR_MASK)
 			&gt;&gt; DISPLAY_PLL_POST1_DIVISOR_SHIFT;
 
@@ -596,7 +596,7 @@
 	write32(INTEL_VGA_DISPLAY_CONTROL, VGA_DISPLAY_DISABLED);
 	read32(INTEL_VGA_DISPLAY_CONTROL);
 
-	if (gInfo-&gt;shared_info-&gt;device_type != INTEL_TYPE_85x) {
+	if (gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_85x)) {
 	}
 
 	if ((gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL) != 0) {
@@ -604,7 +604,7 @@
 		compute_pll_divisors(target, divisors, true);
 
 		uint32 dpll = DISPLAY_PLL_NO_VGA_CONTROL;
-		if ((gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_9xx) != 0) {
+		if (gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_9xx)) {
 			 dpll |= LVDS_PLL_MODE_LVDS;
 			 	// DPLL mode LVDS for i915+
 		}
@@ -632,9 +632,12 @@
 
 		if ((dpll &amp; DISPLAY_PLL_ENABLED) != 0) {
 			write32(INTEL_DISPLAY_B_PLL_DIVISOR_0,
-				(((divisors.n - 2) &lt;&lt; DISPLAY_PLL_N_DIVISOR_SHIFT) &amp; DISPLAY_PLL_N_DIVISOR_MASK)
-				| (((divisors.m1 - 2) &lt;&lt; DISPLAY_PLL_M1_DIVISOR_SHIFT) &amp; DISPLAY_PLL_M1_DIVISOR_MASK)
-				| (((divisors.m2 - 2) &lt;&lt; DISPLAY_PLL_M2_DIVISOR_SHIFT) &amp; DISPLAY_PLL_M2_DIVISOR_MASK));
+				(((divisors.n - 2) &lt;&lt; DISPLAY_PLL_N_DIVISOR_SHIFT)
+					&amp; DISPLAY_PLL_N_DIVISOR_MASK)
+				| (((divisors.m1 - 2) &lt;&lt; DISPLAY_PLL_M1_DIVISOR_SHIFT)
+					&amp; DISPLAY_PLL_M1_DIVISOR_MASK)
+				| (((divisors.m2 - 2) &lt;&lt; DISPLAY_PLL_M2_DIVISOR_SHIFT)
+					&amp; DISPLAY_PLL_M2_DIVISOR_MASK));
 			write32(INTEL_DISPLAY_B_PLL, dpll &amp; ~DISPLAY_PLL_ENABLED);
 			read32(INTEL_DISPLAY_B_PLL);
 			spin(150);
@@ -657,9 +660,12 @@
 		read32(INTEL_DISPLAY_LVDS_PORT);
 
 		write32(INTEL_DISPLAY_B_PLL_DIVISOR_0,
-			(((divisors.n - 2) &lt;&lt; DISPLAY_PLL_N_DIVISOR_SHIFT) &amp; DISPLAY_PLL_N_DIVISOR_MASK)
-			| (((divisors.m1 - 2) &lt;&lt; DISPLAY_PLL_M1_DIVISOR_SHIFT) &amp; DISPLAY_PLL_M1_DIVISOR_MASK)
-			| (((divisors.m2 - 2) &lt;&lt; DISPLAY_PLL_M2_DIVISOR_SHIFT) &amp; DISPLAY_PLL_M2_DIVISOR_MASK));
+			(((divisors.n - 2) &lt;&lt; DISPLAY_PLL_N_DIVISOR_SHIFT)
+				&amp; DISPLAY_PLL_N_DIVISOR_MASK)
+			| (((divisors.m1 - 2) &lt;&lt; DISPLAY_PLL_M1_DIVISOR_SHIFT)
+				&amp; DISPLAY_PLL_M1_DIVISOR_MASK)
+			| (((divisors.m2 - 2) &lt;&lt; DISPLAY_PLL_M2_DIVISOR_SHIFT)
+				&amp; DISPLAY_PLL_M2_DIVISOR_MASK));
 
 		write32(INTEL_DISPLAY_B_PLL, dpll);
 		read32(INTEL_DISPLAY_B_PLL);
@@ -667,7 +673,7 @@
 		// Wait for the clocks to stabilize
 		spin(150);
 
-		if (gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965) {
+		if (gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_96x)) {
 			float adjusted = ((referenceClock * divisors.m) / divisors.n)
 				/ divisors.post;
 			uint32 pixelMultiply = uint32(adjusted
@@ -718,8 +724,9 @@
 			| (((divisors.m2 - 2) &lt;&lt; DISPLAY_PLL_M2_DIVISOR_SHIFT) &amp; DISPLAY_PLL_M2_DIVISOR_MASK));
 
 		uint32 pll = DISPLAY_PLL_ENABLED | DISPLAY_PLL_NO_VGA_CONTROL;
-		if ((gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_9xx) != 0) {
-			pll |= ((1 &lt;&lt; (divisors.post1 - 1)) &lt;&lt; DISPLAY_PLL_POST1_DIVISOR_SHIFT)
+		if (gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_9xx)) {
+			pll |= ((1 &lt;&lt; (divisors.post1 - 1))
+					&lt;&lt; DISPLAY_PLL_POST1_DIVISOR_SHIFT)
 				&amp; DISPLAY_PLL_9xx_POST1_DIVISOR_MASK;
 //			pll |= ((divisors.post1 - 1) &lt;&lt; DISPLAY_PLL_POST1_DIVISOR_SHIFT)
 //				&amp; DISPLAY_PLL_9xx_POST1_DIVISOR_MASK;
@@ -728,7 +735,7 @@
 
 			pll |= DISPLAY_PLL_MODE_ANALOG;
 
-			if (gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965)
+			if (gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_96x))
 				pll |= 6 &lt;&lt; DISPLAY_PLL_PULSE_PHASE_SHIFT;
 		} else {
 			if (!divisors.post2_high)
@@ -834,7 +841,7 @@
 	pll_limits limits;
 	get_pll_limits(limits);
 
-	if ((gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_9xx) != 0) {
+	if (gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_9xx)) {
 		divisors.post1 = (pll &amp; DISPLAY_PLL_9xx_POST1_DIVISOR_MASK)
 			&gt;&gt; DISPLAY_PLL_POST1_DIVISOR_SHIFT;
 
@@ -856,8 +863,10 @@
 	divisors.m = 5 * divisors.m1 + divisors.m2;
 	divisors.post = divisors.post1 * divisors.post2;
 
-	float referenceClock = gInfo-&gt;shared_info-&gt;pll_info.reference_frequency / 1000.0f;
-	float pixelClock = ((referenceClock * divisors.m) / divisors.n) / divisors.post;
+	float referenceClock
+		= gInfo-&gt;shared_info-&gt;pll_info.reference_frequency / 1000.0f;
+	float pixelClock
+		= ((referenceClock * divisors.m) / divisors.n) / divisors.post;
 
 	// timing
 

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/overlay.cpp
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/overlay.cpp	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/overlay.cpp	2009-08-14 13:02:52 UTC (rev 32353)
@@ -227,7 +227,7 @@
 update_overlay(bool updateCoefficients)
 {
 	if (!gInfo-&gt;shared_info-&gt;overlay_active
-		|| gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965)
+		|| gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_965))
 		return;
 
 	QueueCommands queue(gInfo-&gt;shared_info-&gt;primary_ring_buffer);
@@ -249,7 +249,7 @@
 show_overlay(void)
 {
 	if (gInfo-&gt;shared_info-&gt;overlay_active
-		|| gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965)
+		|| gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_965))
 		return;
 
 	gInfo-&gt;shared_info-&gt;overlay_active = true;
@@ -269,7 +269,7 @@
 hide_overlay(void)
 {
 	if (!gInfo-&gt;shared_info-&gt;overlay_active
-		|| gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965)
+		|| gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_965))
 		return;
 
 	overlay_registers *registers = gInfo-&gt;overlay_registers;
@@ -315,7 +315,7 @@
 	static const uint32 kSupportedi965Spaces[] = {B_YCbCr422, 0};
 	intel_shared_info &amp;sharedInfo = *gInfo-&gt;shared_info;
 
-	if (sharedInfo.device_type == INTEL_TYPE_965)
+	if (sharedInfo.device_type.InGroup(INTEL_TYPE_96x))
 		return kSupportedi965Spaces;
 
 	return kSupportedSpaces;
@@ -368,7 +368,7 @@
 	// alloc graphics mem
 
 	int32 alignment = 0x3f;
-	if (sharedInfo.device_type == INTEL_TYPE_965)
+	if (sharedInfo.device_type.InGroup(INTEL_TYPE_965))
 		alignment = 0xff;
 
 	overlay_buffer *buffer = &amp;overlay-&gt;buffer;
@@ -384,7 +384,7 @@
 		return NULL;
 	}
 
-	if (sharedInfo.device_type == INTEL_TYPE_965) {
+	if (sharedInfo.device_type.InGroup(INTEL_TYPE_965)) {
 		status = intel_allocate_memory(INTEL_i965_OVERLAY_STATE_SIZE,
 			B_APERTURE_NON_RESERVED, overlay-&gt;state_base);
 		if (status &lt; B_OK) {
@@ -425,7 +425,7 @@
 		hide_overlay();
 
 	intel_free_memory(overlay-&gt;buffer_base);
-	if (gInfo-&gt;shared_info-&gt;device_type == INTEL_TYPE_965)
+	if (gInfo-&gt;shared_info-&gt;device_type.InGroup(INTEL_TYPE_965))
 		intel_free_memory(overlay-&gt;state_base);
 	free(overlay);
 
@@ -600,33 +600,42 @@
 
 		// we need to offset the overlay view to adapt it to the clipping
 		// (in addition to whatever offset is desired already)
-		left = view-&gt;h_start - (int32)((window-&gt;h_start - left) * (horizontalScale / 4096.0) + 0.5);
-		top = view-&gt;v_start - (int32)((window-&gt;v_start - top) * (verticalScale / 4096.0) + 0.5);
+		left = view-&gt;h_start - (int32)((window-&gt;h_start - left)
+			* (horizontalScale / 4096.0) + 0.5);
+		top = view-&gt;v_start - (int32)((window-&gt;v_start - top)
+			* (verticalScale / 4096.0) + 0.5);
 		right = view-&gt;h_start + view-&gt;width;
 		bottom = view-&gt;v_start + view-&gt;height;
 
 		gInfo-&gt;overlay_position_buffer_offset = buffer-&gt;bytes_per_row * top
 			+ left * bytesPerPixel;
 
-		// Note: in non-planar mode, you *must* not program the source width/height
-		// UV registers - they must stay cleared, or the chip is doing strange stuff.
-		// On the other hand, you have to program the UV scaling registers, or the
-		// result will be wrong, too.
+		// Note: in non-planar mode, you *must* not program the source
+		// width/height UV registers - they must stay cleared, or the chip is
+		// doing strange stuff.
+		// On the other hand, you have to program the UV scaling registers, or
+		// the result will be wrong, too.
 		registers-&gt;source_width_rgb = right - left;
 		registers-&gt;source_height_rgb = bottom - top;
-		if ((gInfo-&gt;shared_info-&gt;device_type &amp; INTEL_TYPE_8xx) != 0) {
-			registers-&gt;source_bytes_per_row_rgb = (((overlay-&gt;buffer_offset + (view-&gt;width &lt;&lt; 1)
-				+ 0x1f) &gt;&gt; 5) - (overlay-&gt;buffer_offset &gt;&gt; 5) - 1) &lt;&lt; 2;
+		if (gInfo-&gt;shared_info-&gt;device_type.InFamily(INTEL_TYPE_8xx)) {
+			registers-&gt;source_bytes_per_row_rgb = (((overlay-&gt;buffer_offset
+				+ (view-&gt;width &lt;&lt; 1) + 0x1f) &gt;&gt; 5)
+				- (overlay-&gt;buffer_offset &gt;&gt; 5) - 1) &lt;&lt; 2;
 		} else {
-			registers-&gt;source_bytes_per_row_rgb = ((((overlay-&gt;buffer_offset + (view-&gt;width &lt;&lt; 1)
-				+ 0x3f) &gt;&gt; 6) - (overlay-&gt;buffer_offset &gt;&gt; 6) &lt;&lt; 1) - 1) &lt;&lt; 2;
+			registers-&gt;source_bytes_per_row_rgb = ((((overlay-&gt;buffer_offset
+				+ (view-&gt;width &lt;&lt; 1) + 0x3f) &gt;&gt; 6)
+				- (overlay-&gt;buffer_offset &gt;&gt; 6) &lt;&lt; 1) - 1) &lt;&lt; 2;
 		}
 
 		// horizontal scaling
-		registers-&gt;scale_rgb.horizontal_downscale_factor = horizontalScale &gt;&gt; 12;
-		registers-&gt;scale_rgb.horizontal_scale_fraction = horizontalScale &amp; 0xfff;
-		registers-&gt;scale_uv.horizontal_downscale_factor = horizontalScaleUV &gt;&gt; 12;
-		registers-&gt;scale_uv.horizontal_scale_fraction = horizontalScaleUV &amp; 0xfff;
+		registers-&gt;scale_rgb.horizontal_downscale_factor
+			= horizontalScale &gt;&gt; 12;
+		registers-&gt;scale_rgb.horizontal_scale_fraction
+			= horizontalScale &amp; 0xfff;
+		registers-&gt;scale_uv.horizontal_downscale_factor
+			= horizontalScaleUV &gt;&gt; 12;
+		registers-&gt;scale_uv.horizontal_scale_fraction
+			= horizontalScaleUV &amp; 0xfff;
 
 		// vertical scaling
 		registers-&gt;scale_rgb.vertical_scale_fraction = verticalScale &amp; 0xfff;
@@ -635,7 +644,8 @@
 		registers-&gt;vertical_scale_uv = verticalScaleUV &gt;&gt; 12;
 
 		TRACE((&quot;scale: h = %ld.%ld, v = %ld.%ld\n&quot;, horizontalScale &gt;&gt; 12,
-			horizontalScale &amp; 0xfff, verticalScale &gt;&gt; 12, verticalScale &amp; 0xfff));
+			horizontalScale &amp; 0xfff, verticalScale &gt;&gt; 12,
+			verticalScale &amp; 0xfff));
 
 		if (verticalScale != gInfo-&gt;last_vertical_overlay_scale
 			|| horizontalScale != gInfo-&gt;last_horizontal_overlay_scale) {
@@ -646,16 +656,18 @@
 			update_coefficients(NUM_HORIZONTAL_TAPS, horizontalScale / 4096.0,
 				true, true, coefficients);
 
-			phase_coefficient coefficientsUV[NUM_HORIZONTAL_UV_TAPS * NUM_PHASES];
-			update_coefficients(NUM_HORIZONTAL_UV_TAPS, horizontalScaleUV / 4096.0,
-				true, false, coefficientsUV);
+			phase_coefficient coefficientsUV[
+				NUM_HORIZONTAL_UV_TAPS * NUM_PHASES];
+			update_coefficients(NUM_HORIZONTAL_UV_TAPS,
+				horizontalScaleUV / 4096.0, true, false, coefficientsUV);
 
 			int32 pos = 0;
 			for (int32 i = 0; i &lt; NUM_PHASES; i++) {
 				for (int32 j = 0; j &lt; NUM_HORIZONTAL_TAPS; j++) {
-					registers-&gt;horizontal_coefficients_rgb[pos] = coefficients[pos].sign &lt;&lt; 15
-						| coefficients[pos].exponent &lt;&lt; 12
-						| coefficients[pos].mantissa;
+					registers-&gt;horizontal_coefficients_rgb[pos]
+						= coefficients[pos].sign &lt;&lt; 15
+							| coefficients[pos].exponent &lt;&lt; 12
+							| coefficients[pos].mantissa;
 					pos++;
 				}
 			}
@@ -663,9 +675,10 @@
 			pos = 0;
 			for (int32 i = 0; i &lt; NUM_PHASES; i++) {
 				for (int32 j = 0; j &lt; NUM_HORIZONTAL_UV_TAPS; j++) {
-					registers-&gt;horizontal_coefficients_uv[pos] = coefficientsUV[pos].sign &lt;&lt; 15
-						| coefficientsUV[pos].exponent &lt;&lt; 12
-						| coefficientsUV[pos].mantissa;
+					registers-&gt;horizontal_coefficients_uv[pos]
+						= coefficientsUV[pos].sign &lt;&lt; 15
+							| coefficientsUV[pos].exponent &lt;&lt; 12
+							| coefficientsUV[pos].mantissa;
 					pos++;
 				}
 			}
@@ -683,11 +696,13 @@
 
 	// program buffer
 
-	registers-&gt;buffer_rgb0 = overlay-&gt;buffer_offset + gInfo-&gt;overlay_position_buffer_offset;
+	registers-&gt;buffer_rgb0
+		= overlay-&gt;buffer_offset + gInfo-&gt;overlay_position_buffer_offset;
 	registers-&gt;stride_rgb = buffer-&gt;bytes_per_row;
 
-	registers-&gt;mirroring_mode = (window-&gt;flags &amp; B_OVERLAY_HORIZONTAL_MIRRORING) != 0
-		? OVERLAY_MIRROR_HORIZONTAL : OVERLAY_MIRROR_NORMAL;
+	registers-&gt;mirroring_mode
+		= (window-&gt;flags &amp; B_OVERLAY_HORIZONTAL_MIRRORING) != 0
+			? OVERLAY_MIRROR_HORIZONTAL : OVERLAY_MIRROR_NORMAL;
 	registers-&gt;ycbcr422_order = 0;
 
 	if (!gInfo-&gt;shared_info-&gt;overlay_active) {

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp	2009-08-14 13:02:52 UTC (rev 32353)
@@ -48,9 +48,9 @@
 	{0x2592, INTEL_TYPE_91x, &quot;i915GM&quot;},
 	{0x2772, INTEL_TYPE_945, &quot;i945G&quot;},
 	{0x27a2, INTEL_TYPE_945, &quot;i945GM&quot;},
-	{0x27ae, INTEL_TYPE_945, &quot;i945GME&quot;},
+	{0x27ae, INTEL_TYPE_945M, &quot;i945GME&quot;},
 	{0x29a2, INTEL_TYPE_965, &quot;i965G&quot;},
-	{0x2a02, INTEL_TYPE_965, &quot;i965GM&quot;},
+	{0x2a02, INTEL_TYPE_965M, &quot;i965GM&quot;},
 	{0x29b2, INTEL_TYPE_G33, &quot;G33G&quot;},
 	{0x29c2, INTEL_TYPE_G33, &quot;Q35G&quot;},
 	{0x29d2, INTEL_TYPE_G33, &quot;Q33G&quot;},

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp	2009-08-14 13:02:52 UTC (rev 32353)
@@ -1,5 +1,5 @@
 /*
- * Copyright 2006-2008, Haiku, Inc. All Rights Reserved.
+ * Copyright 2006-2009, Haiku, Inc. All Rights Reserved.
  * Distributed under the terms of the MIT License.
  *
  * Authors:
@@ -193,9 +193,9 @@
 
 	int fbIndex = 0;
 	int mmioIndex = 1;
-	if ((info.device_type &amp; INTEL_TYPE_9xx) != 0) {
-		// for some reason Intel saw the need to change the order of the mappings
-		// with the introduction of the i9xx family
+	if (info.device_type.InFamily(INTEL_TYPE_9xx)) {
+		// For some reason Intel saw the need to change the order of the
+		// mappings with the introduction of the i9xx family
 		mmioIndex = 0;
 		fbIndex = 2;
 	}
@@ -263,13 +263,15 @@
 	info.shared_info-&gt;frame_buffer = 0;
 	info.shared_info-&gt;dpms_mode = B_DPMS_ON;
 
-	if ((info.device_type &amp; INTEL_TYPE_9xx) != 0) {
+	if (info.device_type.InFamily(INTEL_TYPE_9xx)) {
 		info.shared_info-&gt;pll_info.reference_frequency = 96000;	// 96 kHz
-		info.shared_info-&gt;pll_info.max_frequency = 400000;		// 400 MHz RAM DAC speed
+		info.shared_info-&gt;pll_info.max_frequency = 400000;
+			// 400 MHz RAM DAC speed
 		info.shared_info-&gt;pll_info.min_frequency = 20000;		// 20 MHz
 	} else {
 		info.shared_info-&gt;pll_info.reference_frequency = 48000;	// 48 kHz
-		info.shared_info-&gt;pll_info.max_frequency = 350000;		// 350 MHz RAM DAC speed
+		info.shared_info-&gt;pll_info.max_frequency = 350000;
+			// 350 MHz RAM DAC speed
 		info.shared_info-&gt;pll_info.min_frequency = 25000;		// 25 MHz
 	}
 

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h	2009-08-14 12:40:16 UTC (rev 32352)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h	2009-08-14 13:02:52 UTC (rev 32353)
@@ -21,27 +21,27 @@
 	int32			open_count;
 	status_t		init_status;
 	int32			id;
-	pci_info		*pci;
+	pci_info*		pci;
 	addr_t			aperture_base;
 	aperture_id		aperture;
-	uint8			*registers;
+	uint8*			registers;
 	area_id			registers_area;
-	struct intel_shared_info *shared_info;
+	struct intel_shared_info* shared_info;
 	area_id			shared_area;
 
-	struct overlay_registers *overlay_registers;
+	struct overlay_registers* overlay_registers;
 
 	bool			fake_interrupts;
 
-	const char		*device_identifier;
-	uint32			device_type;
+	const char*		device_identifier;
+	DeviceType		device_type;
 };
 
-extern status_t intel_free_memory(intel_info &amp;info, addr_t offset);
-extern status_t intel_allocate_memory(intel_info &amp;info, size_t size,
-	size_t alignment, uint32 flags, addr_t *_offset,
-	addr_t *_physicalBase = NULL);
-extern status_t intel_extreme_init(intel_info &amp;info);
-extern void intel_extreme_uninit(intel_info &amp;info);
+extern status_t intel_free_memory(intel_info&amp; info, addr_t offset);
+extern status_t intel_allocate_memory(intel_info&amp; info, size_t size,
+	size_t alignment, uint32 flags, addr_t* _offset,
+	addr_t* _physicalBase = NULL);
+extern status_t intel_extreme_init(intel_info&amp; info);
+extern void intel_extreme_uninit(intel_info&amp; info);
 
 #endif  /* INTEL_EXTREME_PRIVATE_H */


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="019212.html">[Haiku-commits] r32352 - in haiku/trunk:	headers/private/kernel/arch/arm src/system/boot/arch/arm	src/system/boot/platform/u-boot
</A></li>
	<LI>Next message: <A HREF="019220.html">[Haiku-commits] r32353 - in haiku/trunk: headers/private/graphics/intel_extreme src/add-ons/accelerants/intel_extreme src/add-ons/kernel/drivers/graphics/intel_extreme
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#19217">[ date ]</a>
              <a href="thread.html#19217">[ thread ]</a>
              <a href="subject.html#19217">[ subject ]</a>
              <a href="author.html#19217">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
