<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="SIM_behav.wdb" id="1">
         <top_modules>
            <top_module name="SIM" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5078454862fs"></ZoomStartTime>
      <ZoomEndTime time="5284309028fs"></ZoomEndTime>
      <Cursor1Time time="5250000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="118"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/SIM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myPC/curPC" type="array">
      <obj_property name="ElementShortName">curPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">curPC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myInsReg/InsOut" type="array">
      <obj_property name="ElementShortName">InsOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">InsOut[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/ALUA" type="array">
      <obj_property name="ElementShortName">ALUA[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/ALUB" type="array">
      <obj_property name="ElementShortName">ALUB[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/ALUResult" type="array">
      <obj_property name="ElementShortName">ALUResult[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUResult[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="vbus12" type="vbus">
      <obj_property name="label">Data[2]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/SIM/myCPU/myDateReg/DataMem[8]" type="array">
         <obj_property name="ElementShortName">[8][7:0]</obj_property>
         <obj_property name="ObjectShortName">[8][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/SIM/myCPU/myDateReg/DataMem[9]" type="array">
         <obj_property name="ElementShortName">[9][7:0]</obj_property>
         <obj_property name="ObjectShortName">[9][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/SIM/myCPU/myDateReg/DataMem[10]" type="array">
         <obj_property name="ElementShortName">[10][7:0]</obj_property>
         <obj_property name="ObjectShortName">[10][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/SIM/myCPU/myDateReg/DataMem[11]" type="array">
         <obj_property name="ElementShortName">[11][7:0]</obj_property>
         <obj_property name="ObjectShortName">[11][7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myDateReg/DataOut" type="array">
      <obj_property name="ElementShortName">DataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataOut[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myIR/IRWre" type="logic">
      <obj_property name="ElementShortName">IRWre</obj_property>
      <obj_property name="ObjectShortName">IRWre</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myCtrUnit/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myIR/out" type="array">
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myALU/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider236">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myRegister/Reg[1]" type="array">
      <obj_property name="ElementShortName">[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">[1][31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myRegister/Reg[2]" type="array">
      <obj_property name="ElementShortName">[2][31:0]</obj_property>
      <obj_property name="ObjectShortName">[2][31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myRegister/Reg[3]" type="array">
      <obj_property name="ElementShortName">[3][31:0]</obj_property>
      <obj_property name="ObjectShortName">[3][31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myRegister/Reg[4]" type="array">
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">[4][31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SIM/myCPU/myRegister/Reg[31]" type="array">
      <obj_property name="ElementShortName">[31][31:0]</obj_property>
      <obj_property name="ObjectShortName">[31][31:0]</obj_property>
   </wvobject>
</wave_config>
