	component system is
		port (
			clk_clk                          : in  std_logic                    := 'X'; -- clk
			reset_reset_n                    : in  std_logic                    := 'X'; -- reset_n
			hex_0_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_1_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_2_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_3_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_4_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_5_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_6_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			hex_7_external_connection_export : out std_logic_vector(6 downto 0)         -- export
		);
	end component system;

