
*** Running vivado
    with args -log kaydirmali_saklayici.vds -m64 -mode batch -messageDb vivado.pb -source kaydirmali_saklayici.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source kaydirmali_saklayici.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k70tfbg676-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Hakan/Documents/VHDL_Proje/kaydirmali_saklayici/kaydirmali_saklayici.cache/wt [current_project]
# set_property parent.project_path C:/Users/Hakan/Documents/VHDL_Proje/kaydirmali_saklayici/kaydirmali_saklayici.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib C:/Users/Hakan/Documents/VHDL_Proje/kaydirmali_saklayici/kaydirmali_saklayici.srcs/sources_1/new/kaydirmali_saklayici.vhd
# catch { write_hwdef -file kaydirmali_saklayici.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top kaydirmali_saklayici -part xc7k70tfbg676-1
Command: synth_design -top kaydirmali_saklayici -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 233.930 ; gain = 72.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kaydirmali_saklayici' [C:/Users/Hakan/Documents/VHDL_Proje/kaydirmali_saklayici/kaydirmali_saklayici.srcs/sources_1/new/kaydirmali_saklayici.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'kaydirmali_saklayici' (1#1) [C:/Users/Hakan/Documents/VHDL_Proje/kaydirmali_saklayici/kaydirmali_saklayici.srcs/sources_1/new/kaydirmali_saklayici.vhd:13]
TclStackFree: incorrect freePtr. Call out of sequence?
