# //  QuestaSim-64 6.5f Jun 16 2010 Linux 3.13.0-39-generic
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project SingleCycleArm
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.regfile
# Loading work.arm_barrel_shift
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/SingleCycleARM/lab2/wave.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# Break key hit 
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
# Break key hit 
restart
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.arm_barrel_shift
# Loading work.register
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
run
# === Simulation Cycle                  250 ===
# [pc=00400004, inst=e3a010ff] [reset=0, halted=0]
run
run
# === Simulation Cycle                  350 ===
# [pc=00400008, inst=e0812001] [reset=0, halted=0]
run
run
# === Simulation Cycle                  450 ===
# [pc=0040000c, inst=e0823002] [reset=0, halted=0]
run
run
# === Simulation Cycle                  550 ===
# [pc=00400010, inst=e2834803] [reset=0, halted=0]
run
quit -sim
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_core.sv was successful.
# Compile of arm_decode.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 7 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.regfile
# Loading work.arm_barrel_shift
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/SingleCycleARM/lab2/wave.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
run
# === Simulation Cycle                  250 ===
# [pc=00400004, inst=e3a010ff] [reset=0, halted=0]
run
run
# === Simulation Cycle                  350 ===
# [pc=00400008, inst=e0812001] [reset=0, halted=0]
run
run
# === Simulation Cycle                  450 ===
# [pc=0040000c, inst=e0823002] [reset=0, halted=0]
run
run
# === Simulation Cycle                  550 ===
# [pc=00400010, inst=e2834803] [reset=0, halted=0]
run
quit -sim
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_core.sv was successful.
# Compile of arm_decode.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 7 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.regfile
# Loading work.arm_barrel_shift
# Loading work.register
# Loading work.arm_mem
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
restart
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.arm_barrel_shift
# Loading work.register
do /home/tong/myProject/SingleCycleARM/lab2/wave.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
run
# === Simulation Cycle                  250 ===
# [pc=00400004, inst=e3a010ff] [reset=0, halted=0]
run
run
# === Simulation Cycle                  350 ===
# [pc=00400008, inst=e0812001] [reset=0, halted=0]
run
run
# === Simulation Cycle                  450 ===
# [pc=0040000c, inst=e0823002] [reset=0, halted=0]
run
run
# === Simulation Cycle                  550 ===
# [pc=00400010, inst=e2834803] [reset=0, halted=0]
run
run
# === Simulation Cycle                  650 ===
# [pc=00400014, inst=e5801000] [reset=0, halted=0]
run
add wave \
{sim/:testbench:core:alu_or_mac } 
quit -sim
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_core.sv was successful.
# Compile of arm_decode.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 7 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.regfile
# Loading work.arm_barrel_shift
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/SingleCycleARM/lab2/wave.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
run
# === Simulation Cycle                  250 ===
# [pc=00400004, inst=e3a010ff] [reset=0, halted=0]
run
run
# === Simulation Cycle                  350 ===
# [pc=00400008, inst=e0812001] [reset=0, halted=0]
run
run
# === Simulation Cycle                  450 ===
# [pc=0040000c, inst=e0823002] [reset=0, halted=0]
run
run
# === Simulation Cycle                  550 ===
# [pc=00400010, inst=e2834803] [reset=0, halted=0]
run
run
# === Simulation Cycle                  650 ===
# [pc=00400014, inst=e5801000] [reset=0, halted=0]
run
run
# === Simulation Cycle                  750 ===
# [pc=00400018, inst=e5802004] [reset=0, halted=0]
run
run
# === Simulation Cycle                  850 ===
# [pc=0040001c, inst=e5803008] [reset=0, halted=0]
run
run
# === Simulation Cycle                  950 ===
# [pc=00400020, inst=e580400c] [reset=0, halted=0]
add wave \
{sim/:testbench:core:mem_addr } 
add wave \
{sim/:testbench:core:mem_data_in } 
add wave \
{sim/:testbench:core:mem_write_en } 
restart
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.arm_barrel_shift
# Loading work.register
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
run
# === Simulation Cycle                  250 ===
# [pc=00400004, inst=e3a010ff] [reset=0, halted=0]
run
run
# === Simulation Cycle                  350 ===
# [pc=00400008, inst=e0812001] [reset=0, halted=0]
run
run
# === Simulation Cycle                  450 ===
# [pc=0040000c, inst=e0823002] [reset=0, halted=0]
run
run
# === Simulation Cycle                  550 ===
# [pc=00400010, inst=e2834803] [reset=0, halted=0]
run
run
# === Simulation Cycle                  650 ===
# [pc=00400014, inst=e5801000] [reset=0, halted=0]
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tong/myProject/SingleCycleARM/lab2/wave.do
quit -sim
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_core.sv was successful.
# Compile of arm_decode.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 7 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_core
# Loading work.arm_alu
# Loading work.arm_decode
# Loading work.arm_control
# Loading work.arm_mac
# Loading work.regfile
# Loading work.arm_barrel_shift
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/SingleCycleARM/lab2/wave.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(222)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(223)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/SingleCycleARM/lab2/447src/arm_mem.v(224)
#    Time: 0 fs  Iteration: 1  Instance: :testbench:Memory
run
run
# === Simulation Cycle                  150 ===
# [pc=00400000, inst=e3a00201] [reset=0, halted=0]
run
run
# === Simulation Cycle                  250 ===
# [pc=00400004, inst=e3a010ff] [reset=0, halted=0]
run
run
# === Simulation Cycle                  350 ===
# [pc=00400008, inst=e0812001] [reset=0, halted=0]
run
run
# === Simulation Cycle                  450 ===
# [pc=0040000c, inst=e0823002] [reset=0, halted=0]
run
run
# === Simulation Cycle                  550 ===
# [pc=00400010, inst=e2834803] [reset=0, halted=0]
run
run
# === Simulation Cycle                  650 ===
# [pc=00400014, inst=e5801000] [reset=0, halted=0]
run
run
# === Simulation Cycle                  750 ===
# [pc=00400018, inst=e5802004] [reset=0, halted=0]
run
run
# === Simulation Cycle                  850 ===
# [pc=0040001c, inst=e5803008] [reset=0, halted=0]
run
run
# === Simulation Cycle                  950 ===
# [pc=00400020, inst=e580400c] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1050 ===
# [pc=00400024, inst=e5905000] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1150 ===
# [pc=00400028, inst=e5906004] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1250 ===
# [pc=0040002c, inst=e5907008] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1350 ===
# [pc=00400030, inst=e590800c] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1450 ===
# [pc=00400034, inst=e3a010be] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1550 ===
# [pc=00400038, inst=e5c05001] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1650 ===
# [pc=0040003c, inst=e5c01002] [reset=0, halted=0]
run
run
# === Simulation Cycle                 1750 ===
# [pc=00400040, inst=e5c05007] [reset=0, halted=0]
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tong/myProject/SingleCycleARM/lab2/wave.do
