# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../multicycle-cpu.srcs/sources_1/ip/Mem/sim/Mem.v" \
"../../../../multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALU.v" \
"../../../../multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALUControl.v" \
"../../../../multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v" \
"../../../../multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Registers.v" \
"../../../../multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/SignExtend.v" \
"../../../../multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
