/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [9:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_3z & celloutsig_1_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_36z = ~((celloutsig_0_5z[7] | celloutsig_0_23z) & celloutsig_0_0z[3]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] | in_data[65]) & celloutsig_0_0z[5]);
  assign celloutsig_0_16z = ~((celloutsig_0_13z | celloutsig_0_14z) & celloutsig_0_6z);
  assign celloutsig_0_25z = ~((celloutsig_0_17z | celloutsig_0_14z) & celloutsig_0_23z);
  assign celloutsig_0_34z = celloutsig_0_5z[10:7] <= { celloutsig_0_19z[3:1], celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[87:74] <= { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_51z = celloutsig_0_4z[9:5] <= celloutsig_0_4z[6:2];
  assign celloutsig_0_52z = celloutsig_0_4z[11:5] <= { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_43z, celloutsig_0_34z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[105:99] <= in_data[150:144];
  assign celloutsig_1_1z = in_data[164:162] <= in_data[147:145];
  assign celloutsig_1_19z = celloutsig_1_7z[6:0] <= { in_data[170:165], 1'h0 };
  assign celloutsig_0_10z = in_data[50:32] <= in_data[18:0];
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z } <= celloutsig_0_5z[12:5];
  assign celloutsig_0_24z = { celloutsig_0_19z[9:0], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_1z } <= { in_data[30:22], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_11z = ! celloutsig_0_4z[10:6];
  assign celloutsig_0_14z = ! in_data[82:78];
  assign celloutsig_0_15z = ! celloutsig_0_4z[12:3];
  assign celloutsig_0_41z = celloutsig_0_33z & ~(celloutsig_0_36z);
  assign celloutsig_0_43z = celloutsig_0_0z[0] & ~(in_data[86]);
  assign celloutsig_1_3z = in_data[128] & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_5z[6] & ~(celloutsig_1_2z);
  assign celloutsig_0_7z = celloutsig_0_3z & ~(celloutsig_0_4z[8]);
  assign celloutsig_0_9z = celloutsig_0_7z & ~(celloutsig_0_3z);
  assign celloutsig_0_13z = celloutsig_0_9z & ~(celloutsig_0_3z);
  assign celloutsig_0_0z = in_data[10:5] ~^ in_data[83:78];
  assign celloutsig_0_12z = { in_data[66], celloutsig_0_11z, celloutsig_0_9z } ~^ { celloutsig_0_4z[8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_18z } ~^ { in_data[40:22], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_33z = ~((celloutsig_0_21z[20] & celloutsig_0_13z) | celloutsig_0_0z[1]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[153]) | in_data[131]);
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_6z) | 1'h0);
  assign celloutsig_0_8z = ~((celloutsig_0_6z & in_data[58]) | celloutsig_0_0z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_0z[1] & celloutsig_0_2z) | celloutsig_0_12z[2]);
  assign celloutsig_0_23z = ~((celloutsig_0_2z & celloutsig_0_10z) | celloutsig_0_4z[10]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_1z);
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_7z = { celloutsig_1_5z[7:3], celloutsig_1_5z[4], celloutsig_1_5z[1], 1'h1, celloutsig_1_1z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_19z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_5z[12:3], in_data[65] };
  assign { celloutsig_0_4z[0], celloutsig_0_4z[2], celloutsig_0_4z[12:3] } = { celloutsig_0_3z, celloutsig_0_3z, in_data[52:43] } ~^ { celloutsig_0_1z, in_data[22], in_data[32:23] };
  assign { celloutsig_1_5z[1], celloutsig_1_5z[3], celloutsig_1_5z[4], celloutsig_1_5z[7:5] } = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[103:101] } ~^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign { celloutsig_0_5z[1], celloutsig_0_5z[3], celloutsig_0_5z[13:4], celloutsig_0_5z[0], celloutsig_0_5z[14] } = { celloutsig_0_4z[0], celloutsig_0_4z[2], celloutsig_0_4z[12:3], celloutsig_0_3z, celloutsig_0_0z[0] } ~^ { in_data[64], in_data[66], in_data[76:67], in_data[63], in_data[77] };
  assign celloutsig_0_4z[1] = 1'h1;
  assign celloutsig_0_5z[2] = in_data[65];
  assign { celloutsig_1_5z[2], celloutsig_1_5z[0] } = { celloutsig_1_5z[4], 1'h1 };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
