#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a93621f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001a936343010_0 .net "PC", 31 0, v000001a936258150_0;  1 drivers
v000001a9363433d0_0 .var "clk", 0 0;
v000001a936343dd0_0 .net "clkout", 0 0, L_000001a936345720;  1 drivers
v000001a9363427f0_0 .net "cycles_consumed", 31 0, v000001a936342ed0_0;  1 drivers
v000001a936343f10_0 .var "rst", 0 0;
S_000001a9361c5d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001a93621f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001a936232030 .param/l "RType" 0 4 2, C4<000000>;
P_000001a936232068 .param/l "add" 0 4 5, C4<100000>;
P_000001a9362320a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a9362320d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001a936232110 .param/l "and_" 0 4 5, C4<100100>;
P_000001a936232148 .param/l "andi" 0 4 8, C4<001100>;
P_000001a936232180 .param/l "beq" 0 4 10, C4<000100>;
P_000001a9362321b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a9362321f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a936232228 .param/l "j" 0 4 12, C4<000010>;
P_000001a936232260 .param/l "jal" 0 4 12, C4<000011>;
P_000001a936232298 .param/l "jr" 0 4 6, C4<001000>;
P_000001a9362322d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001a936232308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a936232340 .param/l "or_" 0 4 5, C4<100101>;
P_000001a936232378 .param/l "ori" 0 4 8, C4<001101>;
P_000001a9362323b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a9362323e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001a936232420 .param/l "slt" 0 4 5, C4<101010>;
P_000001a936232458 .param/l "slti" 0 4 8, C4<101010>;
P_000001a936232490 .param/l "srl" 0 4 6, C4<000010>;
P_000001a9362324c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001a936232500 .param/l "subu" 0 4 5, C4<100011>;
P_000001a936232538 .param/l "sw" 0 4 8, C4<101011>;
P_000001a936232570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a9362325a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001a936344fb0 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936344f40 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a9363459c0 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936345480 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936345db0 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a9363452c0 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936345250 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936345330 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936345720 .functor OR 1, v000001a9363433d0_0, v000001a93622a430_0, C4<0>, C4<0>;
L_000001a936345020 .functor OR 1, L_000001a93638ef30, L_000001a93638e3f0, C4<0>, C4<0>;
L_000001a936345800 .functor AND 1, L_000001a93638e710, L_000001a93638ecb0, C4<1>, C4<1>;
L_000001a936345cd0 .functor NOT 1, v000001a936343f10_0, C4<0>, C4<0>, C4<0>;
L_000001a936344ed0 .functor OR 1, L_000001a93638f7f0, L_000001a93638e7b0, C4<0>, C4<0>;
L_000001a936345950 .functor OR 1, L_000001a936344ed0, L_000001a93638fc50, C4<0>, C4<0>;
L_000001a936345a30 .functor OR 1, L_000001a93638ec10, L_000001a9363a5000, C4<0>, C4<0>;
L_000001a936345090 .functor AND 1, L_000001a93638ea30, L_000001a936345a30, C4<1>, C4<1>;
L_000001a9363454f0 .functor OR 1, L_000001a9363a41a0, L_000001a9363a5280, C4<0>, C4<0>;
L_000001a9363453a0 .functor AND 1, L_000001a9363a55a0, L_000001a9363454f0, C4<1>, C4<1>;
L_000001a936345aa0 .functor NOT 1, L_000001a936345720, C4<0>, C4<0>, C4<0>;
v000001a936256df0_0 .net "ALUOp", 3 0, v000001a936229c10_0;  1 drivers
v000001a936256e90_0 .net "ALUResult", 31 0, v000001a936256c10_0;  1 drivers
v000001a936256fd0_0 .net "ALUSrc", 0 0, v000001a93622a110_0;  1 drivers
v000001a93625d460_0 .net "ALUin2", 31 0, L_000001a9363a51e0;  1 drivers
v000001a93625d500_0 .net "MemReadEn", 0 0, v000001a93622a390_0;  1 drivers
v000001a93625cce0_0 .net "MemWriteEn", 0 0, v000001a9362290d0_0;  1 drivers
v000001a93625d1e0_0 .net "MemtoReg", 0 0, v000001a93622a1b0_0;  1 drivers
v000001a93625e400_0 .net "PC", 31 0, v000001a936258150_0;  alias, 1 drivers
v000001a93625dbe0_0 .net "PCPlus1", 31 0, L_000001a93638e990;  1 drivers
v000001a93625dd20_0 .net "PCsrc", 0 0, v000001a936258330_0;  1 drivers
v000001a93625ca60_0 .net "RegDst", 0 0, v000001a93622a750_0;  1 drivers
v000001a93625c9c0_0 .net "RegWriteEn", 0 0, v000001a93622ac50_0;  1 drivers
v000001a93625d6e0_0 .net "WriteRegister", 4 0, L_000001a93638f6b0;  1 drivers
v000001a93625d960_0 .net *"_ivl_0", 0 0, L_000001a936344fb0;  1 drivers
L_000001a936345ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a93625e4a0_0 .net/2u *"_ivl_10", 4 0, L_000001a936345ee0;  1 drivers
L_000001a9363462d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625dfa0_0 .net *"_ivl_101", 15 0, L_000001a9363462d0;  1 drivers
v000001a93625d0a0_0 .net *"_ivl_102", 31 0, L_000001a93638e0d0;  1 drivers
L_000001a936346318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625e7c0_0 .net *"_ivl_105", 25 0, L_000001a936346318;  1 drivers
L_000001a936346360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625d140_0 .net/2u *"_ivl_106", 31 0, L_000001a936346360;  1 drivers
v000001a93625d5a0_0 .net *"_ivl_108", 0 0, L_000001a93638e710;  1 drivers
L_000001a9363463a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a93625da00_0 .net/2u *"_ivl_110", 5 0, L_000001a9363463a8;  1 drivers
v000001a93625e680_0 .net *"_ivl_112", 0 0, L_000001a93638ecb0;  1 drivers
v000001a93625e720_0 .net *"_ivl_115", 0 0, L_000001a936345800;  1 drivers
v000001a93625db40_0 .net *"_ivl_116", 47 0, L_000001a93638f1b0;  1 drivers
L_000001a9363463f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625ddc0_0 .net *"_ivl_119", 15 0, L_000001a9363463f0;  1 drivers
L_000001a936345f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a93625cd80_0 .net/2u *"_ivl_12", 5 0, L_000001a936345f28;  1 drivers
v000001a93625e180_0 .net *"_ivl_120", 47 0, L_000001a93638e490;  1 drivers
L_000001a936346438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625e540_0 .net *"_ivl_123", 15 0, L_000001a936346438;  1 drivers
v000001a93625d780_0 .net *"_ivl_125", 0 0, L_000001a93638ed50;  1 drivers
v000001a93625d820_0 .net *"_ivl_126", 31 0, L_000001a93638f890;  1 drivers
v000001a93625e220_0 .net *"_ivl_128", 47 0, L_000001a93638f390;  1 drivers
v000001a93625d8c0_0 .net *"_ivl_130", 47 0, L_000001a93638edf0;  1 drivers
v000001a93625daa0_0 .net *"_ivl_132", 47 0, L_000001a93638f9d0;  1 drivers
v000001a93625d640_0 .net *"_ivl_134", 47 0, L_000001a93638f2f0;  1 drivers
v000001a93625cb00_0 .net *"_ivl_14", 0 0, L_000001a9363438d0;  1 drivers
v000001a93625e5e0_0 .net *"_ivl_140", 0 0, L_000001a936345cd0;  1 drivers
L_000001a9363464c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625cc40_0 .net/2u *"_ivl_142", 31 0, L_000001a9363464c8;  1 drivers
L_000001a9363465a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a93625dc80_0 .net/2u *"_ivl_146", 5 0, L_000001a9363465a0;  1 drivers
v000001a93625e360_0 .net *"_ivl_148", 0 0, L_000001a93638f7f0;  1 drivers
L_000001a9363465e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a93625ce20_0 .net/2u *"_ivl_150", 5 0, L_000001a9363465e8;  1 drivers
v000001a93625c920_0 .net *"_ivl_152", 0 0, L_000001a93638e7b0;  1 drivers
v000001a93625cba0_0 .net *"_ivl_155", 0 0, L_000001a936344ed0;  1 drivers
L_000001a936346630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a93625cec0_0 .net/2u *"_ivl_156", 5 0, L_000001a936346630;  1 drivers
v000001a93625e2c0_0 .net *"_ivl_158", 0 0, L_000001a93638fc50;  1 drivers
L_000001a936345f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a93625cf60_0 .net/2u *"_ivl_16", 4 0, L_000001a936345f70;  1 drivers
v000001a93625d000_0 .net *"_ivl_161", 0 0, L_000001a936345950;  1 drivers
L_000001a936346678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625d280_0 .net/2u *"_ivl_162", 15 0, L_000001a936346678;  1 drivers
v000001a93625de60_0 .net *"_ivl_164", 31 0, L_000001a93638e670;  1 drivers
v000001a93625d320_0 .net *"_ivl_167", 0 0, L_000001a93638f930;  1 drivers
v000001a93625d3c0_0 .net *"_ivl_168", 15 0, L_000001a93638fbb0;  1 drivers
v000001a93625df00_0 .net *"_ivl_170", 31 0, L_000001a93638e530;  1 drivers
v000001a93625e040_0 .net *"_ivl_174", 31 0, L_000001a93638e8f0;  1 drivers
L_000001a9363466c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a93625e0e0_0 .net *"_ivl_177", 25 0, L_000001a9363466c0;  1 drivers
L_000001a936346708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a936341fa0_0 .net/2u *"_ivl_178", 31 0, L_000001a936346708;  1 drivers
v000001a9363416e0_0 .net *"_ivl_180", 0 0, L_000001a93638ea30;  1 drivers
L_000001a936346750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a936340a60_0 .net/2u *"_ivl_182", 5 0, L_000001a936346750;  1 drivers
v000001a936340ce0_0 .net *"_ivl_184", 0 0, L_000001a93638ec10;  1 drivers
L_000001a936346798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a936340d80_0 .net/2u *"_ivl_186", 5 0, L_000001a936346798;  1 drivers
v000001a9363410a0_0 .net *"_ivl_188", 0 0, L_000001a9363a5000;  1 drivers
v000001a9363424a0_0 .net *"_ivl_19", 4 0, L_000001a936342bb0;  1 drivers
v000001a936341140_0 .net *"_ivl_191", 0 0, L_000001a936345a30;  1 drivers
v000001a936341b40_0 .net *"_ivl_193", 0 0, L_000001a936345090;  1 drivers
L_000001a9363467e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a936340c40_0 .net/2u *"_ivl_194", 5 0, L_000001a9363467e0;  1 drivers
v000001a936342040_0 .net *"_ivl_196", 0 0, L_000001a9363a5b40;  1 drivers
L_000001a936346828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a936341640_0 .net/2u *"_ivl_198", 31 0, L_000001a936346828;  1 drivers
L_000001a936345e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a936340e20_0 .net/2u *"_ivl_2", 5 0, L_000001a936345e98;  1 drivers
v000001a9363420e0_0 .net *"_ivl_20", 4 0, L_000001a936342c50;  1 drivers
v000001a936340ec0_0 .net *"_ivl_200", 31 0, L_000001a9363a5640;  1 drivers
v000001a936340740_0 .net *"_ivl_204", 31 0, L_000001a9363a47e0;  1 drivers
L_000001a936346870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a936341320_0 .net *"_ivl_207", 25 0, L_000001a936346870;  1 drivers
L_000001a9363468b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a936341aa0_0 .net/2u *"_ivl_208", 31 0, L_000001a9363468b8;  1 drivers
v000001a9363411e0_0 .net *"_ivl_210", 0 0, L_000001a9363a55a0;  1 drivers
L_000001a936346900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a936340f60_0 .net/2u *"_ivl_212", 5 0, L_000001a936346900;  1 drivers
v000001a936341f00_0 .net *"_ivl_214", 0 0, L_000001a9363a41a0;  1 drivers
L_000001a936346948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a936342360_0 .net/2u *"_ivl_216", 5 0, L_000001a936346948;  1 drivers
v000001a936342180_0 .net *"_ivl_218", 0 0, L_000001a9363a5280;  1 drivers
v000001a936341be0_0 .net *"_ivl_221", 0 0, L_000001a9363454f0;  1 drivers
v000001a9363407e0_0 .net *"_ivl_223", 0 0, L_000001a9363453a0;  1 drivers
L_000001a936346990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a936341a00_0 .net/2u *"_ivl_224", 5 0, L_000001a936346990;  1 drivers
v000001a936341000_0 .net *"_ivl_226", 0 0, L_000001a9363a4f60;  1 drivers
v000001a9363406a0_0 .net *"_ivl_228", 31 0, L_000001a9363a4a60;  1 drivers
v000001a936341dc0_0 .net *"_ivl_24", 0 0, L_000001a9363459c0;  1 drivers
L_000001a936345fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a936341820_0 .net/2u *"_ivl_26", 4 0, L_000001a936345fb8;  1 drivers
v000001a936342220_0 .net *"_ivl_29", 4 0, L_000001a936343a10;  1 drivers
v000001a9363422c0_0 .net *"_ivl_32", 0 0, L_000001a936345480;  1 drivers
L_000001a936346000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a936341c80_0 .net/2u *"_ivl_34", 4 0, L_000001a936346000;  1 drivers
v000001a936341460_0 .net *"_ivl_37", 4 0, L_000001a936343d30;  1 drivers
v000001a936340880_0 .net *"_ivl_40", 0 0, L_000001a936345db0;  1 drivers
L_000001a936346048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9363409c0_0 .net/2u *"_ivl_42", 15 0, L_000001a936346048;  1 drivers
v000001a936340b00_0 .net *"_ivl_45", 15 0, L_000001a93638ee90;  1 drivers
v000001a936340920_0 .net *"_ivl_48", 0 0, L_000001a9363452c0;  1 drivers
v000001a936341780_0 .net *"_ivl_5", 5 0, L_000001a936342b10;  1 drivers
L_000001a936346090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a936341500_0 .net/2u *"_ivl_50", 36 0, L_000001a936346090;  1 drivers
L_000001a9363460d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9363415a0_0 .net/2u *"_ivl_52", 31 0, L_000001a9363460d8;  1 drivers
v000001a936341960_0 .net *"_ivl_55", 4 0, L_000001a93638fd90;  1 drivers
v000001a936342400_0 .net *"_ivl_56", 36 0, L_000001a93638def0;  1 drivers
v000001a936342540_0 .net *"_ivl_58", 36 0, L_000001a93638df90;  1 drivers
v000001a936341d20_0 .net *"_ivl_62", 0 0, L_000001a936345250;  1 drivers
L_000001a936346120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a936341e60_0 .net/2u *"_ivl_64", 5 0, L_000001a936346120;  1 drivers
v000001a936340ba0_0 .net *"_ivl_67", 5 0, L_000001a93638f110;  1 drivers
v000001a936341280_0 .net *"_ivl_70", 0 0, L_000001a936345330;  1 drivers
L_000001a936346168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9363413c0_0 .net/2u *"_ivl_72", 57 0, L_000001a936346168;  1 drivers
L_000001a9363461b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9363418c0_0 .net/2u *"_ivl_74", 31 0, L_000001a9363461b0;  1 drivers
v000001a936343ab0_0 .net *"_ivl_77", 25 0, L_000001a93638f250;  1 drivers
v000001a9363431f0_0 .net *"_ivl_78", 57 0, L_000001a93638e030;  1 drivers
v000001a936344190_0 .net *"_ivl_8", 0 0, L_000001a936344f40;  1 drivers
v000001a936342890_0 .net *"_ivl_80", 57 0, L_000001a93638ead0;  1 drivers
L_000001a9363461f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a936342750_0 .net/2u *"_ivl_84", 31 0, L_000001a9363461f8;  1 drivers
L_000001a936346240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a936343e70_0 .net/2u *"_ivl_88", 5 0, L_000001a936346240;  1 drivers
v000001a9363429d0_0 .net *"_ivl_90", 0 0, L_000001a93638ef30;  1 drivers
L_000001a936346288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a936342cf0_0 .net/2u *"_ivl_92", 5 0, L_000001a936346288;  1 drivers
v000001a936342e30_0 .net *"_ivl_94", 0 0, L_000001a93638e3f0;  1 drivers
v000001a9363444b0_0 .net *"_ivl_97", 0 0, L_000001a936345020;  1 drivers
v000001a936343470_0 .net *"_ivl_98", 47 0, L_000001a93638eb70;  1 drivers
v000001a9363435b0_0 .net "adderResult", 31 0, L_000001a93638fb10;  1 drivers
v000001a936343fb0_0 .net "address", 31 0, L_000001a93638fa70;  1 drivers
v000001a936343650_0 .net "clk", 0 0, L_000001a936345720;  alias, 1 drivers
v000001a936342ed0_0 .var "cycles_consumed", 31 0;
v000001a936342930_0 .net "extImm", 31 0, L_000001a93638e5d0;  1 drivers
v000001a936343510_0 .net "funct", 5 0, L_000001a93638e850;  1 drivers
v000001a936344230_0 .net "hlt", 0 0, v000001a93622a430_0;  1 drivers
v000001a936343290_0 .net "imm", 15 0, L_000001a93638f070;  1 drivers
v000001a9363436f0_0 .net "immediate", 31 0, L_000001a9363a5820;  1 drivers
v000001a9363430b0_0 .net "input_clk", 0 0, v000001a9363433d0_0;  1 drivers
v000001a9363442d0_0 .net "instruction", 31 0, L_000001a93638e170;  1 drivers
v000001a936344370_0 .net "memoryReadData", 31 0, v000001a936258010_0;  1 drivers
v000001a936344050_0 .net "nextPC", 31 0, L_000001a93638f430;  1 drivers
v000001a936344550_0 .net "opcode", 5 0, L_000001a936343bf0;  1 drivers
v000001a9363440f0_0 .net "rd", 4 0, L_000001a936343970;  1 drivers
v000001a936342a70_0 .net "readData1", 31 0, L_000001a9363458e0;  1 drivers
v000001a936343790_0 .net "readData1_w", 31 0, L_000001a9363a4880;  1 drivers
v000001a936342d90_0 .net "readData2", 31 0, L_000001a936345b10;  1 drivers
v000001a936343b50_0 .net "rs", 4 0, L_000001a936343c90;  1 drivers
v000001a936344410_0 .net "rst", 0 0, v000001a936343f10_0;  1 drivers
v000001a936343150_0 .net "rt", 4 0, L_000001a93638efd0;  1 drivers
v000001a936342f70_0 .net "shamt", 31 0, L_000001a93638e2b0;  1 drivers
v000001a936343330_0 .net "wire_instruction", 31 0, L_000001a936345b80;  1 drivers
v000001a936343830_0 .net "writeData", 31 0, L_000001a9363a3f20;  1 drivers
v000001a9363426b0_0 .net "zero", 0 0, L_000001a9363a5780;  1 drivers
L_000001a936342b10 .part L_000001a93638e170, 26, 6;
L_000001a936343bf0 .functor MUXZ 6, L_000001a936342b10, L_000001a936345e98, L_000001a936344fb0, C4<>;
L_000001a9363438d0 .cmp/eq 6, L_000001a936343bf0, L_000001a936345f28;
L_000001a936342bb0 .part L_000001a93638e170, 11, 5;
L_000001a936342c50 .functor MUXZ 5, L_000001a936342bb0, L_000001a936345f70, L_000001a9363438d0, C4<>;
L_000001a936343970 .functor MUXZ 5, L_000001a936342c50, L_000001a936345ee0, L_000001a936344f40, C4<>;
L_000001a936343a10 .part L_000001a93638e170, 21, 5;
L_000001a936343c90 .functor MUXZ 5, L_000001a936343a10, L_000001a936345fb8, L_000001a9363459c0, C4<>;
L_000001a936343d30 .part L_000001a93638e170, 16, 5;
L_000001a93638efd0 .functor MUXZ 5, L_000001a936343d30, L_000001a936346000, L_000001a936345480, C4<>;
L_000001a93638ee90 .part L_000001a93638e170, 0, 16;
L_000001a93638f070 .functor MUXZ 16, L_000001a93638ee90, L_000001a936346048, L_000001a936345db0, C4<>;
L_000001a93638fd90 .part L_000001a93638e170, 6, 5;
L_000001a93638def0 .concat [ 5 32 0 0], L_000001a93638fd90, L_000001a9363460d8;
L_000001a93638df90 .functor MUXZ 37, L_000001a93638def0, L_000001a936346090, L_000001a9363452c0, C4<>;
L_000001a93638e2b0 .part L_000001a93638df90, 0, 32;
L_000001a93638f110 .part L_000001a93638e170, 0, 6;
L_000001a93638e850 .functor MUXZ 6, L_000001a93638f110, L_000001a936346120, L_000001a936345250, C4<>;
L_000001a93638f250 .part L_000001a93638e170, 0, 26;
L_000001a93638e030 .concat [ 26 32 0 0], L_000001a93638f250, L_000001a9363461b0;
L_000001a93638ead0 .functor MUXZ 58, L_000001a93638e030, L_000001a936346168, L_000001a936345330, C4<>;
L_000001a93638fa70 .part L_000001a93638ead0, 0, 32;
L_000001a93638e990 .arith/sum 32, v000001a936258150_0, L_000001a9363461f8;
L_000001a93638ef30 .cmp/eq 6, L_000001a936343bf0, L_000001a936346240;
L_000001a93638e3f0 .cmp/eq 6, L_000001a936343bf0, L_000001a936346288;
L_000001a93638eb70 .concat [ 32 16 0 0], L_000001a93638fa70, L_000001a9363462d0;
L_000001a93638e0d0 .concat [ 6 26 0 0], L_000001a936343bf0, L_000001a936346318;
L_000001a93638e710 .cmp/eq 32, L_000001a93638e0d0, L_000001a936346360;
L_000001a93638ecb0 .cmp/eq 6, L_000001a93638e850, L_000001a9363463a8;
L_000001a93638f1b0 .concat [ 32 16 0 0], L_000001a9363458e0, L_000001a9363463f0;
L_000001a93638e490 .concat [ 32 16 0 0], v000001a936258150_0, L_000001a936346438;
L_000001a93638ed50 .part L_000001a93638f070, 15, 1;
LS_000001a93638f890_0_0 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_4 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_8 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_12 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_16 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_20 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_24 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_0_28 .concat [ 1 1 1 1], L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50, L_000001a93638ed50;
LS_000001a93638f890_1_0 .concat [ 4 4 4 4], LS_000001a93638f890_0_0, LS_000001a93638f890_0_4, LS_000001a93638f890_0_8, LS_000001a93638f890_0_12;
LS_000001a93638f890_1_4 .concat [ 4 4 4 4], LS_000001a93638f890_0_16, LS_000001a93638f890_0_20, LS_000001a93638f890_0_24, LS_000001a93638f890_0_28;
L_000001a93638f890 .concat [ 16 16 0 0], LS_000001a93638f890_1_0, LS_000001a93638f890_1_4;
L_000001a93638f390 .concat [ 16 32 0 0], L_000001a93638f070, L_000001a93638f890;
L_000001a93638edf0 .arith/sum 48, L_000001a93638e490, L_000001a93638f390;
L_000001a93638f9d0 .functor MUXZ 48, L_000001a93638edf0, L_000001a93638f1b0, L_000001a936345800, C4<>;
L_000001a93638f2f0 .functor MUXZ 48, L_000001a93638f9d0, L_000001a93638eb70, L_000001a936345020, C4<>;
L_000001a93638fb10 .part L_000001a93638f2f0, 0, 32;
L_000001a93638f430 .functor MUXZ 32, L_000001a93638e990, L_000001a93638fb10, v000001a936258330_0, C4<>;
L_000001a93638e170 .functor MUXZ 32, L_000001a936345b80, L_000001a9363464c8, L_000001a936345cd0, C4<>;
L_000001a93638f7f0 .cmp/eq 6, L_000001a936343bf0, L_000001a9363465a0;
L_000001a93638e7b0 .cmp/eq 6, L_000001a936343bf0, L_000001a9363465e8;
L_000001a93638fc50 .cmp/eq 6, L_000001a936343bf0, L_000001a936346630;
L_000001a93638e670 .concat [ 16 16 0 0], L_000001a93638f070, L_000001a936346678;
L_000001a93638f930 .part L_000001a93638f070, 15, 1;
LS_000001a93638fbb0_0_0 .concat [ 1 1 1 1], L_000001a93638f930, L_000001a93638f930, L_000001a93638f930, L_000001a93638f930;
LS_000001a93638fbb0_0_4 .concat [ 1 1 1 1], L_000001a93638f930, L_000001a93638f930, L_000001a93638f930, L_000001a93638f930;
LS_000001a93638fbb0_0_8 .concat [ 1 1 1 1], L_000001a93638f930, L_000001a93638f930, L_000001a93638f930, L_000001a93638f930;
LS_000001a93638fbb0_0_12 .concat [ 1 1 1 1], L_000001a93638f930, L_000001a93638f930, L_000001a93638f930, L_000001a93638f930;
L_000001a93638fbb0 .concat [ 4 4 4 4], LS_000001a93638fbb0_0_0, LS_000001a93638fbb0_0_4, LS_000001a93638fbb0_0_8, LS_000001a93638fbb0_0_12;
L_000001a93638e530 .concat [ 16 16 0 0], L_000001a93638f070, L_000001a93638fbb0;
L_000001a93638e5d0 .functor MUXZ 32, L_000001a93638e530, L_000001a93638e670, L_000001a936345950, C4<>;
L_000001a93638e8f0 .concat [ 6 26 0 0], L_000001a936343bf0, L_000001a9363466c0;
L_000001a93638ea30 .cmp/eq 32, L_000001a93638e8f0, L_000001a936346708;
L_000001a93638ec10 .cmp/eq 6, L_000001a93638e850, L_000001a936346750;
L_000001a9363a5000 .cmp/eq 6, L_000001a93638e850, L_000001a936346798;
L_000001a9363a5b40 .cmp/eq 6, L_000001a936343bf0, L_000001a9363467e0;
L_000001a9363a5640 .functor MUXZ 32, L_000001a93638e5d0, L_000001a936346828, L_000001a9363a5b40, C4<>;
L_000001a9363a5820 .functor MUXZ 32, L_000001a9363a5640, L_000001a93638e2b0, L_000001a936345090, C4<>;
L_000001a9363a47e0 .concat [ 6 26 0 0], L_000001a936343bf0, L_000001a936346870;
L_000001a9363a55a0 .cmp/eq 32, L_000001a9363a47e0, L_000001a9363468b8;
L_000001a9363a41a0 .cmp/eq 6, L_000001a93638e850, L_000001a936346900;
L_000001a9363a5280 .cmp/eq 6, L_000001a93638e850, L_000001a936346948;
L_000001a9363a4f60 .cmp/eq 6, L_000001a936343bf0, L_000001a936346990;
L_000001a9363a4a60 .functor MUXZ 32, L_000001a9363458e0, v000001a936258150_0, L_000001a9363a4f60, C4<>;
L_000001a9363a4880 .functor MUXZ 32, L_000001a9363a4a60, L_000001a936345b10, L_000001a9363453a0, C4<>;
S_000001a9361c5ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a936219f20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a936345410 .functor NOT 1, v000001a93622a110_0, C4<0>, C4<0>, C4<0>;
v000001a93622a070_0 .net *"_ivl_0", 0 0, L_000001a936345410;  1 drivers
v000001a936229fd0_0 .net "in1", 31 0, L_000001a936345b10;  alias, 1 drivers
v000001a936229ad0_0 .net "in2", 31 0, L_000001a9363a5820;  alias, 1 drivers
v000001a93622abb0_0 .net "out", 31 0, L_000001a9363a51e0;  alias, 1 drivers
v000001a936229850_0 .net "s", 0 0, v000001a93622a110_0;  alias, 1 drivers
L_000001a9363a51e0 .functor MUXZ 32, L_000001a9363a5820, L_000001a936345b10, L_000001a936345410, C4<>;
S_000001a9363069c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a9362552d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001a936255308 .param/l "add" 0 4 5, C4<100000>;
P_000001a936255340 .param/l "addi" 0 4 8, C4<001000>;
P_000001a936255378 .param/l "addu" 0 4 5, C4<100001>;
P_000001a9362553b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001a9362553e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a936255420 .param/l "beq" 0 4 10, C4<000100>;
P_000001a936255458 .param/l "bne" 0 4 10, C4<000101>;
P_000001a936255490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a9362554c8 .param/l "j" 0 4 12, C4<000010>;
P_000001a936255500 .param/l "jal" 0 4 12, C4<000011>;
P_000001a936255538 .param/l "jr" 0 4 6, C4<001000>;
P_000001a936255570 .param/l "lw" 0 4 8, C4<100011>;
P_000001a9362555a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a9362555e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a936255618 .param/l "ori" 0 4 8, C4<001101>;
P_000001a936255650 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a936255688 .param/l "sll" 0 4 6, C4<000000>;
P_000001a9362556c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001a9362556f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a936255730 .param/l "srl" 0 4 6, C4<000010>;
P_000001a936255768 .param/l "sub" 0 4 5, C4<100010>;
P_000001a9362557a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001a9362557d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001a936255810 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a936255848 .param/l "xori" 0 4 8, C4<001110>;
v000001a936229c10_0 .var "ALUOp", 3 0;
v000001a93622a110_0 .var "ALUSrc", 0 0;
v000001a93622a390_0 .var "MemReadEn", 0 0;
v000001a9362290d0_0 .var "MemWriteEn", 0 0;
v000001a93622a1b0_0 .var "MemtoReg", 0 0;
v000001a93622a750_0 .var "RegDst", 0 0;
v000001a93622ac50_0 .var "RegWriteEn", 0 0;
v000001a93622a250_0 .net "funct", 5 0, L_000001a93638e850;  alias, 1 drivers
v000001a93622a430_0 .var "hlt", 0 0;
v000001a93622a7f0_0 .net "opcode", 5 0, L_000001a936343bf0;  alias, 1 drivers
v000001a93622a4d0_0 .net "rst", 0 0, v000001a936343f10_0;  alias, 1 drivers
E_000001a936219ba0 .event anyedge, v000001a93622a4d0_0, v000001a93622a7f0_0, v000001a93622a250_0;
S_000001a936306b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001a936219be0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001a936345b80 .functor BUFZ 32, L_000001a93638f4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a9362298f0_0 .net "Data_Out", 31 0, L_000001a936345b80;  alias, 1 drivers
v000001a93622a9d0 .array "InstMem", 0 1023, 31 0;
v000001a93622aa70_0 .net *"_ivl_0", 31 0, L_000001a93638f4d0;  1 drivers
v000001a93622a610_0 .net *"_ivl_3", 9 0, L_000001a93638f570;  1 drivers
v000001a93622a570_0 .net *"_ivl_4", 11 0, L_000001a93638f610;  1 drivers
L_000001a936346480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a936229990_0 .net *"_ivl_7", 1 0, L_000001a936346480;  1 drivers
v000001a93622a890_0 .net "addr", 31 0, v000001a936258150_0;  alias, 1 drivers
v000001a93622ab10_0 .var/i "i", 31 0;
L_000001a93638f4d0 .array/port v000001a93622a9d0, L_000001a93638f610;
L_000001a93638f570 .part v000001a936258150_0, 0, 10;
L_000001a93638f610 .concat [ 10 2 0 0], L_000001a93638f570, L_000001a936346480;
S_000001a9361c5400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001a9363458e0 .functor BUFZ 32, L_000001a93638fcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a936345b10 .functor BUFZ 32, L_000001a93638f750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a936229170_0 .net *"_ivl_0", 31 0, L_000001a93638fcf0;  1 drivers
v000001a9362292b0_0 .net *"_ivl_10", 6 0, L_000001a93638e350;  1 drivers
L_000001a936346558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a936204d00_0 .net *"_ivl_13", 1 0, L_000001a936346558;  1 drivers
v000001a936205a20_0 .net *"_ivl_2", 6 0, L_000001a93638e210;  1 drivers
L_000001a936346510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a9362583d0_0 .net *"_ivl_5", 1 0, L_000001a936346510;  1 drivers
v000001a9362576b0_0 .net *"_ivl_8", 31 0, L_000001a93638f750;  1 drivers
v000001a936257cf0_0 .net "clk", 0 0, L_000001a936345720;  alias, 1 drivers
v000001a936256a30_0 .var/i "i", 31 0;
v000001a936257110_0 .net "readData1", 31 0, L_000001a9363458e0;  alias, 1 drivers
v000001a936257930_0 .net "readData2", 31 0, L_000001a936345b10;  alias, 1 drivers
v000001a936258470_0 .net "readRegister1", 4 0, L_000001a936343c90;  alias, 1 drivers
v000001a936257f70_0 .net "readRegister2", 4 0, L_000001a93638efd0;  alias, 1 drivers
v000001a936257070 .array "registers", 31 0, 31 0;
v000001a936257750_0 .net "rst", 0 0, v000001a936343f10_0;  alias, 1 drivers
v000001a936258790_0 .net "we", 0 0, v000001a93622ac50_0;  alias, 1 drivers
v000001a936256cb0_0 .net "writeData", 31 0, L_000001a9363a3f20;  alias, 1 drivers
v000001a936257ed0_0 .net "writeRegister", 4 0, L_000001a93638f6b0;  alias, 1 drivers
E_000001a9362193a0/0 .event negedge, v000001a93622a4d0_0;
E_000001a9362193a0/1 .event posedge, v000001a936257cf0_0;
E_000001a9362193a0 .event/or E_000001a9362193a0/0, E_000001a9362193a0/1;
L_000001a93638fcf0 .array/port v000001a936257070, L_000001a93638e210;
L_000001a93638e210 .concat [ 5 2 0 0], L_000001a936343c90, L_000001a936346510;
L_000001a93638f750 .array/port v000001a936257070, L_000001a93638e350;
L_000001a93638e350 .concat [ 5 2 0 0], L_000001a93638efd0, L_000001a936346558;
S_000001a9361c5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001a9361c5400;
 .timescale 0 0;
v000001a93622ae30_0 .var/i "i", 31 0;
S_000001a9361af7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a936219620 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a936345870 .functor NOT 1, v000001a93622a750_0, C4<0>, C4<0>, C4<0>;
v000001a936257e30_0 .net *"_ivl_0", 0 0, L_000001a936345870;  1 drivers
v000001a936258650_0 .net "in1", 4 0, L_000001a93638efd0;  alias, 1 drivers
v000001a936257b10_0 .net "in2", 4 0, L_000001a936343970;  alias, 1 drivers
v000001a936257430_0 .net "out", 4 0, L_000001a93638f6b0;  alias, 1 drivers
v000001a9362572f0_0 .net "s", 0 0, v000001a93622a750_0;  alias, 1 drivers
L_000001a93638f6b0 .functor MUXZ 5, L_000001a936343970, L_000001a93638efd0, L_000001a936345870, C4<>;
S_000001a9361af930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a936219460 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a936345640 .functor NOT 1, v000001a93622a1b0_0, C4<0>, C4<0>, C4<0>;
v000001a936258510_0 .net *"_ivl_0", 0 0, L_000001a936345640;  1 drivers
v000001a9362571b0_0 .net "in1", 31 0, v000001a936256c10_0;  alias, 1 drivers
v000001a936257570_0 .net "in2", 31 0, v000001a936258010_0;  alias, 1 drivers
v000001a9362574d0_0 .net "out", 31 0, L_000001a9363a3f20;  alias, 1 drivers
v000001a936257610_0 .net "s", 0 0, v000001a93622a1b0_0;  alias, 1 drivers
L_000001a9363a3f20 .functor MUXZ 32, v000001a936258010_0, v000001a936256c10_0, L_000001a936345640, C4<>;
S_000001a9361f6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a9361f63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a9361f6408 .param/l "AND" 0 9 12, C4<0010>;
P_000001a9361f6440 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a9361f6478 .param/l "OR" 0 9 12, C4<0011>;
P_000001a9361f64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a9361f64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a9361f6520 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a9361f6558 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a9361f6590 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a9361f65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a9361f6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a9361f6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a9363469d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9362579d0_0 .net/2u *"_ivl_0", 31 0, L_000001a9363469d8;  1 drivers
v000001a936257c50_0 .net "opSel", 3 0, v000001a936229c10_0;  alias, 1 drivers
v000001a936257250_0 .net "operand1", 31 0, L_000001a9363a4880;  alias, 1 drivers
v000001a9362580b0_0 .net "operand2", 31 0, L_000001a9363a51e0;  alias, 1 drivers
v000001a936256c10_0 .var "result", 31 0;
v000001a936257390_0 .net "zero", 0 0, L_000001a9363a5780;  alias, 1 drivers
E_000001a936219b60 .event anyedge, v000001a936229c10_0, v000001a936257250_0, v000001a93622abb0_0;
L_000001a9363a5780 .cmp/eq 32, v000001a936256c10_0, L_000001a9363469d8;
S_000001a9361dd8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001a936340090 .param/l "RType" 0 4 2, C4<000000>;
P_000001a9363400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001a936340100 .param/l "addi" 0 4 8, C4<001000>;
P_000001a936340138 .param/l "addu" 0 4 5, C4<100001>;
P_000001a936340170 .param/l "and_" 0 4 5, C4<100100>;
P_000001a9363401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a9363401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a936340218 .param/l "bne" 0 4 10, C4<000101>;
P_000001a936340250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a936340288 .param/l "j" 0 4 12, C4<000010>;
P_000001a9363402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a9363402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a936340330 .param/l "lw" 0 4 8, C4<100011>;
P_000001a936340368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a9363403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a9363403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a936340410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a936340448 .param/l "sll" 0 4 6, C4<000000>;
P_000001a936340480 .param/l "slt" 0 4 5, C4<101010>;
P_000001a9363404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a9363404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a936340528 .param/l "sub" 0 4 5, C4<100010>;
P_000001a936340560 .param/l "subu" 0 4 5, C4<100011>;
P_000001a936340598 .param/l "sw" 0 4 8, C4<101011>;
P_000001a9363405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a936340608 .param/l "xori" 0 4 8, C4<001110>;
v000001a936258330_0 .var "PCsrc", 0 0;
v000001a9362577f0_0 .net "funct", 5 0, L_000001a93638e850;  alias, 1 drivers
v000001a936256ad0_0 .net "opcode", 5 0, L_000001a936343bf0;  alias, 1 drivers
v000001a936256f30_0 .net "operand1", 31 0, L_000001a9363458e0;  alias, 1 drivers
v000001a936257890_0 .net "operand2", 31 0, L_000001a9363a51e0;  alias, 1 drivers
v000001a9362586f0_0 .net "rst", 0 0, v000001a936343f10_0;  alias, 1 drivers
E_000001a9362198e0/0 .event anyedge, v000001a93622a4d0_0, v000001a93622a7f0_0, v000001a936257110_0, v000001a93622abb0_0;
E_000001a9362198e0/1 .event anyedge, v000001a93622a250_0;
E_000001a9362198e0 .event/or E_000001a9362198e0/0, E_000001a9362198e0/1;
S_000001a9361dda60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a936257a70 .array "DataMem", 0 1023, 31 0;
v000001a9362585b0_0 .net "address", 31 0, v000001a936256c10_0;  alias, 1 drivers
v000001a936256b70_0 .net "clock", 0 0, L_000001a936345aa0;  1 drivers
v000001a936257bb0_0 .net "data", 31 0, L_000001a936345b10;  alias, 1 drivers
v000001a936257d90_0 .var/i "i", 31 0;
v000001a936258010_0 .var "q", 31 0;
v000001a9362568f0_0 .net "rden", 0 0, v000001a93622a390_0;  alias, 1 drivers
v000001a9362581f0_0 .net "wren", 0 0, v000001a9362290d0_0;  alias, 1 drivers
E_000001a9362194a0 .event posedge, v000001a936256b70_0;
S_000001a9361a6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001a9361c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a936219660 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a936256990_0 .net "PCin", 31 0, L_000001a93638f430;  alias, 1 drivers
v000001a936258150_0 .var "PCout", 31 0;
v000001a936256d50_0 .net "clk", 0 0, L_000001a936345720;  alias, 1 drivers
v000001a936258290_0 .net "rst", 0 0, v000001a936343f10_0;  alias, 1 drivers
    .scope S_000001a9361dd8d0;
T_0 ;
    %wait E_000001a9362198e0;
    %load/vec4 v000001a9362586f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a936258330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a936256ad0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001a936256f30_0;
    %load/vec4 v000001a936257890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001a936256ad0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001a936256f30_0;
    %load/vec4 v000001a936257890_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001a936256ad0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001a936256ad0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001a936256ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001a9362577f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001a936258330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a9361a6a50;
T_1 ;
    %wait E_000001a9362193a0;
    %load/vec4 v000001a936258290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a936258150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a936256990_0;
    %assign/vec4 v000001a936258150_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a936306b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a93622ab10_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a93622ab10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a93622ab10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %load/vec4 v000001a93622ab10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a93622ab10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a93622a9d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a9363069c0;
T_3 ;
    %wait E_000001a936219ba0;
    %load/vec4 v000001a93622a4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a93622a430_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9362290d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a93622a1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a93622a390_0, 0;
    %assign/vec4 v000001a93622a750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a93622a430_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a936229c10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a93622a110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a93622ac50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a9362290d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a93622a1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a93622a390_0, 0, 1;
    %store/vec4 v000001a93622a750_0, 0, 1;
    %load/vec4 v000001a93622a7f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a430_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %load/vec4 v000001a93622a250_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a93622a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a1b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9362290d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a93622a110_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a936229c10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a9361c5400;
T_4 ;
    %wait E_000001a9362193a0;
    %fork t_1, S_000001a9361c5590;
    %jmp t_0;
    .scope S_000001a9361c5590;
t_1 ;
    %load/vec4 v000001a936257750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a93622ae30_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a93622ae30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a93622ae30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a936257070, 0, 4;
    %load/vec4 v000001a93622ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a93622ae30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a936258790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a936256cb0_0;
    %load/vec4 v000001a936257ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a936257070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a936257070, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a9361c5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a9361c5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a936256a30_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a936256a30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a936256a30_0;
    %ix/getv/s 4, v000001a936256a30_0;
    %load/vec4a v000001a936257070, 4;
    %ix/getv/s 4, v000001a936256a30_0;
    %load/vec4a v000001a936257070, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a936256a30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a936256a30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a9361f6240;
T_6 ;
    %wait E_000001a936219b60;
    %load/vec4 v000001a936257c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %add;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %sub;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %and;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %or;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %xor;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %or;
    %inv;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a936257250_0;
    %load/vec4 v000001a9362580b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a9362580b0_0;
    %load/vec4 v000001a936257250_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a936257250_0;
    %ix/getv 4, v000001a9362580b0_0;
    %shiftl 4;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a936257250_0;
    %ix/getv 4, v000001a9362580b0_0;
    %shiftr 4;
    %assign/vec4 v000001a936256c10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a9361dda60;
T_7 ;
    %wait E_000001a9362194a0;
    %load/vec4 v000001a9362568f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a9362585b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a936257a70, 4;
    %assign/vec4 v000001a936258010_0, 0;
T_7.0 ;
    %load/vec4 v000001a9362581f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a936257bb0_0;
    %ix/getv 3, v000001a9362585b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a936257a70, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a9361dda60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a936257d90_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a936257d90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a936257d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a936257a70, 0, 4;
    %load/vec4 v000001a936257d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a936257d90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001a9361dda60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a936257d90_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a936257d90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a936257d90_0;
    %load/vec4a v000001a936257a70, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001a936257d90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a936257d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a936257d90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a9361c5d40;
T_10 ;
    %wait E_000001a9362193a0;
    %load/vec4 v000001a936344410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a936342ed0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a936342ed0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a936342ed0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a93621f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9363433d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a936343f10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a93621f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a9363433d0_0;
    %inv;
    %assign/vec4 v000001a9363433d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a93621f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a936343f10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a936343f10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001a9363427f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
