// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2019 by Stefan Wallentowitz.

`verilator_config

full_case -file "t/t_assert_synth.v" -lines 32
