;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT @216, 60
	ADD <280, <90
	JMN -7, @-20
	JMP <127, 106
	SPL 700, <77
	SUB 700, @72
	CMP @127, 106
	CMP 27, @12
	DAT #1, #2
	SUB @127, 106
	SPL 2, <10
	JMN 0, <332
	MOV -1, <-20
	MOV -7, <-20
	ADD #277, <1
	SLT <300, 91
	CMP 27, @12
	CMP 27, @12
	JMP @72, #250
	MOV #72, @262
	JMP @72, #250
	SLT 27, @12
	JMP -7, @120
	CMP -7, <-126
	SUB @147, @-100
	ADD <470, -9
	SLT <300, 90
	DAT <277, #1
	ADD <-30, 9
	SLT <300, 90
	ADD <-30, 9
	SUB @-27, 100
	ADD 210, 60
	SLT 27, @12
	SPL <127, 106
	JMZ -7, @-20
	SLT <300, 91
	SPL 0, <332
	SUB 1, 27
	MOV -1, <-20
	SLT <300, 91
	DJN 700, <72
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -277, <-126
	CMP -277, <-126
	DJN -1, @-20
