Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 30 10:21:42 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     185         
DPIR-1     Warning           Asynchronous driver check       40          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (429)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (466)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (429)
--------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff15/temp_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (466)
--------------------------------------------------
 There are 466 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.503        0.000                      0                  504        0.149        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.503        0.000                      0                  504        0.149        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 3.043ns (47.155%)  route 3.410ns (52.845%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.626     5.229    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  ff18/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  ff18/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.632     6.379    ff18/debounce_counter_reg[1]
    SLICE_X10Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.016 r  ff18/DEBOUNCED_OUT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.025    ff18/DEBOUNCED_OUT0_carry_i_10_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  ff18/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.142    ff18/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  ff18/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.259    ff18/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  ff18/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.376    ff18/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  ff18/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.493    ff18/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  ff18/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.610    ff18/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.933 f  ff18/DEBOUNCED_OUT0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.812     8.745    ff18/p_0_in[26]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.306     9.051 r  ff18/DEBOUNCED_OUT0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.051    ff18/DEBOUNCED_OUT0_carry__2_i_7_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.601 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.302    10.903    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124    11.027 r  ff18/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.655    11.682    ff18/DEBOUNCED_OUT_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.595    15.018    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.056    15.185    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.924ns (48.276%)  route 3.133ns (51.724%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629     5.232    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  ff21/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ff21/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.815     6.565    ff21/debounce_counter_reg[1]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.221 r  ff21/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.221    ff21/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  ff21/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.335    ff21/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.449    ff21/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    ff21/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.677    ff21/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.791    ff21/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  ff21/DEBOUNCED_OUT0_carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.905    ff21/DEBOUNCED_OUT0_carry__2_i_10__2_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.144 f  ff21/DEBOUNCED_OUT0_carry__2_i_9__2/O[2]
                         net (fo=2, routed)           1.117     9.261    ff21/p_0_in[31]
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.302     9.563 r  ff21/DEBOUNCED_OUT0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     9.563    ff21/DEBOUNCED_OUT0_carry__2_i_5__2_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.964 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.201    11.165    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X7Y82          LUT3 (Prop_lut3_I1_O)        0.124    11.289 r  ff21/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    11.289    ff21/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X7Y82          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.595    15.018    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y82          FDRE (Setup_fdre_C_D)        0.029    15.270    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 2.993ns (52.627%)  route 2.694ns (47.373%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708     5.311    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  ff20/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ff20/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.651     6.418    ff20/debounce_counter_reg[1]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.074 r  ff20/DEBOUNCED_OUT0_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.074    ff20/DEBOUNCED_OUT0_carry_i_10__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  ff20/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.188    ff20/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.009     7.311    ff20/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    ff20/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.539    ff20/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.653    ff20/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__1/O[1]
                         net (fo=2, routed)           1.137     9.124    ff20/p_0_in[26]
    SLICE_X4Y75          LUT2 (Prop_lut2_I0_O)        0.303     9.427 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.427    ff20/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.897    10.874    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y76          LUT3 (Prop_lut3_I1_O)        0.124    10.998 r  ff20/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    10.998    ff20/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X4Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.011    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.029    15.263    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.981ns (54.484%)  route 2.490ns (45.516%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.707     5.310    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ff19/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ff19/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.813     6.579    ff19/debounce_counter_reg[1]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.216 r  ff19/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.216    ff19/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  ff19/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    ff19/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.450    ff19/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.567 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    ff19/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.684 r  ff19/DEBOUNCED_OUT0_carry__1_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.684    ff19/DEBOUNCED_OUT0_carry__1_i_4__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.801 r  ff19/DEBOUNCED_OUT0_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.801    ff19/DEBOUNCED_OUT0_carry__1_i_9__0_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.124 f  ff19/DEBOUNCED_OUT0_carry__2_i_10__0/O[1]
                         net (fo=2, routed)           0.812     8.936    ff19/p_0_in[26]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.306     9.242 r  ff19/DEBOUNCED_OUT0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.242    ff19/DEBOUNCED_OUT0_carry__2_i_7__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.792 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.865    10.657    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.124    10.781 r  ff19/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    10.781    ff19/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X3Y82          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.597    15.020    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.029    15.272    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 ff22/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff22/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.981ns (54.410%)  route 2.498ns (45.590%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708     5.311    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ff22/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ff22/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.435    ff22/debounce_counter_reg[1]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.072 r  ff22/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.072    ff22/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  ff22/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.189    ff22/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  ff22/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.306    ff22/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  ff22/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.423    ff22/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  ff22/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.540    ff22/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  ff22/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.657    ff22/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.980 f  ff22/DEBOUNCED_OUT0_carry__2_i_10__3/O[1]
                         net (fo=2, routed)           0.946     8.926    ff22/p_0_in[26]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.306     9.232 r  ff22/DEBOUNCED_OUT0_carry__2_i_7__3/O
                         net (fo=1, routed)           0.000     9.232    ff22/DEBOUNCED_OUT0_carry__2_i_7__3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.782 r  ff22/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.884    10.665    ff22/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.124    10.789 r  ff22/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    10.789    ff22/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X1Y82          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.597    15.020    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.029    15.288    ff22/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.349ns (35.442%)  route 2.457ns (64.558%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637     5.240    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     5.758 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.832    ff1/count_reg[15]
    SLICE_X9Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.956 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.956    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    ff1/count0_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.663 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.383     9.046    ff1/clear
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519    14.942    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[0]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.729    14.454    ff1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.349ns (35.442%)  route 2.457ns (64.558%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637     5.240    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     5.758 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.832    ff1/count_reg[15]
    SLICE_X9Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.956 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.956    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    ff1/count0_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.663 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.383     9.046    ff1/clear
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519    14.942    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[1]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.729    14.454    ff1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.349ns (35.442%)  route 2.457ns (64.558%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637     5.240    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     5.758 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.832    ff1/count_reg[15]
    SLICE_X9Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.956 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.956    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    ff1/count0_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.663 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.383     9.046    ff1/clear
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519    14.942    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.729    14.454    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.349ns (35.442%)  route 2.457ns (64.558%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637     5.240    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     5.758 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.832    ff1/count_reg[15]
    SLICE_X9Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.956 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.956    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    ff1/count0_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.663 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.383     9.046    ff1/clear
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519    14.942    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.729    14.454    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.349ns (37.809%)  route 2.219ns (62.191%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637     5.240    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     5.758 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.832    ff1/count_reg[15]
    SLICE_X9Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.956 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.956    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    ff1/count0_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.663 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.145     8.808    ff1/clear
    SLICE_X8Y65          FDRE                                         r  ff1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.518    14.941    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  ff1/count_reg[4]/C
                         clock pessimism              0.277    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.729    14.453    ff1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ff16/binary_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.212ns (81.194%)  route 0.049ns (18.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 7.039 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     6.522    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  ff16/binary_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.167     6.689 r  ff16/binary_reg[21]/Q
                         net (fo=1, routed)           0.049     6.738    ff16/in3[22]
    SLICE_X7Y93          LUT4 (Prop_lut4_I2_O)        0.045     6.783 r  ff16/binary[22]_i_1/O
                         net (fo=1, routed)           0.000     6.783    ff16/binary[22]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  ff16/binary_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff16/binary_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.535    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.099     6.634    ff16/binary_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.783    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.304ns  (logic 0.194ns (63.744%)  route 0.110ns (36.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.563     6.482    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDCE                                         r  ff16/bcds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_fdce_C_Q)         0.146     6.628 r  ff16/bcds_reg[2]/Q
                         net (fo=5, routed)           0.110     6.739    ff16/bcds_reg_n_0_[2]
    SLICE_X10Y73         LUT5 (Prop_lut5_I0_O)        0.048     6.787 r  ff16/bcds[3]_i_1/O
                         net (fo=1, routed)           0.000     6.787    ff16/bcds[3]_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  ff16/bcds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  ff16/bcds_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.495    
    SLICE_X10Y73         FDCE (Hold_fdce_C_D)         0.135     6.630    ff16/bcds_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.563     6.482    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDCE                                         r  ff16/bcds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_fdce_C_Q)         0.146     6.628 r  ff16/bcds_reg[2]/Q
                         net (fo=5, routed)           0.110     6.739    ff16/bcds_reg_n_0_[2]
    SLICE_X10Y73         LUT5 (Prop_lut5_I1_O)        0.045     6.784 r  ff16/bcds[1]_i_1/O
                         net (fo=1, routed)           0.000     6.784    ff16/bcds[1]_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  ff16/bcds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  ff16/bcds_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.495    
    SLICE_X10Y73         FDCE (Hold_fdce_C_D)         0.124     6.619    ff16/bcds_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.784    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.240ns  (logic 0.167ns (69.493%)  route 0.073ns (30.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     6.484    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  ff16/bcds_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  ff16/bcds_reg[13]/Q
                         net (fo=5, routed)           0.073     6.725    ff16/bcds_reg_n_0_[13]
    SLICE_X11Y72         FDCE                                         r  ff16/bcds_out_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.833     6.998    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  ff16/bcds_out_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.497    
    SLICE_X11Y72         FDCE (Hold_fdce_C_D)         0.053     6.550    ff16/bcds_out_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.550    
                         arrival time                           6.725    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ff16/binary_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.310ns  (logic 0.191ns (61.582%)  route 0.119ns (38.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.600     6.519    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  ff16/binary_reg[0]/Q
                         net (fo=1, routed)           0.119     6.784    ff16/in3[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.045     6.829 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.829    ff16/binary[1]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.869     7.034    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.554    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.099     6.653    ff16/binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.653    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ff16/FSM_onehot_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/FSM_onehot_state_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.000%)  route 0.124ns (46.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.599     6.518    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  ff16/FSM_onehot_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.146     6.664 r  ff16/FSM_onehot_state_reg[2]/Q
                         net (fo=26, routed)          0.124     6.789    ff16/bcds_out_reg_next
    SLICE_X5Y86          FDPE                                         r  ff16/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.869     7.034    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDPE                                         r  ff16/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.533    
    SLICE_X5Y86          FDPE (Hold_fdpe_C_D)         0.077     6.610    ff16/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ff16/binary_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.212ns (65.803%)  route 0.110ns (34.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 7.040 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.602     6.521    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  ff16/binary_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.167     6.688 r  ff16/binary_reg[12]/Q
                         net (fo=1, routed)           0.110     6.799    ff16/in3[13]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.045     6.844 r  ff16/binary[13]_i_1/O
                         net (fo=1, routed)           0.000     6.844    ff16/binary[13]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  ff16/binary_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     7.040    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  ff16/binary_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.537    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.124     6.661    ff16/binary_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.661    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ff16/binary_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.212ns (65.764%)  route 0.110ns (34.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 7.039 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     6.522    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  ff16/binary_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.167     6.689 r  ff16/binary_reg[18]/Q
                         net (fo=1, routed)           0.110     6.800    ff16/in3[19]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.045     6.845 r  ff16/binary[19]_i_1/O
                         net (fo=1, routed)           0.000     6.845    ff16/binary[19]_i_1_n_0
    SLICE_X5Y93          FDCE                                         r  ff16/binary_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  ff16/binary_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.559    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.098     6.657    ff16/binary_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.657    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.918%)  route 0.135ns (48.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     6.484    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  ff16/bcds_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  ff16/bcds_reg[21]/Q
                         net (fo=4, routed)           0.135     6.766    ff16/bcds_reg_n_0_[21]
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.834     6.999    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.498    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.079     6.577    ff16/bcds_out_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.103%)  route 0.134ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.563     6.482    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDCE                                         r  ff16/bcds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_fdce_C_Q)         0.146     6.628 r  ff16/bcds_reg[2]/Q
                         net (fo=5, routed)           0.134     6.763    ff16/bcds_reg_n_0_[2]
    SLICE_X11Y72         FDCE                                         r  ff16/bcds_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.833     6.998    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  ff16/bcds_out_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.497    
    SLICE_X11Y72         FDCE (Hold_fdce_C_D)         0.077     6.574    ff16/bcds_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y64     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y66     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y66     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y67     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y67     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y67     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y67     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y68     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y68     ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y64     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y64     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y64     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y64     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.209ns  (logic 15.279ns (68.796%)  route 6.930ns (31.204%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[25])
                                                      1.820    20.452 r  ff5/plusOp__5/P[25]
                         net (fo=3, routed)           1.757    22.209    ff6/NUMBER_2_OUT_reg[27]_0[25]
    SLICE_X13Y91         FDCE                                         r  ff6/NUMBER_3_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.052ns  (logic 15.279ns (69.287%)  route 6.773ns (30.713%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[23])
                                                      1.820    20.452 r  ff5/plusOp__5/P[23]
                         net (fo=3, routed)           1.600    22.052    ff6/NUMBER_2_OUT_reg[27]_0[23]
    SLICE_X12Y90         FDCE                                         r  ff6/NUMBER_1_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.022ns  (logic 15.279ns (69.380%)  route 6.743ns (30.620%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[26])
                                                      1.820    20.452 r  ff5/plusOp__5/P[26]
                         net (fo=3, routed)           1.570    22.022    ff6/NUMBER_2_OUT_reg[27]_0[26]
    SLICE_X10Y91         FDCE                                         r  ff6/NUMBER_2_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.999ns  (logic 15.279ns (69.453%)  route 6.720ns (30.547%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    20.452 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.547    21.999    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X11Y91         FDCE                                         r  ff6/NUMBER_3_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.997ns  (logic 15.279ns (69.458%)  route 6.718ns (30.542%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    20.452 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.545    21.997    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X8Y90          FDCE                                         r  ff6/NUMBER_1_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.996ns  (logic 15.279ns (69.462%)  route 6.717ns (30.538%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[26])
                                                      1.820    20.452 r  ff5/plusOp__5/P[26]
                         net (fo=3, routed)           1.544    21.996    ff6/NUMBER_2_OUT_reg[27]_0[26]
    SLICE_X11Y91         FDCE                                         r  ff6/NUMBER_3_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.902ns  (logic 15.279ns (69.760%)  route 6.623ns (30.240%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[25])
                                                      1.820    20.452 r  ff5/plusOp__5/P[25]
                         net (fo=3, routed)           1.450    21.902    ff6/NUMBER_2_OUT_reg[27]_0[25]
    SLICE_X9Y91          FDCE                                         r  ff6/NUMBER_2_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.807ns  (logic 15.279ns (70.064%)  route 6.528ns (29.936%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[21])
                                                      1.820    20.452 r  ff5/plusOp__5/P[21]
                         net (fo=3, routed)           1.355    21.807    ff6/NUMBER_2_OUT_reg[27]_0[21]
    SLICE_X10Y91         FDCE                                         r  ff6/NUMBER_2_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.791ns  (logic 15.279ns (70.115%)  route 6.512ns (29.885%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[22])
                                                      1.820    20.452 r  ff5/plusOp__5/P[22]
                         net (fo=3, routed)           1.339    21.791    ff6/NUMBER_2_OUT_reg[27]_0[22]
    SLICE_X12Y88         FDCE                                         r  ff6/NUMBER_3_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.779ns  (logic 15.279ns (70.153%)  route 6.500ns (29.847%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.313     1.831    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     5.672 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.110    ff5/plusOp_n_97
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.930 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.864     8.794    ff5/plusOp__0_n_104
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    10.614 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    11.052    ff5/plusOp__1_n_91
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[14]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.817    13.689    ff5/plusOp__2_n_87
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.509 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.947    ff5/plusOp__3_n_84
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.767 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    18.632    ff5/plusOp__4_n_81
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[24]_P[24])
                                                      1.820    20.452 r  ff5/plusOp__5/P[24]
                         net (fo=3, routed)           1.328    21.779    ff6/NUMBER_2_OUT_reg[27]_0[24]
    SLICE_X12Y92         FDCE                                         r  ff6/NUMBER_3_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.209ns (73.799%)  route 0.074ns (26.201%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE                         0.000     0.000 r  ff4/ff2/count_reg[3]/C
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff2/count_reg[3]/Q
                         net (fo=7, routed)           0.074     0.238    ff4/ff2/Q[3]
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  ff4/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.283    ff4/ff2/tick__0_i_1__1_n_0
    SLICE_X13Y62         FDRE                                         r  ff4/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  ff4/ff3/tick_reg__0/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff3/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff3/tick_reg__0_n_0
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff3/tick_i_1__2_n_0
    SLICE_X13Y65         FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE                         0.000     0.000 r  ff4/ff4/tick_reg__0/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff4/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff4/tick_reg__0_n_0
    SLICE_X13Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff4/tick_i_1__3_n_0
    SLICE_X13Y67         FDRE                                         r  ff4/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff6/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE                         0.000     0.000 r  ff4/ff6/tick_reg__0/C
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff6/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff6/tick_reg__0_n_0
    SLICE_X13Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff6/tick_i_1__5/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff6/tick_i_1__5_n_0
    SLICE_X13Y72         FDRE                                         r  ff4/ff6/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  ff4/ff0/count_reg[1]/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[1]/Q
                         net (fo=7, routed)           0.110     0.251    ff4/ff0/Q[1]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.296 r  ff4/ff0/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    ff4/ff0/p_0_in[2]
    SLICE_X12Y60         FDCE                                         r  ff4/ff0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  ff4/ff0/count_reg[1]/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[1]/Q
                         net (fo=7, routed)           0.114     0.255    ff4/ff0/Q[1]
    SLICE_X12Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.300 r  ff4/ff0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.300    ff4/ff0/p_0_in[3]
    SLICE_X12Y60         FDCE                                         r  ff4/ff0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.370%)  route 0.110ns (36.630%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  ff4/ff3/tick_reg/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff3/tick_reg/Q
                         net (fo=9, routed)           0.110     0.256    ff4/ff3/tick_3
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  ff4/ff3/tick__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.301    ff4/ff3/tick__0_i_1__2_n_0
    SLICE_X12Y65         FDRE                                         r  ff4/ff3/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.370%)  route 0.110ns (36.630%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE                         0.000     0.000 r  ff4/ff4/tick_reg/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff4/tick_reg/Q
                         net (fo=9, routed)           0.110     0.256    ff4/ff4/tick_4
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  ff4/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.301    ff4/ff4/tick__0_i_1__3_n_0
    SLICE_X12Y67         FDRE                                         r  ff4/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  ff4/ff0/count_reg[1]/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[1]/Q
                         net (fo=7, routed)           0.114     0.255    ff4/ff0/Q[1]
    SLICE_X12Y60         LUT5 (Prop_lut5_I2_O)        0.048     0.303 r  ff4/ff0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.303    ff4/ff0/p_0_in[4]
    SLICE_X12Y60         FDCE                                         r  ff4/ff0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.191ns (62.917%)  route 0.113ns (37.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE                         0.000     0.000 r  ff4/ff6/tick_reg/C
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff6/tick_reg/Q
                         net (fo=7, routed)           0.113     0.259    ff4/ff6/CLK
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  ff4/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.304    ff4/ff6/tick__0_i_1__5_n_0
    SLICE_X12Y72         FDRE                                         r  ff4/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 1.572ns (25.467%)  route 4.601ns (74.533%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           1.092    15.220    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.124    15.344 r  ff0/g0_b4/O
                         net (fo=1, routed)           1.064    16.407    ff13/ff1/D[4]
    SLICE_X1Y72          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 1.572ns (27.264%)  route 4.194ns (72.736%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.676    14.804    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.124    14.928 r  ff0/g0_b2/O
                         net (fo=1, routed)           1.073    16.001    ff13/ff1/D[2]
    SLICE_X1Y72          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 1.605ns (28.104%)  route 4.106ns (71.896%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           1.106    15.234    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.157    15.391 r  ff0/g0_b7/O
                         net (fo=1, routed)           0.555    15.946    ff13/ff1/D[7]
    SLICE_X6Y71          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.708ns  (logic 1.601ns (28.048%)  route 4.107ns (71.952%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           1.092    15.220    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.153    15.373 r  ff0/g0_b5/O
                         net (fo=1, routed)           0.570    15.943    ff13/ff1/D[5]
    SLICE_X6Y71          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 1.572ns (27.628%)  route 4.118ns (72.372%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           1.106    15.234    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.124    15.358 r  ff0/g0_b6/O
                         net (fo=1, routed)           0.567    15.925    ff13/ff1/D[6]
    SLICE_X6Y71          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 1.600ns (29.391%)  route 3.844ns (70.609%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.676    14.804    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.152    14.956 r  ff0/g0_b3/O
                         net (fo=1, routed)           0.723    15.679    ff13/ff1/D[3]
    SLICE_X6Y71          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.594ns (31.223%)  route 3.511ns (68.777%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.684    14.812    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.146    14.958 r  ff0/g0_b0/O
                         net (fo=1, routed)           0.382    15.340    ff13/ff1/D[0]
    SLICE_X8Y71          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.701ns  (logic 1.572ns (33.440%)  route 3.129ns (66.560%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632    10.235    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.459    10.694 r  ff16/bcds_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.656    11.350    ff16/BCD_8_DIGIT_OUT[21]
    SLICE_X9Y71          LUT3 (Prop_lut3_I2_O)        0.152    11.502 r  ff16/g0_b0_i_29/O
                         net (fo=2, routed)           0.970    12.472    ff3/g0_b0_i_8_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.326    12.798 r  ff3/g0_b0_i_18/O
                         net (fo=1, routed)           0.000    12.798    ff3/g0_b0_i_18_n_0
    SLICE_X10Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    13.012 r  ff3/g0_b0_i_8/O
                         net (fo=1, routed)           0.819    13.831    ff0/g0_b0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.297    14.128 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.684    14.812    ff0/SEG_OUT[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.124    14.936 r  ff0/g0_b1/O
                         net (fo=1, routed)           0.000    14.936    ff13/ff1/D[1]
    SLICE_X8Y71          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 1.312ns (20.342%)  route 5.138ns (79.658%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.706     5.309    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          1.296     7.061    ff0/BTNL_debounced
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  ff0/last_triggers[5]_i_3/O
                         net (fo=1, routed)           0.670     7.855    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     7.979 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           1.014     8.993    ff18/current_state[3]_i_3
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.152     9.145 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.801     9.945    ff0/current_state_reg[0]_1
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.332    10.277 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.800    11.077    ff0/current_state[3]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124    11.201 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.557    11.758    ff0/current_state
    SLICE_X5Y80          FDRE                                         r  ff0/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 1.312ns (20.342%)  route 5.138ns (79.658%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.706     5.309    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          1.296     7.061    ff0/BTNL_debounced
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  ff0/last_triggers[5]_i_3/O
                         net (fo=1, routed)           0.670     7.855    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     7.979 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           1.014     8.993    ff18/current_state[3]_i_3
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.152     9.145 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.801     9.945    ff0/current_state_reg[0]_1
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.332    10.277 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.800    11.077    ff0/current_state[3]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124    11.201 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.557    11.758    ff0/current_state
    SLICE_X5Y80          FDRE                                         r  ff0/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.466%)  route 0.191ns (57.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.191     1.848    ff0/BTNU_debounced
    SLICE_X3Y80          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.956%)  route 0.159ns (46.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.159     1.816    ff0/BTNU_debounced
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  ff0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ff0/next_state[0]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  ff0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.842%)  route 0.220ns (54.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.592     1.511    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  ff15/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ff15/temp_reg/Q
                         net (fo=10, routed)          0.220     1.872    ff0/CLK
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.917    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.209ns (49.835%)  route 0.210ns (50.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.210     1.891    ff0/DEBOUNCED_OUT
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.936 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    ff0/current_state[0]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.141ns (32.520%)  route 0.293ns (67.480%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.293     1.951    ff0/BTND_debounced
    SLICE_X2Y80          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.771%)  route 0.249ns (57.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.249     1.907    ff0/BTNR_debounced
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.952 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.952    ff0/next_state[2]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.141ns (32.088%)  route 0.298ns (67.912%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.298     1.957    ff0/BTNR_debounced
    SLICE_X3Y80          FDRE                                         r  ff0/last_triggers_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.254ns (49.247%)  route 0.262ns (50.753%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.124     1.805    ff0/DEBOUNCED_OUT
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  ff0/clk_cycle_count[1]_i_2/O
                         net (fo=2, routed)           0.137     1.987    ff0/clk_cycle_count[1]_i_2_n_0
    SLICE_X5Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.032 r  ff0/clk_cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    ff0/clk_cycle_count[0]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  ff0/clk_cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.258ns (49.637%)  route 0.262ns (50.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.124     1.805    ff0/DEBOUNCED_OUT
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  ff0/clk_cycle_count[1]_i_2/O
                         net (fo=2, routed)           0.137     1.987    ff0/clk_cycle_count[1]_i_2_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.049     2.036 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.186ns (32.298%)  route 0.390ns (67.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.390     2.048    ff0/BTNR_debounced
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.045     2.093 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.093    ff0/next_state[1]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.463ns  (logic 3.171ns (19.261%)  route 13.292ns (80.739%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.328 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.164     5.492    ff7/sum[23]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.307     5.799 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           0.824     6.623    ff7/binary[21]_i_12_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           0.902     7.649    ff7/binary[19]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.844     8.618    ff7/binary[14]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           0.838     9.580    ff7/binary[11]_i_12_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  ff7/binary[8]_i_12/O
                         net (fo=4, routed)           1.318    11.022    ff7/binary[8]_i_12_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.146 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           0.677    11.823    ff7/binary[7]_i_10_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124    11.947 r  ff7/binary[3]_i_11/O
                         net (fo=4, routed)           1.172    13.119    ff7/binary[3]_i_11_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124    13.243 r  ff7/binary[1]_i_9/O
                         net (fo=2, routed)           0.850    14.092    ff7/binary[1]_i_9_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124    14.216 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           1.192    15.409    ff6/binary_reg[1]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    15.533 r  ff6/binary[1]_i_3/O
                         net (fo=1, routed)           0.806    16.339    ff16/binary_reg[1]_1
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    16.463 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    16.463    ff16/binary[1]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.982ns  (logic 3.436ns (21.499%)  route 12.546ns (78.501%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=2 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.130    ff7/sum__0_carry__4_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.369 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.136     5.505    ff7/sum[26]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.301     5.806 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.836     6.642    ff7/binary[22]_i_9_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           1.019     7.785    ff7/binary[17]_i_11_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.909 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.182     9.092    ff7/binary[16]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  ff7/binary[11]_i_11/O
                         net (fo=4, routed)           0.653     9.868    ff7/binary[11]_i_11_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I3_O)        0.124     9.992 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           1.109    11.101    ff7/binary[8]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    11.225 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.992    12.217    ff7/binary[7]_i_9_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.341 r  ff7/binary[4]_i_9/O
                         net (fo=5, routed)           0.845    13.186    ff7/binary[4]_i_9_n_0
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.152    13.338 r  ff7/binary[3]_i_8/O
                         net (fo=1, routed)           0.436    13.774    ff7/binary[3]_i_8_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.326    14.100 r  ff7/binary[3]_i_5/O
                         net (fo=1, routed)           0.967    15.067    ff6/binary_reg[3]
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    15.191 r  ff6/binary[3]_i_3/O
                         net (fo=1, routed)           0.667    15.858    ff16/binary_reg[3]_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124    15.982 r  ff16/binary[3]_i_1/O
                         net (fo=1, routed)           0.000    15.982    ff16/binary[3]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  ff16/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.684ns  (logic 3.206ns (20.442%)  route 12.478ns (79.558%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.130    ff7/sum__0_carry__4_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.369 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.136     5.505    ff7/sum[26]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.301     5.806 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.836     6.642    ff7/binary[22]_i_9_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           1.019     7.785    ff7/binary[17]_i_11_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.909 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.182     9.092    ff7/binary[16]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  ff7/binary[11]_i_11/O
                         net (fo=4, routed)           0.653     9.868    ff7/binary[11]_i_11_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I3_O)        0.124     9.992 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           1.109    11.101    ff7/binary[8]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    11.225 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.992    12.217    ff7/binary[7]_i_9_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.341 r  ff7/binary[4]_i_9/O
                         net (fo=5, routed)           0.838    13.178    ff7/binary[4]_i_9_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.302 r  ff7/binary[0]_i_9/O
                         net (fo=1, routed)           0.759    14.061    ff7/binary[0]_i_9_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    14.185 r  ff7/binary[0]_i_8/O
                         net (fo=1, routed)           0.452    14.637    ff7/binary[0]_i_8_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124    14.761 r  ff7/binary[0]_i_4/O
                         net (fo=1, routed)           0.798    15.560    ff6/binary_reg[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124    15.684 r  ff6/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    15.684    ff16/D[0]
    SLICE_X3Y85          FDCE                                         r  ff16/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.600    10.023    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.199ns  (logic 3.171ns (20.863%)  route 12.028ns (79.137%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.328 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.164     5.492    ff7/sum[23]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.307     5.799 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           0.824     6.623    ff7/binary[21]_i_12_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           0.902     7.649    ff7/binary[19]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.844     8.618    ff7/binary[14]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           0.838     9.580    ff7/binary[11]_i_12_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  ff7/binary[8]_i_12/O
                         net (fo=4, routed)           1.318    11.022    ff7/binary[8]_i_12_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.146 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           0.978    12.124    ff7/binary[7]_i_10_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124    12.248 r  ff7/binary[2]_i_11/O
                         net (fo=3, routed)           0.977    13.225    ff7/binary[2]_i_11_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124    13.349 r  ff7/binary[2]_i_9/O
                         net (fo=1, routed)           0.670    14.019    ff7/binary[2]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124    14.143 r  ff7/binary[2]_i_5/O
                         net (fo=1, routed)           0.646    14.789    ff6/binary_reg[2]
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    14.913 r  ff6/binary[2]_i_3/O
                         net (fo=1, routed)           0.162    15.075    ff16/binary_reg[2]_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124    15.199 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    15.199    ff16/binary[2]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.164ns  (logic 3.439ns (22.679%)  route 11.725ns (77.321%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.328 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.164     5.492    ff7/sum[23]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.307     5.799 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           0.824     6.623    ff7/binary[21]_i_12_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           0.902     7.649    ff7/binary[19]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.844     8.618    ff7/binary[14]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           0.838     9.580    ff7/binary[11]_i_12_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  ff7/binary[8]_i_12/O
                         net (fo=4, routed)           1.318    11.022    ff7/binary[8]_i_12_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.146 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           1.186    12.332    ff7/binary[7]_i_10_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124    12.456 r  ff7/binary[5]_i_10/O
                         net (fo=1, routed)           0.669    13.125    ff7/binary[5]_i_10_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124    13.249 r  ff7/binary[5]_i_6/O
                         net (fo=1, routed)           0.472    13.721    ff6/binary_reg[5]_i_2_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124    13.845 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.000    13.845    ff6/binary[5]_i_4_n_0
    SLICE_X4Y87          MUXF7 (Prop_muxf7_I1_O)      0.217    14.062 r  ff6/binary_reg[5]_i_2/O
                         net (fo=1, routed)           0.803    14.865    ff16/binary_reg[5]_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.299    15.164 r  ff16/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    15.164    ff16/binary[5]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.078ns  (logic 3.669ns (24.334%)  route 11.409ns (75.666%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.328 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.164     5.492    ff7/sum[23]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.307     5.799 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           0.824     6.623    ff7/binary[21]_i_12_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           0.902     7.649    ff7/binary[19]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.844     8.618    ff7/binary[14]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           0.838     9.580    ff7/binary[11]_i_12_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  ff7/binary[8]_i_12/O
                         net (fo=4, routed)           1.318    11.022    ff7/binary[8]_i_12_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.146 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           1.186    12.332    ff7/binary[7]_i_10_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.152    12.484 r  ff7/binary[6]_i_10/O
                         net (fo=1, routed)           0.436    12.920    ff7/binary[6]_i_10_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.326    13.246 r  ff7/binary[6]_i_6/O
                         net (fo=1, routed)           0.773    14.020    ff6/binary_reg[6]_i_2_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.000    14.144    ff6/binary[6]_i_4_n_0
    SLICE_X4Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.361 r  ff6/binary_reg[6]_i_2/O
                         net (fo=1, routed)           0.418    14.779    ff16/binary_reg[6]_0
    SLICE_X6Y85          LUT4 (Prop_lut4_I2_O)        0.299    15.078 r  ff16/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    15.078    ff16/binary[6]_i_1_n_0
    SLICE_X6Y85          FDCE                                         r  ff16/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  ff16/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.607ns  (logic 3.439ns (23.543%)  route 11.168ns (76.457%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.328 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.164     5.492    ff7/sum[23]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.307     5.799 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           0.824     6.623    ff7/binary[21]_i_12_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           0.902     7.649    ff7/binary[19]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.844     8.618    ff7/binary[14]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           0.838     9.580    ff7/binary[11]_i_12_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  ff7/binary[8]_i_12/O
                         net (fo=4, routed)           1.318    11.022    ff7/binary[8]_i_12_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.146 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           1.018    12.164    ff7/binary[7]_i_10_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.288 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           0.823    13.111    ff7/binary[4]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.124    13.235 r  ff7/binary[4]_i_6/O
                         net (fo=1, routed)           0.299    13.534    ff6/binary_reg[4]_i_2_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    13.658 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           0.000    13.658    ff6/binary[4]_i_4_n_0
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    13.875 r  ff6/binary_reg[4]_i_2/O
                         net (fo=1, routed)           0.433    14.308    ff16/binary_reg[4]_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.299    14.607 r  ff16/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    14.607    ff16/binary[4]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  ff16/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.599    10.022    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.578ns  (logic 3.315ns (22.740%)  route 11.263ns (77.260%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.328 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.164     5.492    ff7/sum[23]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.307     5.799 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           0.824     6.623    ff7/binary[21]_i_12_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           0.902     7.649    ff7/binary[19]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.844     8.618    ff7/binary[14]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           0.838     9.580    ff7/binary[11]_i_12_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  ff7/binary[8]_i_12/O
                         net (fo=4, routed)           1.318    11.022    ff7/binary[8]_i_12_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.146 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           0.741    11.887    ff7/binary[7]_i_10_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124    12.011 r  ff7/binary[7]_i_6/O
                         net (fo=1, routed)           1.214    13.224    ff6/binary_reg[7]_i_2_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    13.348 r  ff6/binary[7]_i_4/O
                         net (fo=1, routed)           0.000    13.348    ff6/binary[7]_i_4_n_0
    SLICE_X9Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    13.565 r  ff6/binary_reg[7]_i_2/O
                         net (fo=1, routed)           0.714    14.279    ff16/binary_reg[7]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.299    14.578 r  ff16/binary[7]_i_1/O
                         net (fo=1, routed)           0.000    14.578    ff16/binary[7]_i_1_n_0
    SLICE_X8Y86          FDCE                                         r  ff16/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519     9.942    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y86          FDCE                                         r  ff16/binary_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.382ns  (logic 3.350ns (23.293%)  route 11.032ns (76.707%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.130    ff7/sum__0_carry__4_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.369 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.136     5.505    ff7/sum[26]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.301     5.806 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.836     6.642    ff7/binary[22]_i_9_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           1.019     7.785    ff7/binary[17]_i_11_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.909 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.182     9.092    ff7/binary[16]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  ff7/binary[11]_i_11/O
                         net (fo=4, routed)           0.718     9.933    ff7/binary[11]_i_11_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124    10.057 r  ff7/binary[9]_i_11/O
                         net (fo=5, routed)           1.116    11.173    ff7/binary[9]_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124    11.297 r  ff7/binary[8]_i_9/O
                         net (fo=1, routed)           0.944    12.241    ff7/binary[8]_i_9_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124    12.365 r  ff7/binary[8]_i_6/O
                         net (fo=1, routed)           0.800    13.165    ff6/binary_reg[8]_i_2_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  ff6/binary[8]_i_4/O
                         net (fo=1, routed)           0.000    13.289    ff6/binary[8]_i_4_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I1_O)      0.217    13.506 r  ff6/binary_reg[8]_i_2/O
                         net (fo=1, routed)           0.577    14.083    ff16/binary_reg[8]_0
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.299    14.382 r  ff16/binary[8]_i_1/O
                         net (fo=1, routed)           0.000    14.382    ff16/binary[8]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  ff16/binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  ff16/binary_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 3.575ns (25.223%)  route 10.599ns (74.777%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[11]/C
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[11]/Q
                         net (fo=16, routed)          1.941     2.459    ff6/NUMBER_1_OUT[11]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  ff6/sum__0_carry__2_i_4/O
                         net (fo=1, routed)           0.763     3.346    ff7/binary[8]_i_11_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.896 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.896    ff7/sum__0_carry__2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.013    ff7/sum__0_carry__3_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.130    ff7/sum__0_carry__4_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.369 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.136     5.505    ff7/sum[26]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.301     5.806 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.836     6.642    ff7/binary[22]_i_9_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           1.019     7.785    ff7/binary[17]_i_11_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.909 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.182     9.092    ff7/binary[16]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  ff7/binary[11]_i_11/O
                         net (fo=4, routed)           0.718     9.933    ff7/binary[11]_i_11_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124    10.057 r  ff7/binary[9]_i_11/O
                         net (fo=5, routed)           1.116    11.173    ff7/binary[9]_i_11_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.152    11.325 r  ff7/binary[9]_i_9/O
                         net (fo=1, routed)           0.418    11.743    ff7/binary[9]_i_9_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.326    12.069 r  ff7/binary[9]_i_6/O
                         net (fo=1, routed)           0.739    12.807    ff6/binary_reg[9]_i_2_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.931 r  ff6/binary[9]_i_4/O
                         net (fo=1, routed)           0.000    12.931    ff6/binary[9]_i_4_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    13.145 r  ff6/binary_reg[9]_i_2/O
                         net (fo=1, routed)           0.731    13.877    ff16/binary_reg[9]_0
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.297    14.174 r  ff16/binary[9]_i_1/O
                         net (fo=1, routed)           0.000    14.174    ff16/binary[9]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  ff16/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  ff16/binary_reg[9]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/ALU_OPERATION_SELECT_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.448%)  route 0.281ns (59.552%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  ff0/ALU_OPERATION_SELECT_OUT_reg[0]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/ALU_OPERATION_SELECT_OUT_reg[0]/Q
                         net (fo=29, routed)          0.281     0.427    ff16/ALU_OPERATION_SELECT_OUT[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.472 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     0.472    ff16/binary[2]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.869     7.034    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/ALU_OPERATION_SELECT_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.191ns (40.291%)  route 0.283ns (59.709%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  ff0/ALU_OPERATION_SELECT_OUT_reg[0]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/ALU_OPERATION_SELECT_OUT_reg[0]/Q
                         net (fo=29, routed)          0.283     0.429    ff16/ALU_OPERATION_SELECT_OUT[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.474 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000     0.474    ff16/binary[1]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.869     7.034    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.146ns (27.444%)  route 0.386ns (72.556%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.386     0.532    ff16/AR[0]
    SLICE_X9Y73          FDCE                                         f  ff16/bcds_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff16/bcds_out_reg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.146ns (27.444%)  route 0.386ns (72.556%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.386     0.532    ff16/AR[0]
    SLICE_X9Y73          FDCE                                         f  ff16/bcds_out_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff16/bcds_out_reg_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.146ns (27.444%)  route 0.386ns (72.556%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.386     0.532    ff16/AR[0]
    SLICE_X9Y73          FDCE                                         f  ff16/bcds_out_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff16/bcds_out_reg_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.146ns (27.444%)  route 0.386ns (72.556%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.386     0.532    ff16/AR[0]
    SLICE_X9Y73          FDCE                                         f  ff16/bcds_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.146ns (27.444%)  route 0.386ns (72.556%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.386     0.532    ff16/AR[0]
    SLICE_X9Y73          FDCE                                         f  ff16/bcds_out_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff16/bcds_out_reg_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.146ns (23.812%)  route 0.467ns (76.188%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.467     0.613    ff16/AR[0]
    SLICE_X8Y72          FDCE                                         f  ff16/bcds_out_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.833     6.998    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  ff16/bcds_out_reg_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.146ns (23.812%)  route 0.467ns (76.188%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.467     0.613    ff16/AR[0]
    SLICE_X8Y72          FDCE                                         f  ff16/bcds_out_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.833     6.998    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  ff16/bcds_out_reg_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.146ns (23.812%)  route 0.467ns (76.188%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.467     0.613    ff16/AR[0]
    SLICE_X8Y72          FDCE                                         f  ff16/bcds_out_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.833     6.998    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)





