// Seed: 467604005
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  assign id_1 = id_3;
  type_0 id_4 (
      .id_0(id_3),
      .id_1(id_2),
      .id_2(id_3)
  );
  type_7 id_5 = id_4;
  assign id_5 = id_5;
endmodule
