0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sim_1/new/test.v,1592396589,verilog,,,,test,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/ip/DATA_MEM/sim/DATA_MEM.v,1592231681,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/ip/INS_MEM/sim/INS_MEM.v,,DATA_MEM,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/ip/INS_MEM/sim/INS_MEM.v,1592231593,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/ALU.v,,INS_MEM,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/ALU.v,1591782962,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU.v,1592403665,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/EX_MEM_REG.v,,CPU,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/EX_MEM_REG.v,1592398241,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/ID_EX_REG.v,,EX_MEM_REG,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/ID_EX_REG.v,1592312126,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/IF_ID_REG.v,,ID_EX_REG,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/IF_ID_REG.v,1592305756,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/MEM_WB_REG.v,,IF_ID_REG,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/MEM_WB_REG.v,1592313167,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/REG_FILE.v,,MEM_WB_REG,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/REG_FILE.v,1592232203,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/register.v,,REG_FILE,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/register.v,1592317843,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sim_1/new/test.v,,register,,,,,,,,
