// Seed: 2141442250
module module_0 (
    output tri   id_0,
    input  wand  id_1
    , id_6,
    output tri0  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  assign id_3 = id_6;
  id_7(
      .id_0(1)
  );
  always disable id_8;
  wire id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    output logic id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6
);
  always id_3 <= 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
