
*** Running vivado
    with args -log design_1_lmb_bram_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 373.012 ; gain = 81.930
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (11#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 580.449 ; gain = 289.367
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 580.449 ; gain = 289.367
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 755.367 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    32|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 755.367 ; gain = 464.285
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 755.367 ; gain = 464.285
