# compile verilog/system verilog design source files
sv xil_defaultlib  "D:/TOOLS/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/PC.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/NPC.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/MUX4.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog dist_mem_gen_v8_0_10  "../../../cpu31_190424.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/RegFile.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/pc_hier.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/MUX.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/extend.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/cu.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/ALU.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/add.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/dram.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/cpu.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/seg7x16.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/sccomp_dataflow.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sources_1/new/top_cpu_7seg.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../cpu31_190424.srcs/sim_1/new/cpu_tb.v" --include "../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
