// Seed: 2609370212
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  wand  id_3
);
  tri id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6, id_7, id_8, id_9;
endmodule
module module_2 ();
  assign id_1 = -1'b0;
  assign id_2 = -1 + 1 === -1;
endmodule
