Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec  8 16:01:48 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1639)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4459)
5. checking no_input_delay (5)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1639)
---------------------------
 There are 1639 register/latch pins with no clock driven by root clock pin: cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4459)
---------------------------------------------------
 There are 4459 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.034        0.000                      0                  374        0.087        0.000                      0                  374        4.020        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.034        0.000                      0                  374        0.087        0.000                      0                  374        4.020        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.142ns (34.224%)  route 4.117ns (65.776%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.580    11.485    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[6]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[6]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.142ns (34.224%)  route 4.117ns (65.776%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.580    11.485    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[7]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[7]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.142ns (34.224%)  route 4.117ns (65.776%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.580    11.485    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[8]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[8]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.142ns (34.224%)  route 4.117ns (65.776%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.580    11.485    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  CPU/stepper2/current_reg[9]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[9]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.142ns (34.663%)  route 4.037ns (65.337%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.500    11.405    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[0]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.142ns (34.663%)  route 4.037ns (65.337%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.500    11.405    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[1]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.142ns (34.663%)  route 4.037ns (65.337%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.500    11.405    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[2]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.142ns (34.663%)  route 4.037ns (65.337%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.500    11.405    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[3]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[3]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.142ns (34.663%)  route 4.037ns (65.337%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.500    11.405    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[4]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[4]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.142ns (34.663%)  route 4.037ns (65.337%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.623     5.226    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  CPU/stepper2/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  CPU/stepper2/target_reg[7]/Q
                         net (fo=1, routed)           1.077     6.758    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target_reg[7][0]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.149     6.907 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/target[7]_i_1__0/O
                         net (fo=2, routed)           0.904     7.812    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/q_reg_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0/O
                         net (fo=1, routed)           0.000     8.144    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count[17]_i_19__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.542 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_13__0_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.656 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_7__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.884 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_3__0/CO[2]
                         net (fo=2, routed)           0.577     9.461    CPU/stepper2/current_reg[9]_1[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.313     9.774 r  CPU/stepper2/current[9]_i_2__0/O
                         net (fo=12, routed)          0.979    10.753    CPU/stepper2/E[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.152    10.905 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.500    11.405    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503    14.926    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  CPU/stepper2/current_reg[5]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.631    14.518    CPU/stepper2/current_reg[5]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.478    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  CPU/stepper1/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  CPU/stepper1/target_reg[7]/Q
                         net (fo=2, routed)           0.121     1.763    CPU/Q[7]
    SLICE_X30Y72         SRL16E                                       r  CPU/LED_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     1.994    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X30Y72         SRL16E                                       r  CPU/LED_reg[7]_srl2/CLK
                         clock pessimism             -0.500     1.493    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.676    CPU/LED_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.511    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X85Y130        FDRE                                         r  CPU/stepper2/ps2/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CPU/stepper2/ps2/data_inter_reg/Q
                         net (fo=2, routed)           0.066     1.719    CPU/stepper2/ps2/data_inter
    SLICE_X84Y130        LUT4 (Prop_lut4_I1_O)        0.045     1.764 r  CPU/stepper2/ps2/ps2_data_clean_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    CPU/stepper2/ps2/ps2_data_clean_i_1__0_n_0
    SLICE_X84Y130        FDRE                                         r  CPU/stepper2/ps2/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.861     2.027    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X84Y130        FDRE                                         r  CPU/stepper2/ps2/ps2_data_clean_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X84Y130        FDRE (Hold_fdre_C_D)         0.121     1.645    CPU/stepper2/ps2/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.481    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  CPU/stepper1/target_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CPU/stepper1/target_reg[6]/Q
                         net (fo=2, routed)           0.128     1.750    CPU/Q[6]
    SLICE_X30Y72         SRL16E                                       r  CPU/LED_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     1.994    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X30Y72         SRL16E                                       r  CPU/LED_reg[6]_srl2/CLK
                         clock pessimism             -0.479     1.514    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.623    CPU/LED_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ps2/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.511    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X85Y130        FDRE                                         r  CPU/stepper1/ps2/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CPU/stepper1/ps2/data_inter_reg/Q
                         net (fo=2, routed)           0.099     1.752    CPU/stepper1/ps2/data_inter
    SLICE_X84Y130        LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  CPU/stepper1/ps2/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.797    CPU/stepper1/ps2/ps2_data_clean_i_1_n_0
    SLICE_X84Y130        FDRE                                         r  CPU/stepper1/ps2/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.861     2.027    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X84Y130        FDRE                                         r  CPU/stepper1/ps2/ps2_data_clean_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X84Y130        FDRE (Hold_fdre_C_D)         0.120     1.644    CPU/stepper1/ps2/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.481    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  CPU/stepper1/target_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CPU/stepper1/target_reg[11]/Q
                         net (fo=3, routed)           0.139     1.761    CPU/Q[11]
    SLICE_X30Y70         SRL16E                                       r  CPU/LED_reg[11]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.996    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X30Y70         SRL16E                                       r  CPU/LED_reg[11]_srl2/CLK
                         clock pessimism             -0.501     1.494    
    SLICE_X30Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.602    CPU/LED_reg[11]_srl2
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.481    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  CPU/stepper1/target_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CPU/stepper1/target_reg[10]/Q
                         net (fo=3, routed)           0.130     1.752    CPU/Q[10]
    SLICE_X30Y70         SRL16E                                       r  CPU/LED_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.996    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X30Y70         SRL16E                                       r  CPU/LED_reg[10]_srl2/CLK
                         clock pessimism             -0.501     1.494    
    SLICE_X30Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.588    CPU/LED_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.478    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  CPU/stepper1/target_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  CPU/stepper1/target_reg[3]/Q
                         net (fo=2, routed)           0.124     1.766    CPU/Q[3]
    SLICE_X30Y72         SRL16E                                       r  CPU/LED_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     1.994    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X30Y72         SRL16E                                       r  CPU/LED_reg[3]_srl2/CLK
                         clock pessimism             -0.500     1.493    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.601    CPU/LED_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.596     1.515    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X82Y135        FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CPU/stepper2/ps2/bit_count_reg[1]/Q
                         net (fo=4, routed)           0.098     1.754    CPU/stepper2/ps2/bit_count_reg[1]
    SLICE_X83Y135        LUT4 (Prop_lut4_I2_O)        0.048     1.802 r  CPU/stepper2/ps2/bit_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    CPU/stepper2/ps2/plusOp__1[3]
    SLICE_X83Y135        FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.032    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X83Y135        FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X83Y135        FDRE (Hold_fdre_C_D)         0.107     1.635    CPU/stepper2/ps2/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.316%)  route 0.185ns (56.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.481    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  CPU/stepper1/target_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CPU/stepper1/target_reg[13]/Q
                         net (fo=2, routed)           0.185     1.807    CPU/Q[13]
    SLICE_X30Y70         SRL16E                                       r  CPU/LED_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.996    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X30Y70         SRL16E                                       r  CPU/LED_reg[13]_srl2/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X30Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.631    CPU/LED_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.511    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  CPU/stepper2/ps2/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CPU/stepper2/ps2/frame_reg[4]/Q
                         net (fo=2, routed)           0.119     1.771    CPU/stepper2/ps2/CONV_INTEGER[3]
    SLICE_X82Y130        FDRE                                         r  CPU/stepper2/ps2/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.861     2.027    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  CPU/stepper2/ps2/frame_reg[3]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.070     1.594    CPU/stepper2/ps2/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y72    LED_reg[0]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y70    LED_reg[10]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y70    LED_reg[11]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y70    LED_reg[12]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y70    LED_reg[13]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y70    LED_reg[14]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y70    LED_reg[15]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y72    LED_reg[1]__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y72    LED_reg[2]__0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72    CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72    CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72    CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72    CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70    CPU/LED_reg[13]_srl2/CLK



