
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[8]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    5.96    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v _382_/A (BUF_X8)
     8   46.51    0.01    0.03    0.23 v _382_/Z (BUF_X8)
                                         _163_ (net)
                  0.01    0.00    0.23 v _393_/A2 (NAND2_X4)
     8   19.64    0.01    0.02    0.25 ^ _393_/ZN (NAND2_X4)
                                         _173_ (net)
                  0.01    0.00    0.25 ^ _371_/A1 (OAI22_X1)
     1    1.23    0.01    0.01    0.27 v _371_/ZN (OAI22_X1)
                                         _030_ (net)
                  0.01    0.00    0.27 v data_out[8]$_SDFF_PN0_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.75    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ data_out[8]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_out[30]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
     8   12.22    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ data_out[30]$_SDFF_PN0_/CK (DFF_X1)
     1    3.10    0.01    0.09    0.16 ^ data_out[30]$_SDFF_PN0_/Q (DFF_X1)
                                         net60 (net)
                  0.01    0.00    0.16 ^ output60/A (BUF_X1)
     1    0.19    0.00    0.02    0.18 ^ output60/Z (BUF_X1)
                                         data_out[30] (net)
                  0.00    0.00    0.18 ^ data_out[30] (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_out[30]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
     8   12.22    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ data_out[30]$_SDFF_PN0_/CK (DFF_X1)
     1    3.10    0.01    0.09    0.16 ^ data_out[30]$_SDFF_PN0_/Q (DFF_X1)
                                         net60 (net)
                  0.01    0.00    0.16 ^ output60/A (BUF_X1)
     1    0.19    0.00    0.02    0.18 ^ output60/Z (BUF_X1)
                                         data_out[30] (net)
                  0.00    0.00    0.18 ^ data_out[30] (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.16678419709205627

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8401

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
21.063451766967773

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9067

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0705

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0703

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1826

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6174

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
338.116101

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.92e-04   4.21e-06   2.52e-06   1.98e-04  40.4%
Combinational          8.99e-05   6.45e-05   8.17e-06   1.63e-04  33.1%
Clock                  6.04e-05   7.00e-05   1.90e-07   1.31e-04  26.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.42e-04   1.39e-04   1.09e-05   4.91e-04 100.0%
                          69.6%      28.2%       2.2%
