From a3f602720c88146d98d67bf80e245aa9254ac136 Mon Sep 17 00:00:00 2001
From: Chih-Wei Huang <cwhuang@linux.org.tw>
Date: Fri, 27 May 2016 17:25:08 +0800
Subject: [PATCH 20/70] x86/intel: force tsc to be reliable on Cherrytrail

---
 arch/x86/kernel/cpu/intel.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/x86/kernel/cpu/intel.c b/arch/x86/kernel/cpu/intel.c
index ba1445b12f9ca..f6ce9098d3a2f 100644
--- a/arch/x86/kernel/cpu/intel.c
+++ b/arch/x86/kernel/cpu/intel.c
@@ -239,6 +239,7 @@ static void early_init_intel(struct cpuinfo_x86 *c)
 	/* Penwell and Cloverview have the TSC which doesn't sleep on S3 */
 	if (c->x86 == 6) {
 		switch (c->x86_model) {
+		case 0x4c:	/* CherryView */
 		case 0x37:	/* ValleyView */
 			set_cpu_cap(c, X86_FEATURE_TSC_RELIABLE);
 		case 0x27:	/* Penwell */
-- 
2.17.1

