
OLED_ssd1309.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003964  0800b468  0800b468  0001b468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800edcc  0800edcc  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800edcc  0800edcc  0001edcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800edd4  0800edd4  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800edd4  0800edd4  0001edd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800edd8  0800edd8  0001edd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800eddc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
 10 .bss          00000698  200001f0  200001f0  000201f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000888  20000888  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016c65  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f73  00000000  00000000  00036e85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001218  00000000  00000000  00039df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000235db  00000000  00000000  0003b010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000140b4  00000000  00000000  0005e5eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d503a  00000000  00000000  0007269f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001476d9  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 000010e8  00000000  00000000  00147730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000061c0  00000000  00000000  00148818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b450 	.word	0x0800b450

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800b450 	.word	0x0800b450

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff2:	f002 fc79 	bl	80038e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff6:	f000 f887 	bl	8001108 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffa:	f000 fa07 	bl	800140c <MX_GPIO_Init>
  MX_RTC_Init();
 8000ffe:	f000 f8ed 	bl	80011dc <MX_RTC_Init>
  MX_TIM6_Init();
 8001002:	f000 f97b 	bl	80012fc <MX_TIM6_Init>
  MX_SPI1_Init();
 8001006:	f000 f943 	bl	8001290 <MX_SPI1_Init>
  MX_DMA_Init();
 800100a:	f000 f9d7 	bl	80013bc <MX_DMA_Init>
  MX_UART4_Init();
 800100e:	f000 f9ab 	bl	8001368 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  SSD1309_init();
 8001012:	f001 ff65 	bl	8002ee0 <SSD1309_init>
 // SSD1309_ClearScreen();

    myAccConfigDef.dataRate = LIS3DSH_DATARATE_25;
 8001016:	2340      	movs	r3, #64	; 0x40
 8001018:	703b      	strb	r3, [r7, #0]
	myAccConfigDef.fullScale = LIS3DSH_FULLSCALE_4;
 800101a:	2308      	movs	r3, #8
 800101c:	707b      	strb	r3, [r7, #1]
	myAccConfigDef.antiAliasingBW = LIS3DSH_FILTER_BW_50;
 800101e:	23c0      	movs	r3, #192	; 0xc0
 8001020:	70bb      	strb	r3, [r7, #2]
	myAccConfigDef.enableAxes = LIS3DSH_XYZ_ENABLE;
 8001022:	2307      	movs	r3, #7
 8001024:	70fb      	strb	r3, [r7, #3]
	myAccConfigDef.interruptEnable = true;
 8001026:	2301      	movs	r3, #1
 8001028:	713b      	strb	r3, [r7, #4]
	LIS3DSH_Init(&hspi1, &myAccConfigDef);
 800102a:	463b      	mov	r3, r7
 800102c:	4619      	mov	r1, r3
 800102e:	482a      	ldr	r0, [pc, #168]	; (80010d8 <main+0xec>)
 8001030:	f005 fc12 	bl	8006858 <LIS3DSH_Init>

	LIS3DSH_X_calibrate(-1000.0, 980.0);
 8001034:	eddf 0a29 	vldr	s1, [pc, #164]	; 80010dc <main+0xf0>
 8001038:	ed9f 0a29 	vldr	s0, [pc, #164]	; 80010e0 <main+0xf4>
 800103c:	f005 fd26 	bl	8006a8c <LIS3DSH_X_calibrate>
	LIS3DSH_Y_calibrate(-1020.0, 1040.0);
 8001040:	eddf 0a28 	vldr	s1, [pc, #160]	; 80010e4 <main+0xf8>
 8001044:	ed9f 0a28 	vldr	s0, [pc, #160]	; 80010e8 <main+0xfc>
 8001048:	f005 fd4e 	bl	8006ae8 <LIS3DSH_Y_calibrate>
	LIS3DSH_Z_calibrate(-920.0, 1040.0);
 800104c:	eddf 0a25 	vldr	s1, [pc, #148]	; 80010e4 <main+0xf8>
 8001050:	ed9f 0a26 	vldr	s0, [pc, #152]	; 80010ec <main+0x100>
 8001054:	f005 fd76 	bl	8006b44 <LIS3DSH_Z_calibrate>
	{
		menu_display();
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
	}*/

	if (drdyFlag == 1)
 8001058:	4b25      	ldr	r3, [pc, #148]	; (80010f0 <main+0x104>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d109      	bne.n	8001074 <main+0x88>
	{
		drdyFlag = 0;
 8001060:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <main+0x104>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
		x_axis = LIS3DSH_GetDataScaled_x();
 8001066:	f005 fcdf 	bl	8006a28 <LIS3DSH_GetDataScaled_x>
 800106a:	eef0 7a40 	vmov.f32	s15, s0
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <main+0x108>)
 8001070:	edc3 7a00 	vstr	s15, [r3]
	}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8001074:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001078:	f002 fca8 	bl	80039cc <HAL_Delay>
	  		SendCommand(0x7F);
	  		SendCommand(0x22);
	  		SendCommand(0x00);
	  		SendCommand(0x07);*/
	  		//SSD1309_init();
	  		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	2108      	movs	r1, #8
 8001080:	481d      	ldr	r0, [pc, #116]	; (80010f8 <main+0x10c>)
 8001082:	f003 fa5f 	bl	8004544 <HAL_GPIO_WritePin>
	  		//SSD1309_ClearScreen();
	  		SSD1309_Clear();
 8001086:	f002 f943 	bl	8003310 <SSD1309_Clear>
	  		SSD1309_GotoXY(0, 0);
 800108a:	2100      	movs	r1, #0
 800108c:	2000      	movs	r0, #0
 800108e:	f002 f8eb 	bl	8003268 <SSD1309_GotoXY>
	  		Output_String_Arial("  :", pt12);
 8001092:	210c      	movs	r1, #12
 8001094:	4819      	ldr	r0, [pc, #100]	; (80010fc <main+0x110>)
 8001096:	f001 ffd5 	bl	8003044 <Output_String_Arial>
	  		SSD1309_GotoXY(10, 12);
 800109a:	210c      	movs	r1, #12
 800109c:	200a      	movs	r0, #10
 800109e:	f002 f8e3 	bl	8003268 <SSD1309_GotoXY>
	  		snprintf(buffer1, 16, "%2.4f", x_axis);
 80010a2:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <main+0x108>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fa4e 	bl	8000548 <__aeabi_f2d>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	e9cd 2300 	strd	r2, r3, [sp]
 80010b4:	4a12      	ldr	r2, [pc, #72]	; (8001100 <main+0x114>)
 80010b6:	2110      	movs	r1, #16
 80010b8:	4812      	ldr	r0, [pc, #72]	; (8001104 <main+0x118>)
 80010ba:	f001 fef5 	bl	8002ea8 <snprintf_>
	  		Output_String_Arial(buffer1, pt12);
 80010be:	210c      	movs	r1, #12
 80010c0:	4810      	ldr	r0, [pc, #64]	; (8001104 <main+0x118>)
 80010c2:	f001 ffbf 	bl	8003044 <Output_String_Arial>
	  		SSD1309_UpdateScreen_1();
 80010c6:	f002 f929 	bl	800331c <SSD1309_UpdateScreen_1>
	  		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2108      	movs	r1, #8
 80010ce:	480a      	ldr	r0, [pc, #40]	; (80010f8 <main+0x10c>)
 80010d0:	f003 fa38 	bl	8004544 <HAL_GPIO_WritePin>
	if (drdyFlag == 1)
 80010d4:	e7c0      	b.n	8001058 <main+0x6c>
 80010d6:	bf00      	nop
 80010d8:	20000758 	.word	0x20000758
 80010dc:	44750000 	.word	0x44750000
 80010e0:	c47a0000 	.word	0xc47a0000
 80010e4:	44820000 	.word	0x44820000
 80010e8:	c47f0000 	.word	0xc47f0000
 80010ec:	c4660000 	.word	0xc4660000
 80010f0:	2000020c 	.word	0x2000020c
 80010f4:	20000210 	.word	0x20000210
 80010f8:	40020000 	.word	0x40020000
 80010fc:	0800b468 	.word	0x0800b468
 8001100:	0800b478 	.word	0x0800b478
 8001104:	20000214 	.word	0x20000214

08001108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b094      	sub	sp, #80	; 0x50
 800110c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110e:	f107 0320 	add.w	r3, r7, #32
 8001112:	2230      	movs	r2, #48	; 0x30
 8001114:	2100      	movs	r1, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f005 fd7a 	bl	8006c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	4b28      	ldr	r3, [pc, #160]	; (80011d4 <SystemClock_Config+0xcc>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001134:	4a27      	ldr	r2, [pc, #156]	; (80011d4 <SystemClock_Config+0xcc>)
 8001136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800113a:	6413      	str	r3, [r2, #64]	; 0x40
 800113c:	4b25      	ldr	r3, [pc, #148]	; (80011d4 <SystemClock_Config+0xcc>)
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001148:	2300      	movs	r3, #0
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	4b22      	ldr	r3, [pc, #136]	; (80011d8 <SystemClock_Config+0xd0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a21      	ldr	r2, [pc, #132]	; (80011d8 <SystemClock_Config+0xd0>)
 8001152:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	4b1f      	ldr	r3, [pc, #124]	; (80011d8 <SystemClock_Config+0xd0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001160:	607b      	str	r3, [r7, #4]
 8001162:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001164:	230a      	movs	r3, #10
 8001166:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001168:	2301      	movs	r3, #1
 800116a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800116c:	2310      	movs	r3, #16
 800116e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001170:	2301      	movs	r3, #1
 8001172:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001174:	2302      	movs	r3, #2
 8001176:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001178:	2300      	movs	r3, #0
 800117a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800117c:	2308      	movs	r3, #8
 800117e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001180:	23a8      	movs	r3, #168	; 0xa8
 8001182:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001184:	2302      	movs	r3, #2
 8001186:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001188:	2304      	movs	r3, #4
 800118a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118c:	f107 0320 	add.w	r3, r7, #32
 8001190:	4618      	mov	r0, r3
 8001192:	f003 fa09 	bl	80045a8 <HAL_RCC_OscConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800119c:	f000 fa58 	bl	8001650 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a0:	230f      	movs	r3, #15
 80011a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a4:	2302      	movs	r3, #2
 80011a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	2102      	movs	r1, #2
 80011bc:	4618      	mov	r0, r3
 80011be:	f003 fc6b 	bl	8004a98 <HAL_RCC_ClockConfig>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011c8:	f000 fa42 	bl	8001650 <Error_Handler>
  }
}
 80011cc:	bf00      	nop
 80011ce:	3750      	adds	r7, #80	; 0x50
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40007000 	.word	0x40007000

080011dc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80011f0:	2300      	movs	r3, #0
 80011f2:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011f4:	4b24      	ldr	r3, [pc, #144]	; (8001288 <MX_RTC_Init+0xac>)
 80011f6:	4a25      	ldr	r2, [pc, #148]	; (800128c <MX_RTC_Init+0xb0>)
 80011f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80011fa:	4b23      	ldr	r3, [pc, #140]	; (8001288 <MX_RTC_Init+0xac>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001200:	4b21      	ldr	r3, [pc, #132]	; (8001288 <MX_RTC_Init+0xac>)
 8001202:	227f      	movs	r2, #127	; 0x7f
 8001204:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001206:	4b20      	ldr	r3, [pc, #128]	; (8001288 <MX_RTC_Init+0xac>)
 8001208:	22ff      	movs	r2, #255	; 0xff
 800120a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800120c:	4b1e      	ldr	r3, [pc, #120]	; (8001288 <MX_RTC_Init+0xac>)
 800120e:	2200      	movs	r2, #0
 8001210:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001212:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <MX_RTC_Init+0xac>)
 8001214:	2200      	movs	r2, #0
 8001216:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <MX_RTC_Init+0xac>)
 800121a:	2200      	movs	r2, #0
 800121c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800121e:	481a      	ldr	r0, [pc, #104]	; (8001288 <MX_RTC_Init+0xac>)
 8001220:	f003 ff18 	bl	8005054 <HAL_RTC_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800122a:	f000 fa11 	bl	8001650 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800122e:	2300      	movs	r3, #0
 8001230:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001232:	2300      	movs	r3, #0
 8001234:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001236:	2300      	movs	r3, #0
 8001238:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800123a:	2300      	movs	r3, #0
 800123c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800123e:	2300      	movs	r3, #0
 8001240:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2201      	movs	r2, #1
 8001246:	4619      	mov	r1, r3
 8001248:	480f      	ldr	r0, [pc, #60]	; (8001288 <MX_RTC_Init+0xac>)
 800124a:	f003 ff94 	bl	8005176 <HAL_RTC_SetTime>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001254:	f000 f9fc 	bl	8001650 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001258:	2301      	movs	r3, #1
 800125a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800125c:	2301      	movs	r3, #1
 800125e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001260:	2301      	movs	r3, #1
 8001262:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001264:	2300      	movs	r3, #0
 8001266:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001268:	463b      	mov	r3, r7
 800126a:	2201      	movs	r2, #1
 800126c:	4619      	mov	r1, r3
 800126e:	4806      	ldr	r0, [pc, #24]	; (8001288 <MX_RTC_Init+0xac>)
 8001270:	f004 f83e 	bl	80052f0 <HAL_RTC_SetDate>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800127a:	f000 f9e9 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000698 	.word	0x20000698
 800128c:	40002800 	.word	0x40002800

08001290 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001294:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <MX_SPI1_Init+0x64>)
 8001296:	4a18      	ldr	r2, [pc, #96]	; (80012f8 <MX_SPI1_Init+0x68>)
 8001298:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800129a:	4b16      	ldr	r3, [pc, #88]	; (80012f4 <MX_SPI1_Init+0x64>)
 800129c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012a2:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012a8:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ae:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012ba:	4b0e      	ldr	r3, [pc, #56]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012c4:	2218      	movs	r2, #24
 80012c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012c8:	4b0a      	ldr	r3, [pc, #40]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ce:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d4:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012dc:	220a      	movs	r2, #10
 80012de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012e0:	4804      	ldr	r0, [pc, #16]	; (80012f4 <MX_SPI1_Init+0x64>)
 80012e2:	f004 f91e 	bl	8005522 <HAL_SPI_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012ec:	f000 f9b0 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000758 	.word	0x20000758
 80012f8:	40013000 	.word	0x40013000

080012fc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001302:	463b      	mov	r3, r7
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800130a:	4b15      	ldr	r3, [pc, #84]	; (8001360 <MX_TIM6_Init+0x64>)
 800130c:	4a15      	ldr	r2, [pc, #84]	; (8001364 <MX_TIM6_Init+0x68>)
 800130e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400;
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <MX_TIM6_Init+0x64>)
 8001312:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8001316:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <MX_TIM6_Init+0x64>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 30000;
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <MX_TIM6_Init+0x64>)
 8001320:	f247 5230 	movw	r2, #30000	; 0x7530
 8001324:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <MX_TIM6_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800132c:	480c      	ldr	r0, [pc, #48]	; (8001360 <MX_TIM6_Init+0x64>)
 800132e:	f004 fea1 	bl	8006074 <HAL_TIM_Base_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001338:	f000 f98a 	bl	8001650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133c:	2300      	movs	r3, #0
 800133e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001340:	2300      	movs	r3, #0
 8001342:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001344:	463b      	mov	r3, r7
 8001346:	4619      	mov	r1, r3
 8001348:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_TIM6_Init+0x64>)
 800134a:	f004 ff83 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001354:	f000 f97c 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200006cc 	.word	0x200006cc
 8001364:	40001000 	.word	0x40001000

08001368 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800136c:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <MX_UART4_Init+0x4c>)
 800136e:	4a12      	ldr	r2, [pc, #72]	; (80013b8 <MX_UART4_Init+0x50>)
 8001370:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001372:	4b10      	ldr	r3, [pc, #64]	; (80013b4 <MX_UART4_Init+0x4c>)
 8001374:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001378:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <MX_UART4_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <MX_UART4_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <MX_UART4_Init+0x4c>)
 8001388:	2200      	movs	r2, #0
 800138a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800138c:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <MX_UART4_Init+0x4c>)
 800138e:	220c      	movs	r2, #12
 8001390:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <MX_UART4_Init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <MX_UART4_Init+0x4c>)
 800139a:	2200      	movs	r2, #0
 800139c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_UART4_Init+0x4c>)
 80013a0:	f004 ffd4 	bl	800634c <HAL_UART_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80013aa:	f000 f951 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000714 	.word	0x20000714
 80013b8:	40004c00 	.word	0x40004c00

080013bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	4b10      	ldr	r3, [pc, #64]	; (8001408 <MX_DMA_Init+0x4c>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <MX_DMA_Init+0x4c>)
 80013cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013d0:	6313      	str	r3, [r2, #48]	; 0x30
 80013d2:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <MX_DMA_Init+0x4c>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	2038      	movs	r0, #56	; 0x38
 80013e4:	f002 fbf1 	bl	8003bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013e8:	2038      	movs	r0, #56	; 0x38
 80013ea:	f002 fc0a 	bl	8003c02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2100      	movs	r1, #0
 80013f2:	203b      	movs	r0, #59	; 0x3b
 80013f4:	f002 fbe9 	bl	8003bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80013f8:	203b      	movs	r0, #59	; 0x3b
 80013fa:	f002 fc02 	bl	8003c02 <HAL_NVIC_EnableIRQ>

}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800

0800140c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08c      	sub	sp, #48	; 0x30
 8001410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
 8001426:	4b7c      	ldr	r3, [pc, #496]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a7b      	ldr	r2, [pc, #492]	; (8001618 <MX_GPIO_Init+0x20c>)
 800142c:	f043 0310 	orr.w	r3, r3, #16
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b79      	ldr	r3, [pc, #484]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0310 	and.w	r3, r3, #16
 800143a:	61bb      	str	r3, [r7, #24]
 800143c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	4b75      	ldr	r3, [pc, #468]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	4a74      	ldr	r2, [pc, #464]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800144c:	6313      	str	r3, [r2, #48]	; 0x30
 800144e:	4b72      	ldr	r3, [pc, #456]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	4b6e      	ldr	r3, [pc, #440]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	4a6d      	ldr	r2, [pc, #436]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001464:	f043 0304 	orr.w	r3, r3, #4
 8001468:	6313      	str	r3, [r2, #48]	; 0x30
 800146a:	4b6b      	ldr	r3, [pc, #428]	; (8001618 <MX_GPIO_Init+0x20c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b67      	ldr	r3, [pc, #412]	; (8001618 <MX_GPIO_Init+0x20c>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a66      	ldr	r2, [pc, #408]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b64      	ldr	r3, [pc, #400]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	4b60      	ldr	r3, [pc, #384]	; (8001618 <MX_GPIO_Init+0x20c>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	4a5f      	ldr	r2, [pc, #380]	; (8001618 <MX_GPIO_Init+0x20c>)
 800149c:	f043 0308 	orr.w	r3, r3, #8
 80014a0:	6313      	str	r3, [r2, #48]	; 0x30
 80014a2:	4b5d      	ldr	r3, [pc, #372]	; (8001618 <MX_GPIO_Init+0x20c>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	f003 0308 	and.w	r3, r3, #8
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
 80014b2:	4b59      	ldr	r3, [pc, #356]	; (8001618 <MX_GPIO_Init+0x20c>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	4a58      	ldr	r2, [pc, #352]	; (8001618 <MX_GPIO_Init+0x20c>)
 80014b8:	f043 0302 	orr.w	r3, r3, #2
 80014bc:	6313      	str	r3, [r2, #48]	; 0x30
 80014be:	4b56      	ldr	r3, [pc, #344]	; (8001618 <MX_GPIO_Init+0x20c>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2108      	movs	r1, #8
 80014ce:	4853      	ldr	r0, [pc, #332]	; (800161c <MX_GPIO_Init+0x210>)
 80014d0:	f003 f838 	bl	8004544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2108      	movs	r1, #8
 80014d8:	4851      	ldr	r0, [pc, #324]	; (8001620 <MX_GPIO_Init+0x214>)
 80014da:	f003 f833 	bl	8004544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	210a      	movs	r1, #10
 80014e2:	4850      	ldr	r0, [pc, #320]	; (8001624 <MX_GPIO_Init+0x218>)
 80014e4:	f003 f82e 	bl	8004544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80014e8:	2200      	movs	r2, #0
 80014ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ee:	484e      	ldr	r0, [pc, #312]	; (8001628 <MX_GPIO_Init+0x21c>)
 80014f0:	f003 f828 	bl	8004544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 80014f4:	2201      	movs	r2, #1
 80014f6:	21ff      	movs	r1, #255	; 0xff
 80014f8:	484b      	ldr	r0, [pc, #300]	; (8001628 <MX_GPIO_Init+0x21c>)
 80014fa:	f003 f823 	bl	8004544 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_E_Pin|WR_Pin|CS_Pin|D_C_Pin
 80014fe:	2201      	movs	r2, #1
 8001500:	21f8      	movs	r1, #248	; 0xf8
 8001502:	484a      	ldr	r0, [pc, #296]	; (800162c <MX_GPIO_Init+0x220>)
 8001504:	f003 f81e 	bl	8004544 <HAL_GPIO_WritePin>
                          |RES_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001508:	2308      	movs	r3, #8
 800150a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150c:	2301      	movs	r3, #1
 800150e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001518:	f107 031c 	add.w	r3, r7, #28
 800151c:	4619      	mov	r1, r3
 800151e:	483f      	ldr	r0, [pc, #252]	; (800161c <MX_GPIO_Init+0x210>)
 8001520:	f002 fe74 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001524:	2308      	movs	r3, #8
 8001526:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001528:	2301      	movs	r3, #1
 800152a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	4619      	mov	r1, r3
 800153a:	4839      	ldr	r0, [pc, #228]	; (8001620 <MX_GPIO_Init+0x214>)
 800153c:	f002 fe66 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001540:	2301      	movs	r3, #1
 8001542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001544:	2300      	movs	r3, #0
 8001546:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001548:	2302      	movs	r3, #2
 800154a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	f107 031c 	add.w	r3, r7, #28
 8001550:	4619      	mov	r1, r3
 8001552:	4834      	ldr	r0, [pc, #208]	; (8001624 <MX_GPIO_Init+0x218>)
 8001554:	f002 fe5a 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001558:	230a      	movs	r3, #10
 800155a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155c:	2301      	movs	r3, #1
 800155e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	4619      	mov	r1, r3
 800156e:	482d      	ldr	r0, [pc, #180]	; (8001624 <MX_GPIO_Init+0x218>)
 8001570:	f002 fe4c 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001574:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157a:	2300      	movs	r3, #0
 800157c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800157e:	2302      	movs	r3, #2
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001582:	f107 031c 	add.w	r3, r7, #28
 8001586:	4619      	mov	r1, r3
 8001588:	4824      	ldr	r0, [pc, #144]	; (800161c <MX_GPIO_Init+0x210>)
 800158a:	f002 fe3f 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800158e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001594:	2301      	movs	r3, #1
 8001596:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a0:	f107 031c 	add.w	r3, r7, #28
 80015a4:	4619      	mov	r1, r3
 80015a6:	4820      	ldr	r0, [pc, #128]	; (8001628 <MX_GPIO_Init+0x21c>)
 80015a8:	f002 fe30 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 80015ac:	23ff      	movs	r3, #255	; 0xff
 80015ae:	61fb      	str	r3, [r7, #28]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b8:	2303      	movs	r3, #3
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015bc:	f107 031c 	add.w	r3, r7, #28
 80015c0:	4619      	mov	r1, r3
 80015c2:	4819      	ldr	r0, [pc, #100]	; (8001628 <MX_GPIO_Init+0x21c>)
 80015c4:	f002 fe22 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_E_Pin WR_Pin CS_Pin D_C_Pin
                           RES_Pin */
  GPIO_InitStruct.Pin = RD_E_Pin|WR_Pin|CS_Pin|D_C_Pin
 80015c8:	23f8      	movs	r3, #248	; 0xf8
 80015ca:	61fb      	str	r3, [r7, #28]
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d4:	2303      	movs	r3, #3
 80015d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d8:	f107 031c 	add.w	r3, r7, #28
 80015dc:	4619      	mov	r1, r3
 80015de:	4813      	ldr	r0, [pc, #76]	; (800162c <MX_GPIO_Init+0x220>)
 80015e0:	f002 fe14 	bl	800420c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015e4:	2301      	movs	r3, #1
 80015e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015e8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015f2:	f107 031c 	add.w	r3, r7, #28
 80015f6:	4619      	mov	r1, r3
 80015f8:	4808      	ldr	r0, [pc, #32]	; (800161c <MX_GPIO_Init+0x210>)
 80015fa:	f002 fe07 	bl	800420c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2100      	movs	r1, #0
 8001602:	2006      	movs	r0, #6
 8001604:	f002 fae1 	bl	8003bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001608:	2006      	movs	r0, #6
 800160a:	f002 fafa 	bl	8003c02 <HAL_NVIC_EnableIRQ>

}
 800160e:	bf00      	nop
 8001610:	3730      	adds	r7, #48	; 0x30
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40023800 	.word	0x40023800
 800161c:	40021000 	.word	0x40021000
 8001620:	40020800 	.word	0x40020800
 8001624:	40020000 	.word	0x40020000
 8001628:	40020c00 	.word	0x40020c00
 800162c:	40020400 	.word	0x40020400

08001630 <HAL_GPIO_EXTI_Callback>:
{
		flag_rx = 1;
}*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
   {
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	80fb      	strh	r3, [r7, #6]
     //UNUSED(GPIO_Pin);
     /* NOTE: This function Should not be modified, when the callback is needed,
              the HAL_GPIO_EXTI_Callback could be implemented in the user file
      */

   	drdyFlag = 1;
 800163a:	4b04      	ldr	r3, [pc, #16]	; (800164c <HAL_GPIO_EXTI_Callback+0x1c>)
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
   	//HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
   }
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	2000020c 	.word	0x2000020c

08001650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
}
 8001656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001658:	e7fe      	b.n	8001658 <Error_Handler+0x8>

0800165a <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 800165a:	b480      	push	{r7}
 800165c:	b085      	sub	sp, #20
 800165e:	af00      	add	r7, sp, #0
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	603b      	str	r3, [r7, #0]
 8001666:	4603      	mov	r3, r0
 8001668:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d204      	bcs.n	800167c <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4413      	add	r3, r2
 8001678:	7bfa      	ldrb	r2, [r7, #15]
 800167a:	701a      	strb	r2, [r3, #0]
  }
}
 800167c:	bf00      	nop
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
 8001692:	603b      	str	r3, [r7, #0]
 8001694:	4603      	mov	r3, r0
 8001696:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	e002      	b.n	80016ba <_strnlen_s+0x16>
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	3301      	adds	r3, #1
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d004      	beq.n	80016cc <_strnlen_s+0x28>
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	1e5a      	subs	r2, r3, #1
 80016c6:	603a      	str	r2, [r7, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1f3      	bne.n	80016b4 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	1ad3      	subs	r3, r2, r3
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3714      	adds	r7, #20
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	4603      	mov	r3, r0
 80016e6:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	2b2f      	cmp	r3, #47	; 0x2f
 80016ec:	d904      	bls.n	80016f8 <_is_digit+0x1a>
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	2b39      	cmp	r3, #57	; 0x39
 80016f2:	d801      	bhi.n	80016f8 <_is_digit+0x1a>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <_is_digit+0x1c>
 80016f8:	2300      	movs	r3, #0
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	b2db      	uxtb	r3, r3
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8001718:	e00e      	b.n	8001738 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	4613      	mov	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	4618      	mov	r0, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6011      	str	r1, [r2, #0]
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	4403      	add	r3, r0
 8001734:	3b30      	subs	r3, #48	; 0x30
 8001736:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ffcd 	bl	80016de <_is_digit>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1e7      	bne.n	800171a <_atoi+0xe>
  }
  return i;
 800174a:	68fb      	ldr	r3, [r7, #12]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b087      	sub	sp, #28
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
 8001760:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8001766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d125      	bne.n	80017bc <_out_rev+0x68>
 8001770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	2b00      	cmp	r3, #0
 8001778:	d120      	bne.n	80017bc <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 800177a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	e00a      	b.n	8001796 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	1c53      	adds	r3, r2, #1
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	68fc      	ldr	r4, [r7, #12]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	68b9      	ldr	r1, [r7, #8]
 800178c:	2020      	movs	r0, #32
 800178e:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3301      	adds	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800179a:	429a      	cmp	r2, r3
 800179c:	d3f0      	bcc.n	8001780 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 800179e:	e00d      	b.n	80017bc <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80017a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a2:	3b01      	subs	r3, #1
 80017a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017aa:	4413      	add	r3, r2
 80017ac:	7818      	ldrb	r0, [r3, #0]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	1c53      	adds	r3, r2, #1
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	68fc      	ldr	r4, [r7, #12]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	47a0      	blx	r4
  while (len) {
 80017bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1ee      	bne.n	80017a0 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80017c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00e      	beq.n	80017ea <_out_rev+0x96>
    while (idx - start_idx < width) {
 80017cc:	e007      	b.n	80017de <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	1c53      	adds	r3, r2, #1
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	68fc      	ldr	r4, [r7, #12]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	68b9      	ldr	r1, [r7, #8]
 80017da:	2020      	movs	r0, #32
 80017dc:	47a0      	blx	r4
    while (idx - start_idx < width) {
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d8f1      	bhi.n	80017ce <_out_rev+0x7a>
    }
  }

  return idx;
 80017ea:	687b      	ldr	r3, [r7, #4]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	371c      	adds	r7, #28
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd90      	pop	{r4, r7, pc}

080017f4 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
 8001800:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8001802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d136      	bne.n	800187a <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800180c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180e:	2b00      	cmp	r3, #0
 8001810:	d018      	beq.n	8001844 <_ntoa_format+0x50>
 8001812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	d013      	beq.n	8001844 <_ntoa_format+0x50>
 800181c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d104      	bne.n	800182e <_ntoa_format+0x3a>
 8001824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001826:	f003 030c 	and.w	r3, r3, #12
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00a      	beq.n	8001844 <_ntoa_format+0x50>
      width--;
 800182e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001830:	3b01      	subs	r3, #1
 8001832:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001834:	e006      	b.n	8001844 <_ntoa_format+0x50>
      buf[len++] = '0';
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	61fa      	str	r2, [r7, #28]
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4413      	add	r3, r2
 8001840:	2230      	movs	r2, #48	; 0x30
 8001842:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001844:	69fa      	ldr	r2, [r7, #28]
 8001846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001848:	429a      	cmp	r2, r3
 800184a:	d20a      	bcs.n	8001862 <_ntoa_format+0x6e>
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	2b1f      	cmp	r3, #31
 8001850:	d9f1      	bls.n	8001836 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001852:	e006      	b.n	8001862 <_ntoa_format+0x6e>
      buf[len++] = '0';
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	1c5a      	adds	r2, r3, #1
 8001858:	61fa      	str	r2, [r7, #28]
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4413      	add	r3, r2
 800185e:	2230      	movs	r2, #48	; 0x30
 8001860:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b00      	cmp	r3, #0
 800186a:	d006      	beq.n	800187a <_ntoa_format+0x86>
 800186c:	69fa      	ldr	r2, [r7, #28]
 800186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001870:	429a      	cmp	r2, r3
 8001872:	d202      	bcs.n	800187a <_ntoa_format+0x86>
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	2b1f      	cmp	r3, #31
 8001878:	d9ec      	bls.n	8001854 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800187a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800187c:	f003 0310 	and.w	r3, r3, #16
 8001880:	2b00      	cmp	r3, #0
 8001882:	d058      	beq.n	8001936 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8001884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800188a:	2b00      	cmp	r3, #0
 800188c:	d116      	bne.n	80018bc <_ntoa_format+0xc8>
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d013      	beq.n	80018bc <_ntoa_format+0xc8>
 8001894:	69fa      	ldr	r2, [r7, #28]
 8001896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001898:	429a      	cmp	r2, r3
 800189a:	d003      	beq.n	80018a4 <_ntoa_format+0xb0>
 800189c:	69fa      	ldr	r2, [r7, #28]
 800189e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d10b      	bne.n	80018bc <_ntoa_format+0xc8>
      len--;
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d005      	beq.n	80018bc <_ntoa_format+0xc8>
 80018b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b2:	2b10      	cmp	r3, #16
 80018b4:	d102      	bne.n	80018bc <_ntoa_format+0xc8>
        len--;
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80018bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018be:	2b10      	cmp	r3, #16
 80018c0:	d10f      	bne.n	80018e2 <_ntoa_format+0xee>
 80018c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018c4:	f003 0320 	and.w	r3, r3, #32
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10a      	bne.n	80018e2 <_ntoa_format+0xee>
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	2b1f      	cmp	r3, #31
 80018d0:	d807      	bhi.n	80018e2 <_ntoa_format+0xee>
      buf[len++] = 'x';
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	1c5a      	adds	r2, r3, #1
 80018d6:	61fa      	str	r2, [r7, #28]
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4413      	add	r3, r2
 80018dc:	2278      	movs	r2, #120	; 0x78
 80018de:	701a      	strb	r2, [r3, #0]
 80018e0:	e01f      	b.n	8001922 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	2b10      	cmp	r3, #16
 80018e6:	d10f      	bne.n	8001908 <_ntoa_format+0x114>
 80018e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ea:	f003 0320 	and.w	r3, r3, #32
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d00a      	beq.n	8001908 <_ntoa_format+0x114>
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	2b1f      	cmp	r3, #31
 80018f6:	d807      	bhi.n	8001908 <_ntoa_format+0x114>
      buf[len++] = 'X';
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	61fa      	str	r2, [r7, #28]
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4413      	add	r3, r2
 8001902:	2258      	movs	r2, #88	; 0x58
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e00c      	b.n	8001922 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	2b02      	cmp	r3, #2
 800190c:	d109      	bne.n	8001922 <_ntoa_format+0x12e>
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	2b1f      	cmp	r3, #31
 8001912:	d806      	bhi.n	8001922 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	1c5a      	adds	r2, r3, #1
 8001918:	61fa      	str	r2, [r7, #28]
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4413      	add	r3, r2
 800191e:	2262      	movs	r2, #98	; 0x62
 8001920:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	2b1f      	cmp	r3, #31
 8001926:	d806      	bhi.n	8001936 <_ntoa_format+0x142>
      buf[len++] = '0';
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	1c5a      	adds	r2, r3, #1
 800192c:	61fa      	str	r2, [r7, #28]
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4413      	add	r3, r2
 8001932:	2230      	movs	r2, #48	; 0x30
 8001934:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	2b1f      	cmp	r3, #31
 800193a:	d824      	bhi.n	8001986 <_ntoa_format+0x192>
    if (negative) {
 800193c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d007      	beq.n	8001954 <_ntoa_format+0x160>
      buf[len++] = '-';
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	61fa      	str	r2, [r7, #28]
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4413      	add	r3, r2
 800194e:	222d      	movs	r2, #45	; 0x2d
 8001950:	701a      	strb	r2, [r3, #0]
 8001952:	e018      	b.n	8001986 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8001954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001956:	f003 0304 	and.w	r3, r3, #4
 800195a:	2b00      	cmp	r3, #0
 800195c:	d007      	beq.n	800196e <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	61fa      	str	r2, [r7, #28]
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	4413      	add	r3, r2
 8001968:	222b      	movs	r2, #43	; 0x2b
 800196a:	701a      	strb	r2, [r3, #0]
 800196c:	e00b      	b.n	8001986 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 800196e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001970:	f003 0308 	and.w	r3, r3, #8
 8001974:	2b00      	cmp	r3, #0
 8001976:	d006      	beq.n	8001986 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	61fa      	str	r2, [r7, #28]
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4413      	add	r3, r2
 8001982:	2220      	movs	r2, #32
 8001984:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8001986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001988:	9303      	str	r3, [sp, #12]
 800198a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800198c:	9302      	str	r3, [sp, #8]
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f7ff fed9 	bl	8001754 <_out_rev>
 80019a2:	4603      	mov	r3, r0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b096      	sub	sp, #88	; 0x58
 80019b0:	af08      	add	r7, sp, #32
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
 80019b8:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80019ba:	2300      	movs	r3, #0
 80019bc:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80019be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d103      	bne.n	80019cc <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 80019c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019c6:	f023 0310 	bic.w	r3, r3, #16
 80019ca:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80019cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <_ntoa_long+0x30>
 80019d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d033      	beq.n	8001a44 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 80019dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80019e4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80019e6:	fb01 f202 	mul.w	r2, r1, r2
 80019ea:	1a9b      	subs	r3, r3, r2
 80019ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80019f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80019f4:	2b09      	cmp	r3, #9
 80019f6:	d804      	bhi.n	8001a02 <_ntoa_long+0x56>
 80019f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80019fc:	3330      	adds	r3, #48	; 0x30
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	e00d      	b.n	8001a1e <_ntoa_long+0x72>
 8001a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a04:	f003 0320 	and.w	r3, r3, #32
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <_ntoa_long+0x64>
 8001a0c:	2241      	movs	r2, #65	; 0x41
 8001a0e:	e000      	b.n	8001a12 <_ntoa_long+0x66>
 8001a10:	2261      	movs	r2, #97	; 0x61
 8001a12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a16:	4413      	add	r3, r2
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	3b0a      	subs	r3, #10
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a20:	1c59      	adds	r1, r3, #1
 8001a22:	6379      	str	r1, [r7, #52]	; 0x34
 8001a24:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001a28:	440b      	add	r3, r1
 8001a2a:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8001a2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a36:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8001a38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <_ntoa_long+0x98>
 8001a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a40:	2b1f      	cmp	r3, #31
 8001a42:	d9cb      	bls.n	80019dc <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8001a44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a46:	9306      	str	r3, [sp, #24]
 8001a48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a4a:	9305      	str	r3, [sp, #20]
 8001a4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a4e:	9304      	str	r3, [sp, #16]
 8001a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a52:	9303      	str	r3, [sp, #12]
 8001a54:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001a58:	9302      	str	r3, [sp, #8]
 8001a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	f107 0310 	add.w	r3, r7, #16
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	68b9      	ldr	r1, [r7, #8]
 8001a6a:	68f8      	ldr	r0, [r7, #12]
 8001a6c:	f7ff fec2 	bl	80017f4 <_ntoa_format>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3738      	adds	r7, #56	; 0x38
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b096      	sub	sp, #88	; 0x58
 8001a7e:	af08      	add	r7, sp, #32
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8001a8c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001a90:	4313      	orrs	r3, r2
 8001a92:	d103      	bne.n	8001a9c <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8001a94:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a96:	f023 0310 	bic.w	r3, r3, #16
 8001a9a:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8001a9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d003      	beq.n	8001aae <_ntoa_long_long+0x34>
 8001aa6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	d038      	beq.n	8001b20 <_ntoa_long_long+0xa6>
    do {
      const char digit = (char)(value % base);
 8001aae:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001ab2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ab6:	f7ff f8e7 	bl	8000c88 <__aeabi_uldivmod>
 8001aba:	4613      	mov	r3, r2
 8001abc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8001ac0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ac4:	2b09      	cmp	r3, #9
 8001ac6:	d804      	bhi.n	8001ad2 <_ntoa_long_long+0x58>
 8001ac8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001acc:	3330      	adds	r3, #48	; 0x30
 8001ace:	b2da      	uxtb	r2, r3
 8001ad0:	e00d      	b.n	8001aee <_ntoa_long_long+0x74>
 8001ad2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ad4:	f003 0320 	and.w	r3, r3, #32
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <_ntoa_long_long+0x66>
 8001adc:	2241      	movs	r2, #65	; 0x41
 8001ade:	e000      	b.n	8001ae2 <_ntoa_long_long+0x68>
 8001ae0:	2261      	movs	r2, #97	; 0x61
 8001ae2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ae6:	4413      	add	r3, r2
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	3b0a      	subs	r3, #10
 8001aec:	b2da      	uxtb	r2, r3
 8001aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af0:	1c59      	adds	r1, r3, #1
 8001af2:	6379      	str	r1, [r7, #52]	; 0x34
 8001af4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001af8:	440b      	add	r3, r1
 8001afa:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8001afe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001b02:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001b06:	f7ff f8bf 	bl	8000c88 <__aeabi_uldivmod>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8001b12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b16:	4313      	orrs	r3, r2
 8001b18:	d002      	beq.n	8001b20 <_ntoa_long_long+0xa6>
 8001b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b1c:	2b1f      	cmp	r3, #31
 8001b1e:	d9c6      	bls.n	8001aae <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8001b20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b24:	9206      	str	r2, [sp, #24]
 8001b26:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001b28:	9205      	str	r2, [sp, #20]
 8001b2a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b2c:	9204      	str	r2, [sp, #16]
 8001b2e:	9303      	str	r3, [sp, #12]
 8001b30:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001b34:	9302      	str	r3, [sp, #8]
 8001b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b38:	9301      	str	r3, [sp, #4]
 8001b3a:	f107 0310 	add.w	r3, r7, #16
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	68b9      	ldr	r1, [r7, #8]
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f7ff fe54 	bl	80017f4 <_ntoa_format>
 8001b4c:	4603      	mov	r3, r0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3738      	adds	r7, #56	; 0x38
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b09d      	sub	sp, #116	; 0x74
 8001b5c:	af04      	add	r7, sp, #16
 8001b5e:	6178      	str	r0, [r7, #20]
 8001b60:	6139      	str	r1, [r7, #16]
 8001b62:	60fa      	str	r2, [r7, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8001b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b82:	f7fe ffa1 	bl	8000ac8 <__aeabi_dcmpeq>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10f      	bne.n	8001bac <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8001b8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b8e:	9303      	str	r3, [sp, #12]
 8001b90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b92:	9302      	str	r3, [sp, #8]
 8001b94:	2303      	movs	r3, #3
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	4ba9      	ldr	r3, [pc, #676]	; (8001e40 <_ftoa+0x2e8>)
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	68fa      	ldr	r2, [r7, #12]
 8001ba0:	6939      	ldr	r1, [r7, #16]
 8001ba2:	6978      	ldr	r0, [r7, #20]
 8001ba4:	f7ff fdd6 	bl	8001754 <_out_rev>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	e22b      	b.n	8002004 <_ftoa+0x4ac>
  if (value < -DBL_MAX)
 8001bac:	f04f 32ff 	mov.w	r2, #4294967295
 8001bb0:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8001bb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bb8:	f7fe ff90 	bl	8000adc <__aeabi_dcmplt>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00f      	beq.n	8001be2 <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8001bc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bc4:	9303      	str	r3, [sp, #12]
 8001bc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bc8:	9302      	str	r3, [sp, #8]
 8001bca:	2304      	movs	r3, #4
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	4b9d      	ldr	r3, [pc, #628]	; (8001e44 <_ftoa+0x2ec>)
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	6939      	ldr	r1, [r7, #16]
 8001bd8:	6978      	ldr	r0, [r7, #20]
 8001bda:	f7ff fdbb 	bl	8001754 <_out_rev>
 8001bde:	4603      	mov	r3, r0
 8001be0:	e210      	b.n	8002004 <_ftoa+0x4ac>
  if (value > DBL_MAX)
 8001be2:	f04f 32ff 	mov.w	r2, #4294967295
 8001be6:	4b98      	ldr	r3, [pc, #608]	; (8001e48 <_ftoa+0x2f0>)
 8001be8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bec:	f7fe ff94 	bl	8000b18 <__aeabi_dcmpgt>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d01d      	beq.n	8001c32 <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001bf6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <_ftoa+0xac>
 8001c00:	4b92      	ldr	r3, [pc, #584]	; (8001e4c <_ftoa+0x2f4>)
 8001c02:	e000      	b.n	8001c06 <_ftoa+0xae>
 8001c04:	4b92      	ldr	r3, [pc, #584]	; (8001e50 <_ftoa+0x2f8>)
 8001c06:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001c08:	f002 0204 	and.w	r2, r2, #4
 8001c0c:	2a00      	cmp	r2, #0
 8001c0e:	d001      	beq.n	8001c14 <_ftoa+0xbc>
 8001c10:	2204      	movs	r2, #4
 8001c12:	e000      	b.n	8001c16 <_ftoa+0xbe>
 8001c14:	2203      	movs	r2, #3
 8001c16:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c18:	9103      	str	r1, [sp, #12]
 8001c1a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001c1c:	9102      	str	r1, [sp, #8]
 8001c1e:	9201      	str	r2, [sp, #4]
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	6939      	ldr	r1, [r7, #16]
 8001c28:	6978      	ldr	r0, [r7, #20]
 8001c2a:	f7ff fd93 	bl	8001754 <_out_rev>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	e1e8      	b.n	8002004 <_ftoa+0x4ac>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8001c32:	a37f      	add	r3, pc, #508	; (adr r3, 8001e30 <_ftoa+0x2d8>)
 8001c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c3c:	f7fe ff6c 	bl	8000b18 <__aeabi_dcmpgt>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d109      	bne.n	8001c5a <_ftoa+0x102>
 8001c46:	a37c      	add	r3, pc, #496	; (adr r3, 8001e38 <_ftoa+0x2e0>)
 8001c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c50:	f7fe ff44 	bl	8000adc <__aeabi_dcmplt>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00f      	beq.n	8001c7a <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8001c5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c5c:	9302      	str	r3, [sp, #8]
 8001c5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	ed97 0b00 	vldr	d0, [r7]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	6939      	ldr	r1, [r7, #16]
 8001c70:	6978      	ldr	r0, [r7, #20]
 8001c72:	f000 f9d1 	bl	8002018 <_etoa>
 8001c76:	4603      	mov	r3, r0
 8001c78:	e1c4      	b.n	8002004 <_ftoa+0x4ac>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	f04f 0300 	mov.w	r3, #0
 8001c88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c8c:	f7fe ff26 	bl	8000adc <__aeabi_dcmplt>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00e      	beq.n	8001cb4 <_ftoa+0x15c>
    negative = true;
 8001c96:	2301      	movs	r3, #1
 8001c98:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 8001c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ca0:	f04f 0000 	mov.w	r0, #0
 8001ca4:	f04f 0100 	mov.w	r1, #0
 8001ca8:	f7fe faee 	bl	8000288 <__aeabi_dsub>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8001cb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10e      	bne.n	8001cdc <_ftoa+0x184>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8001cbe:	2306      	movs	r3, #6
 8001cc0:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8001cc2:	e00b      	b.n	8001cdc <_ftoa+0x184>
    buf[len++] = '0';
 8001cc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cc6:	1c5a      	adds	r2, r3, #1
 8001cc8:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001cca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001cce:	4413      	add	r3, r2
 8001cd0:	2230      	movs	r2, #48	; 0x30
 8001cd2:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8001cd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8001cdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cde:	2b1f      	cmp	r3, #31
 8001ce0:	d802      	bhi.n	8001ce8 <_ftoa+0x190>
 8001ce2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ce4:	2b09      	cmp	r3, #9
 8001ce6:	d8ed      	bhi.n	8001cc4 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8001ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cec:	f7fe ff34 	bl	8000b58 <__aeabi_d2iz>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8001cf4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001cf6:	f7fe fc15 	bl	8000524 <__aeabi_i2d>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d02:	f7fe fac1 	bl	8000288 <__aeabi_dsub>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4a51      	ldr	r2, [pc, #324]	; (8001e54 <_ftoa+0x2fc>)
 8001d10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4413      	add	r3, r2
 8001d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1a:	f7fe fc6d 	bl	80005f8 <__aeabi_dmul>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8001d26:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001d2a:	f7fe ff3d 	bl	8000ba8 <__aeabi_d2uiz>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8001d32:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001d34:	f7fe fbe6 	bl	8000504 <__aeabi_ui2d>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001d40:	f7fe faa2 	bl	8000288 <__aeabi_dsub>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	4b41      	ldr	r3, [pc, #260]	; (8001e58 <_ftoa+0x300>)
 8001d52:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001d56:	f7fe fedf 	bl	8000b18 <__aeabi_dcmpgt>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d016      	beq.n	8001d8e <_ftoa+0x236>
    ++frac;
 8001d60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d62:	3301      	adds	r3, #1
 8001d64:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8001d66:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001d68:	f7fe fbcc 	bl	8000504 <__aeabi_ui2d>
 8001d6c:	4a39      	ldr	r2, [pc, #228]	; (8001e54 <_ftoa+0x2fc>)
 8001d6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	4413      	add	r3, r2
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fec4 	bl	8000b04 <__aeabi_dcmpge>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d01a      	beq.n	8001db8 <_ftoa+0x260>
      frac = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 8001d86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d88:	3301      	adds	r3, #1
 8001d8a:	657b      	str	r3, [r7, #84]	; 0x54
 8001d8c:	e014      	b.n	8001db8 <_ftoa+0x260>
    }
  }
  else if (diff < 0.5) {
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	4b31      	ldr	r3, [pc, #196]	; (8001e58 <_ftoa+0x300>)
 8001d94:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001d98:	f7fe fea0 	bl	8000adc <__aeabi_dcmplt>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10a      	bne.n	8001db8 <_ftoa+0x260>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8001da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d004      	beq.n	8001db2 <_ftoa+0x25a>
 8001da8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d002      	beq.n	8001db8 <_ftoa+0x260>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8001db2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001db4:	3301      	adds	r3, #1
 8001db6:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 8001db8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d134      	bne.n	8001e28 <_ftoa+0x2d0>
    diff = value - (double)whole;
 8001dbe:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001dc0:	f7fe fbb0 	bl	8000524 <__aeabi_i2d>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dcc:	f7fe fa5c 	bl	8000288 <__aeabi_dsub>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8001dd8:	2301      	movs	r3, #1
 8001dda:	461c      	mov	r4, r3
 8001ddc:	f04f 0200 	mov.w	r2, #0
 8001de0:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <_ftoa+0x300>)
 8001de2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001de6:	f7fe fe79 	bl	8000adc <__aeabi_dcmplt>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <_ftoa+0x29c>
 8001df0:	2300      	movs	r3, #0
 8001df2:	461c      	mov	r4, r3
 8001df4:	b2e3      	uxtb	r3, r4
 8001df6:	f083 0301 	eor.w	r3, r3, #1
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <_ftoa+0x2bc>
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	4b14      	ldr	r3, [pc, #80]	; (8001e58 <_ftoa+0x300>)
 8001e06:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001e0a:	f7fe fe85 	bl	8000b18 <__aeabi_dcmpgt>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d067      	beq.n	8001ee4 <_ftoa+0x38c>
 8001e14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 8085 	beq.w	8001f2a <_ftoa+0x3d2>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8001e20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e22:	3301      	adds	r3, #1
 8001e24:	657b      	str	r3, [r7, #84]	; 0x54
 8001e26:	e080      	b.n	8001f2a <_ftoa+0x3d2>
    }
  }
  else {
    unsigned int count = prec;
 8001e28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e2a:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001e2c:	e037      	b.n	8001e9e <_ftoa+0x346>
 8001e2e:	bf00      	nop
 8001e30:	00000000 	.word	0x00000000
 8001e34:	41cdcd65 	.word	0x41cdcd65
 8001e38:	00000000 	.word	0x00000000
 8001e3c:	c1cdcd65 	.word	0xc1cdcd65
 8001e40:	0800b480 	.word	0x0800b480
 8001e44:	0800b484 	.word	0x0800b484
 8001e48:	7fefffff 	.word	0x7fefffff
 8001e4c:	0800b48c 	.word	0x0800b48c
 8001e50:	0800b494 	.word	0x0800b494
 8001e54:	0800e8a8 	.word	0x0800e8a8
 8001e58:	3fe00000 	.word	0x3fe00000
      --count;
 8001e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 8001e62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001e64:	4b69      	ldr	r3, [pc, #420]	; (800200c <_ftoa+0x4b4>)
 8001e66:	fba3 2301 	umull	r2, r3, r3, r1
 8001e6a:	08da      	lsrs	r2, r3, #3
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	1aca      	subs	r2, r1, r3
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e7a:	1c59      	adds	r1, r3, #1
 8001e7c:	65f9      	str	r1, [r7, #92]	; 0x5c
 8001e7e:	3230      	adds	r2, #48	; 0x30
 8001e80:	b2d2      	uxtb	r2, r2
 8001e82:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001e86:	440b      	add	r3, r1
 8001e88:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8001e8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e8e:	4a5f      	ldr	r2, [pc, #380]	; (800200c <_ftoa+0x4b4>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	08db      	lsrs	r3, r3, #3
 8001e96:	653b      	str	r3, [r7, #80]	; 0x50
 8001e98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <_ftoa+0x34e>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001e9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ea0:	2b1f      	cmp	r3, #31
 8001ea2:	d9db      	bls.n	8001e5c <_ftoa+0x304>
 8001ea4:	e00a      	b.n	8001ebc <_ftoa+0x364>
        break;
 8001ea6:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8001ea8:	e008      	b.n	8001ebc <_ftoa+0x364>
      buf[len++] = '0';
 8001eaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001eac:	1c5a      	adds	r2, r3, #1
 8001eae:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001eb0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001eb4:	4413      	add	r3, r2
 8001eb6:	2230      	movs	r2, #48	; 0x30
 8001eb8:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8001ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ebe:	2b1f      	cmp	r3, #31
 8001ec0:	d804      	bhi.n	8001ecc <_ftoa+0x374>
 8001ec2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ec4:	1e5a      	subs	r2, r3, #1
 8001ec6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1ee      	bne.n	8001eaa <_ftoa+0x352>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001ecc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ece:	2b1f      	cmp	r3, #31
 8001ed0:	d82b      	bhi.n	8001f2a <_ftoa+0x3d2>
      // add decimal
      buf[len++] = '.';
 8001ed2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ed4:	1c5a      	adds	r2, r3, #1
 8001ed6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001ed8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001edc:	4413      	add	r3, r2
 8001ede:	222e      	movs	r2, #46	; 0x2e
 8001ee0:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001ee4:	e021      	b.n	8001f2a <_ftoa+0x3d2>
    buf[len++] = (char)(48 + (whole % 10));
 8001ee6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ee8:	4b49      	ldr	r3, [pc, #292]	; (8002010 <_ftoa+0x4b8>)
 8001eea:	fb83 1302 	smull	r1, r3, r3, r2
 8001eee:	1099      	asrs	r1, r3, #2
 8001ef0:	17d3      	asrs	r3, r2, #31
 8001ef2:	1ac9      	subs	r1, r1, r3
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	440b      	add	r3, r1
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	1ad1      	subs	r1, r2, r3
 8001efe:	b2ca      	uxtb	r2, r1
 8001f00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f02:	1c59      	adds	r1, r3, #1
 8001f04:	65f9      	str	r1, [r7, #92]	; 0x5c
 8001f06:	3230      	adds	r2, #48	; 0x30
 8001f08:	b2d2      	uxtb	r2, r2
 8001f0a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001f0e:	440b      	add	r3, r1
 8001f10:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8001f14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f16:	4a3e      	ldr	r2, [pc, #248]	; (8002010 <_ftoa+0x4b8>)
 8001f18:	fb82 1203 	smull	r1, r2, r2, r3
 8001f1c:	1092      	asrs	r2, r2, #2
 8001f1e:	17db      	asrs	r3, r3, #31
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	657b      	str	r3, [r7, #84]	; 0x54
 8001f24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <_ftoa+0x3da>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001f2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f2c:	2b1f      	cmp	r3, #31
 8001f2e:	d9da      	bls.n	8001ee6 <_ftoa+0x38e>
 8001f30:	e000      	b.n	8001f34 <_ftoa+0x3dc>
      break;
 8001f32:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8001f34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d124      	bne.n	8001f88 <_ftoa+0x430>
 8001f3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d01f      	beq.n	8001f88 <_ftoa+0x430>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8001f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d015      	beq.n	8001f7a <_ftoa+0x422>
 8001f4e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d104      	bne.n	8001f60 <_ftoa+0x408>
 8001f56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f58:	f003 030c 	and.w	r3, r3, #12
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00c      	beq.n	8001f7a <_ftoa+0x422>
      width--;
 8001f60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f62:	3b01      	subs	r3, #1
 8001f64:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8001f66:	e008      	b.n	8001f7a <_ftoa+0x422>
      buf[len++] = '0';
 8001f68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001f6e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001f72:	4413      	add	r3, r2
 8001f74:	2230      	movs	r2, #48	; 0x30
 8001f76:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8001f7a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001f7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d202      	bcs.n	8001f88 <_ftoa+0x430>
 8001f82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f84:	2b1f      	cmp	r3, #31
 8001f86:	d9ef      	bls.n	8001f68 <_ftoa+0x410>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001f88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f8a:	2b1f      	cmp	r3, #31
 8001f8c:	d82a      	bhi.n	8001fe4 <_ftoa+0x48c>
    if (negative) {
 8001f8e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d009      	beq.n	8001faa <_ftoa+0x452>
      buf[len++] = '-';
 8001f96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f98:	1c5a      	adds	r2, r3, #1
 8001f9a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001f9c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001fa0:	4413      	add	r3, r2
 8001fa2:	222d      	movs	r2, #45	; 0x2d
 8001fa4:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001fa8:	e01c      	b.n	8001fe4 <_ftoa+0x48c>
    }
    else if (flags & FLAGS_PLUS) {
 8001faa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d009      	beq.n	8001fc8 <_ftoa+0x470>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8001fb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001fba:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001fbe:	4413      	add	r3, r2
 8001fc0:	222b      	movs	r2, #43	; 0x2b
 8001fc2:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001fc6:	e00d      	b.n	8001fe4 <_ftoa+0x48c>
    }
    else if (flags & FLAGS_SPACE) {
 8001fc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fca:	f003 0308 	and.w	r3, r3, #8
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d008      	beq.n	8001fe4 <_ftoa+0x48c>
      buf[len++] = ' ';
 8001fd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001fd8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001fdc:	4413      	add	r3, r2
 8001fde:	2220      	movs	r2, #32
 8001fe0:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8001fe4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fe6:	9303      	str	r3, [sp, #12]
 8001fe8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fea:	9302      	str	r3, [sp, #8]
 8001fec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fee:	9301      	str	r3, [sp, #4]
 8001ff0:	f107 0318 	add.w	r3, r7, #24
 8001ff4:	9300      	str	r3, [sp, #0]
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	6939      	ldr	r1, [r7, #16]
 8001ffc:	6978      	ldr	r0, [r7, #20]
 8001ffe:	f7ff fba9 	bl	8001754 <_out_rev>
 8002002:	4603      	mov	r3, r0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3764      	adds	r7, #100	; 0x64
 8002008:	46bd      	mov	sp, r7
 800200a:	bd90      	pop	{r4, r7, pc}
 800200c:	cccccccd 	.word	0xcccccccd
 8002010:	66666667 	.word	0x66666667
 8002014:	00000000 	.word	0x00000000

08002018 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800201c:	b09d      	sub	sp, #116	; 0x74
 800201e:	af06      	add	r7, sp, #24
 8002020:	61f8      	str	r0, [r7, #28]
 8002022:	61b9      	str	r1, [r7, #24]
 8002024:	617a      	str	r2, [r7, #20]
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	ed87 0b02 	vstr	d0, [r7, #8]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800202c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002030:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002034:	f7fe fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d014      	beq.n	8002068 <_etoa+0x50>
 800203e:	f04f 32ff 	mov.w	r2, #4294967295
 8002042:	4bc3      	ldr	r3, [pc, #780]	; (8002350 <_etoa+0x338>)
 8002044:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002048:	f7fe fd66 	bl	8000b18 <__aeabi_dcmpgt>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10a      	bne.n	8002068 <_etoa+0x50>
 8002052:	f04f 32ff 	mov.w	r2, #4294967295
 8002056:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800205a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800205e:	f7fe fd3d 	bl	8000adc <__aeabi_dcmplt>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d012      	beq.n	800208e <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8002068:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800206c:	9302      	str	r3, [sp, #8]
 800206e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	ed97 0b02 	vldr	d0, [r7, #8]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	69b9      	ldr	r1, [r7, #24]
 8002084:	69f8      	ldr	r0, [r7, #28]
 8002086:	f7ff fd67 	bl	8001b58 <_ftoa>
 800208a:	4603      	mov	r3, r0
 800208c:	e245      	b.n	800251a <_etoa+0x502>
  }

  // determine the sign
  const bool negative = value < 0;
 800208e:	2301      	movs	r3, #1
 8002090:	461e      	mov	r6, r3
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	f04f 0300 	mov.w	r3, #0
 800209a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800209e:	f7fe fd1d 	bl	8000adc <__aeabi_dcmplt>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <_etoa+0x94>
 80020a8:	2300      	movs	r3, #0
 80020aa:	461e      	mov	r6, r3
 80020ac:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 80020b0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <_etoa+0xac>
    value = -value;
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80020c2:	60fb      	str	r3, [r7, #12]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80020c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80020c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d102      	bne.n	80020d6 <_etoa+0xbe>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80020d0:	2306      	movs	r3, #6
 80020d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80020d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020da:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80020de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	0d0a      	lsrs	r2, r1, #20
 80020ec:	2300      	movs	r3, #0
 80020ee:	4613      	mov	r3, r2
 80020f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020f4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80020f8:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 80020fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002102:	4994      	ldr	r1, [pc, #592]	; (8002354 <_etoa+0x33c>)
 8002104:	ea02 0400 	and.w	r4, r2, r0
 8002108:	ea03 0501 	and.w	r5, r3, r1
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	4b91      	ldr	r3, [pc, #580]	; (8002358 <_etoa+0x340>)
 8002112:	ea44 0802 	orr.w	r8, r4, r2
 8002116:	ea45 0903 	orr.w	r9, r5, r3
 800211a:	e9c7 8908 	strd	r8, r9, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800211e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002120:	f7fe fa00 	bl	8000524 <__aeabi_i2d>
 8002124:	a37e      	add	r3, pc, #504	; (adr r3, 8002320 <_etoa+0x308>)
 8002126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212a:	f7fe fa65 	bl	80005f8 <__aeabi_dmul>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	4610      	mov	r0, r2
 8002134:	4619      	mov	r1, r3
 8002136:	a37c      	add	r3, pc, #496	; (adr r3, 8002328 <_etoa+0x310>)
 8002138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213c:	f7fe f8a6 	bl	800028c <__adddf3>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	4614      	mov	r4, r2
 8002146:	461d      	mov	r5, r3
 8002148:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800214c:	f04f 0200 	mov.w	r2, #0
 8002150:	4b82      	ldr	r3, [pc, #520]	; (800235c <_etoa+0x344>)
 8002152:	f7fe f899 	bl	8000288 <__aeabi_dsub>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4610      	mov	r0, r2
 800215c:	4619      	mov	r1, r3
 800215e:	a374      	add	r3, pc, #464	; (adr r3, 8002330 <_etoa+0x318>)
 8002160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002164:	f7fe fa48 	bl	80005f8 <__aeabi_dmul>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4620      	mov	r0, r4
 800216e:	4629      	mov	r1, r5
 8002170:	f7fe f88c 	bl	800028c <__adddf3>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	4610      	mov	r0, r2
 800217a:	4619      	mov	r1, r3
 800217c:	f7fe fcec 	bl	8000b58 <__aeabi_d2iz>
 8002180:	4603      	mov	r3, r0
 8002182:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8002184:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002186:	f7fe f9cd 	bl	8000524 <__aeabi_i2d>
 800218a:	a36b      	add	r3, pc, #428	; (adr r3, 8002338 <_etoa+0x320>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	f7fe fa32 	bl	80005f8 <__aeabi_dmul>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4610      	mov	r0, r2
 800219a:	4619      	mov	r1, r3
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	4b6f      	ldr	r3, [pc, #444]	; (8002360 <_etoa+0x348>)
 80021a2:	f7fe f873 	bl	800028c <__adddf3>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	f7fe fcd3 	bl	8000b58 <__aeabi_d2iz>
 80021b2:	4603      	mov	r3, r0
 80021b4:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80021b6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80021b8:	f7fe f9b4 	bl	8000524 <__aeabi_i2d>
 80021bc:	a360      	add	r3, pc, #384	; (adr r3, 8002340 <_etoa+0x328>)
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	f7fe fa19 	bl	80005f8 <__aeabi_dmul>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4614      	mov	r4, r2
 80021cc:	461d      	mov	r5, r3
 80021ce:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80021d0:	f7fe f9a8 	bl	8000524 <__aeabi_i2d>
 80021d4:	a35c      	add	r3, pc, #368	; (adr r3, 8002348 <_etoa+0x330>)
 80021d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021da:	f7fe fa0d 	bl	80005f8 <__aeabi_dmul>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4620      	mov	r0, r4
 80021e4:	4629      	mov	r1, r5
 80021e6:	f7fe f84f 	bl	8000288 <__aeabi_dsub>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 80021f2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021f6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80021fa:	f7fe f9fd 	bl	80005f8 <__aeabi_dmul>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8002206:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002208:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800220c:	4618      	mov	r0, r3
 800220e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	0503      	lsls	r3, r0, #20
 800221c:	2200      	movs	r2, #0
 800221e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8002222:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002226:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	f7fe f82d 	bl	800028c <__adddf3>
 8002232:	4602      	mov	r2, r0
 8002234:	460b      	mov	r3, r1
 8002236:	4690      	mov	r8, r2
 8002238:	4699      	mov	r9, r3
 800223a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800223e:	f04f 0000 	mov.w	r0, #0
 8002242:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002246:	f7fe f81f 	bl	8000288 <__aeabi_dsub>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4692      	mov	sl, r2
 8002250:	469b      	mov	fp, r3
 8002252:	f04f 0200 	mov.w	r2, #0
 8002256:	4b43      	ldr	r3, [pc, #268]	; (8002364 <_etoa+0x34c>)
 8002258:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800225c:	f7fe faf6 	bl	800084c <__aeabi_ddiv>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4610      	mov	r0, r2
 8002266:	4619      	mov	r1, r3
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	4b3e      	ldr	r3, [pc, #248]	; (8002368 <_etoa+0x350>)
 800226e:	f7fe f80d 	bl	800028c <__adddf3>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800227a:	f7fe fae7 	bl	800084c <__aeabi_ddiv>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	4610      	mov	r0, r2
 8002284:	4619      	mov	r1, r3
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	4b38      	ldr	r3, [pc, #224]	; (800236c <_etoa+0x354>)
 800228c:	f7fd fffe 	bl	800028c <__adddf3>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002298:	f7fe fad8 	bl	800084c <__aeabi_ddiv>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4650      	mov	r0, sl
 80022a2:	4659      	mov	r1, fp
 80022a4:	f7fd fff2 	bl	800028c <__adddf3>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4640      	mov	r0, r8
 80022ae:	4649      	mov	r1, r9
 80022b0:	f7fe facc 	bl	800084c <__aeabi_ddiv>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	4610      	mov	r0, r2
 80022ba:	4619      	mov	r1, r3
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	4b25      	ldr	r3, [pc, #148]	; (8002358 <_etoa+0x340>)
 80022c2:	f7fd ffe3 	bl	800028c <__adddf3>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4620      	mov	r0, r4
 80022cc:	4629      	mov	r1, r5
 80022ce:	f7fe f993 	bl	80005f8 <__aeabi_dmul>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
 80022d6:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 80022da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022e2:	f7fe fbfb 	bl	8000adc <__aeabi_dcmplt>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <_etoa+0x2f0>
    expval--;
 80022ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022ee:	3b01      	subs	r3, #1
 80022f0:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 80022f2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	4b1b      	ldr	r3, [pc, #108]	; (8002368 <_etoa+0x350>)
 80022fc:	f7fe faa6 	bl	800084c <__aeabi_ddiv>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8002308:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800230a:	2b63      	cmp	r3, #99	; 0x63
 800230c:	dc30      	bgt.n	8002370 <_etoa+0x358>
 800230e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002310:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8002314:	db2c      	blt.n	8002370 <_etoa+0x358>
 8002316:	2304      	movs	r3, #4
 8002318:	e02b      	b.n	8002372 <_etoa+0x35a>
 800231a:	bf00      	nop
 800231c:	f3af 8000 	nop.w
 8002320:	509f79fb 	.word	0x509f79fb
 8002324:	3fd34413 	.word	0x3fd34413
 8002328:	8b60c8b3 	.word	0x8b60c8b3
 800232c:	3fc68a28 	.word	0x3fc68a28
 8002330:	636f4361 	.word	0x636f4361
 8002334:	3fd287a7 	.word	0x3fd287a7
 8002338:	0979a371 	.word	0x0979a371
 800233c:	400a934f 	.word	0x400a934f
 8002340:	bbb55516 	.word	0xbbb55516
 8002344:	40026bb1 	.word	0x40026bb1
 8002348:	fefa39ef 	.word	0xfefa39ef
 800234c:	3fe62e42 	.word	0x3fe62e42
 8002350:	7fefffff 	.word	0x7fefffff
 8002354:	000fffff 	.word	0x000fffff
 8002358:	3ff00000 	.word	0x3ff00000
 800235c:	3ff80000 	.word	0x3ff80000
 8002360:	3fe00000 	.word	0x3fe00000
 8002364:	402c0000 	.word	0x402c0000
 8002368:	40240000 	.word	0x40240000
 800236c:	40180000 	.word	0x40180000
 8002370:	2305      	movs	r3, #5
 8002372:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8002374:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002378:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800237c:	2b00      	cmp	r3, #0
 800237e:	d03d      	beq.n	80023fc <_etoa+0x3e4>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8002380:	a369      	add	r3, pc, #420	; (adr r3, 8002528 <_etoa+0x510>)
 8002382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002386:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800238a:	f7fe fbbb 	bl	8000b04 <__aeabi_dcmpge>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d024      	beq.n	80023de <_etoa+0x3c6>
 8002394:	a366      	add	r3, pc, #408	; (adr r3, 8002530 <_etoa+0x518>)
 8002396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800239e:	f7fe fb9d 	bl	8000adc <__aeabi_dcmplt>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01a      	beq.n	80023de <_etoa+0x3c6>
      if ((int)prec > expval) {
 80023a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80023ae:	429a      	cmp	r2, r3
 80023b0:	da07      	bge.n	80023c2 <_etoa+0x3aa>
        prec = (unsigned)((int)prec - expval - 1);
 80023b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80023b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	3b01      	subs	r3, #1
 80023bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80023c0:	e002      	b.n	80023c8 <_etoa+0x3b0>
      }
      else {
        prec = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80023c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      // no characters in exponent
      minwidth = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	657b      	str	r3, [r7, #84]	; 0x54
 80023dc:	e00e      	b.n	80023fc <_etoa+0x3e4>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80023de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d00a      	beq.n	80023fc <_etoa+0x3e4>
 80023e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d004      	beq.n	80023fc <_etoa+0x3e4>
        --prec;
 80023f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023f6:	3b01      	subs	r3, #1
 80023f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 80023fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002400:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 8002402:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002408:	429a      	cmp	r2, r3
 800240a:	d904      	bls.n	8002416 <_etoa+0x3fe>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 800240c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800240e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002414:	e001      	b.n	800241a <_etoa+0x402>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8002416:	2300      	movs	r3, #0
 8002418:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800241a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d004      	beq.n	8002430 <_etoa+0x418>
 8002426:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <_etoa+0x418>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 800242c:	2300      	movs	r3, #0
 800242e:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 8002430:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002432:	2b00      	cmp	r3, #0
 8002434:	d009      	beq.n	800244a <_etoa+0x432>
    value /= conv.F;
 8002436:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800243a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800243e:	f7fe fa05 	bl	800084c <__aeabi_ddiv>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	e9c7 2302 	strd	r2, r3, [r7, #8]
  }

  // output the floating part
  const size_t start_idx = idx;
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800244e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002452:	2b00      	cmp	r3, #0
 8002454:	d006      	beq.n	8002464 <_etoa+0x44c>
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	603b      	str	r3, [r7, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002460:	607b      	str	r3, [r7, #4]
 8002462:	e003      	b.n	800246c <_etoa+0x454>
 8002464:	ed97 7b02 	vldr	d7, [r7, #8]
 8002468:	ed87 7b00 	vstr	d7, [r7]
 800246c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002470:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002474:	9302      	str	r3, [sp, #8]
 8002476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	ed97 0b00 	vldr	d0, [r7]
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	69b9      	ldr	r1, [r7, #24]
 800248a:	69f8      	ldr	r0, [r7, #28]
 800248c:	f7ff fb64 	bl	8001b58 <_ftoa>
 8002490:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 8002492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002494:	2b00      	cmp	r3, #0
 8002496:	d03f      	beq.n	8002518 <_etoa+0x500>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8002498:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <_etoa+0x490>
 80024a4:	2045      	movs	r0, #69	; 0x45
 80024a6:	e000      	b.n	80024aa <_etoa+0x492>
 80024a8:	2065      	movs	r0, #101	; 0x65
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	1c53      	adds	r3, r2, #1
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	69fc      	ldr	r4, [r7, #28]
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	69b9      	ldr	r1, [r7, #24]
 80024b6:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80024b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	bfb8      	it	lt
 80024be:	425b      	neglt	r3, r3
 80024c0:	4618      	mov	r0, r3
 80024c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024c4:	0fdb      	lsrs	r3, r3, #31
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80024ca:	3a01      	subs	r2, #1
 80024cc:	2105      	movs	r1, #5
 80024ce:	9105      	str	r1, [sp, #20]
 80024d0:	9204      	str	r2, [sp, #16]
 80024d2:	2200      	movs	r2, #0
 80024d4:	9203      	str	r2, [sp, #12]
 80024d6:	220a      	movs	r2, #10
 80024d8:	9202      	str	r2, [sp, #8]
 80024da:	9301      	str	r3, [sp, #4]
 80024dc:	9000      	str	r0, [sp, #0]
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	69b9      	ldr	r1, [r7, #24]
 80024e4:	69f8      	ldr	r0, [r7, #28]
 80024e6:	f7ff fa61 	bl	80019ac <_ntoa_long>
 80024ea:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 80024ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00f      	beq.n	8002518 <_etoa+0x500>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 80024f8:	e007      	b.n	800250a <_etoa+0x4f2>
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	1c53      	adds	r3, r2, #1
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	69fc      	ldr	r4, [r7, #28]
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	69b9      	ldr	r1, [r7, #24]
 8002506:	2020      	movs	r0, #32
 8002508:	47a0      	blx	r4
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002514:	429a      	cmp	r2, r3
 8002516:	d8f0      	bhi.n	80024fa <_etoa+0x4e2>
    }
  }
  return idx;
 8002518:	697b      	ldr	r3, [r7, #20]
}
 800251a:	4618      	mov	r0, r3
 800251c:	375c      	adds	r7, #92	; 0x5c
 800251e:	46bd      	mov	sp, r7
 8002520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002524:	f3af 8000 	nop.w
 8002528:	eb1c432d 	.word	0xeb1c432d
 800252c:	3f1a36e2 	.word	0x3f1a36e2
 8002530:	00000000 	.word	0x00000000
 8002534:	412e8480 	.word	0x412e8480

08002538 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8002538:	b5b0      	push	{r4, r5, r7, lr}
 800253a:	b0a0      	sub	sp, #128	; 0x80
 800253c:	af0a      	add	r7, sp, #40	; 0x28
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
 8002544:	603b      	str	r3, [r7, #0]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	647b      	str	r3, [r7, #68]	; 0x44

  if (!buffer) {
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	2b00      	cmp	r3, #0
 800254e:	f040 8494 	bne.w	8002e7a <_vsnprintf+0x942>
    // use null output function
    out = _out_null;
 8002552:	4ba0      	ldr	r3, [pc, #640]	; (80027d4 <_vsnprintf+0x29c>)
 8002554:	60fb      	str	r3, [r7, #12]
  }

  while (*format)
 8002556:	f000 bc90 	b.w	8002e7a <_vsnprintf+0x942>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b25      	cmp	r3, #37	; 0x25
 8002560:	d00d      	beq.n	800257e <_vsnprintf+0x46>
      // no
      out(*format, buffer, idx++, maxlen);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	7818      	ldrb	r0, [r3, #0]
 8002566:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002568:	1c53      	adds	r3, r2, #1
 800256a:	647b      	str	r3, [r7, #68]	; 0x44
 800256c:	68fc      	ldr	r4, [r7, #12]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	47a0      	blx	r4
      format++;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	3301      	adds	r3, #1
 8002578:	603b      	str	r3, [r7, #0]
      continue;
 800257a:	f000 bc7e 	b.w	8002e7a <_vsnprintf+0x942>
    }
    else {
      // yes, evaluate it
      format++;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	3301      	adds	r3, #1
 8002582:	603b      	str	r3, [r7, #0]
    }

    // evaluate flags
    flags = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	657b      	str	r3, [r7, #84]	; 0x54
    do {
      switch (*format) {
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	3b20      	subs	r3, #32
 800258e:	2b10      	cmp	r3, #16
 8002590:	d856      	bhi.n	8002640 <_vsnprintf+0x108>
 8002592:	a201      	add	r2, pc, #4	; (adr r2, 8002598 <_vsnprintf+0x60>)
 8002594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002598:	08002619 	.word	0x08002619
 800259c:	08002641 	.word	0x08002641
 80025a0:	08002641 	.word	0x08002641
 80025a4:	0800262d 	.word	0x0800262d
 80025a8:	08002641 	.word	0x08002641
 80025ac:	08002641 	.word	0x08002641
 80025b0:	08002641 	.word	0x08002641
 80025b4:	08002641 	.word	0x08002641
 80025b8:	08002641 	.word	0x08002641
 80025bc:	08002641 	.word	0x08002641
 80025c0:	08002641 	.word	0x08002641
 80025c4:	08002605 	.word	0x08002605
 80025c8:	08002641 	.word	0x08002641
 80025cc:	080025f1 	.word	0x080025f1
 80025d0:	08002641 	.word	0x08002641
 80025d4:	08002641 	.word	0x08002641
 80025d8:	080025dd 	.word	0x080025dd
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80025dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	657b      	str	r3, [r7, #84]	; 0x54
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	3301      	adds	r3, #1
 80025e8:	603b      	str	r3, [r7, #0]
 80025ea:	2301      	movs	r3, #1
 80025ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80025ee:	e02a      	b.n	8002646 <_vsnprintf+0x10e>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80025f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025f2:	f043 0302 	orr.w	r3, r3, #2
 80025f6:	657b      	str	r3, [r7, #84]	; 0x54
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	3301      	adds	r3, #1
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	2301      	movs	r3, #1
 8002600:	64bb      	str	r3, [r7, #72]	; 0x48
 8002602:	e020      	b.n	8002646 <_vsnprintf+0x10e>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8002604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002606:	f043 0304 	orr.w	r3, r3, #4
 800260a:	657b      	str	r3, [r7, #84]	; 0x54
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	3301      	adds	r3, #1
 8002610:	603b      	str	r3, [r7, #0]
 8002612:	2301      	movs	r3, #1
 8002614:	64bb      	str	r3, [r7, #72]	; 0x48
 8002616:	e016      	b.n	8002646 <_vsnprintf+0x10e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8002618:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800261a:	f043 0308 	orr.w	r3, r3, #8
 800261e:	657b      	str	r3, [r7, #84]	; 0x54
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	3301      	adds	r3, #1
 8002624:	603b      	str	r3, [r7, #0]
 8002626:	2301      	movs	r3, #1
 8002628:	64bb      	str	r3, [r7, #72]	; 0x48
 800262a:	e00c      	b.n	8002646 <_vsnprintf+0x10e>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 800262c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800262e:	f043 0310 	orr.w	r3, r3, #16
 8002632:	657b      	str	r3, [r7, #84]	; 0x54
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	3301      	adds	r3, #1
 8002638:	603b      	str	r3, [r7, #0]
 800263a:	2301      	movs	r3, #1
 800263c:	64bb      	str	r3, [r7, #72]	; 0x48
 800263e:	e002      	b.n	8002646 <_vsnprintf+0x10e>
        default :                                   n = 0U; break;
 8002640:	2300      	movs	r3, #0
 8002642:	64bb      	str	r3, [r7, #72]	; 0x48
 8002644:	bf00      	nop
      }
    } while (n);
 8002646:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002648:	2b00      	cmp	r3, #0
 800264a:	d19d      	bne.n	8002588 <_vsnprintf+0x50>

    // evaluate width field
    width = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	653b      	str	r3, [r7, #80]	; 0x50
    if (_is_digit(*format)) {
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff f842 	bl	80016de <_is_digit>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <_vsnprintf+0x134>
      width = _atoi(&format);
 8002660:	463b      	mov	r3, r7
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff f852 	bl	800170c <_atoi>
 8002668:	6538      	str	r0, [r7, #80]	; 0x50
 800266a:	e018      	b.n	800269e <_vsnprintf+0x166>
    }
    else if (*format == '*') {
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b2a      	cmp	r3, #42	; 0x2a
 8002672:	d114      	bne.n	800269e <_vsnprintf+0x166>
      const int w = va_arg(va, int);
 8002674:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002676:	1d1a      	adds	r2, r3, #4
 8002678:	66ba      	str	r2, [r7, #104]	; 0x68
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	633b      	str	r3, [r7, #48]	; 0x30
      if (w < 0) {
 800267e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002680:	2b00      	cmp	r3, #0
 8002682:	da07      	bge.n	8002694 <_vsnprintf+0x15c>
        flags |= FLAGS_LEFT;    // reverse padding
 8002684:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002686:	f043 0302 	orr.w	r3, r3, #2
 800268a:	657b      	str	r3, [r7, #84]	; 0x54
        width = (unsigned int)-w;
 800268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268e:	425b      	negs	r3, r3
 8002690:	653b      	str	r3, [r7, #80]	; 0x50
 8002692:	e001      	b.n	8002698 <_vsnprintf+0x160>
      }
      else {
        width = (unsigned int)w;
 8002694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002696:	653b      	str	r3, [r7, #80]	; 0x50
      }
      format++;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	3301      	adds	r3, #1
 800269c:	603b      	str	r3, [r7, #0]
    }

    // evaluate precision field
    precision = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (*format == '.') {
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b2e      	cmp	r3, #46	; 0x2e
 80026a8:	d124      	bne.n	80026f4 <_vsnprintf+0x1bc>
      flags |= FLAGS_PRECISION;
 80026aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026b0:	657b      	str	r3, [r7, #84]	; 0x54
      format++;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	3301      	adds	r3, #1
 80026b6:	603b      	str	r3, [r7, #0]
      if (_is_digit(*format)) {
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff f80e 	bl	80016de <_is_digit>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <_vsnprintf+0x19c>
        precision = _atoi(&format);
 80026c8:	463b      	mov	r3, r7
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff f81e 	bl	800170c <_atoi>
 80026d0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80026d2:	e00f      	b.n	80026f4 <_vsnprintf+0x1bc>
      }
      else if (*format == '*') {
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b2a      	cmp	r3, #42	; 0x2a
 80026da:	d10b      	bne.n	80026f4 <_vsnprintf+0x1bc>
        const int prec = (int)va_arg(va, int);
 80026dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026de:	1d1a      	adds	r2, r3, #4
 80026e0:	66ba      	str	r2, [r7, #104]	; 0x68
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        precision = prec > 0 ? (unsigned int)prec : 0U;
 80026e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80026ec:	64fb      	str	r3, [r7, #76]	; 0x4c
        format++;
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	3301      	adds	r3, #1
 80026f2:	603b      	str	r3, [r7, #0]
      }
    }

    // evaluate length field
    switch (*format) {
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	3b68      	subs	r3, #104	; 0x68
 80026fa:	2b12      	cmp	r3, #18
 80026fc:	d866      	bhi.n	80027cc <_vsnprintf+0x294>
 80026fe:	a201      	add	r2, pc, #4	; (adr r2, 8002704 <_vsnprintf+0x1cc>)
 8002700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002704:	08002777 	.word	0x08002777
 8002708:	080027cd 	.word	0x080027cd
 800270c:	080027ad 	.word	0x080027ad
 8002710:	080027cd 	.word	0x080027cd
 8002714:	08002751 	.word	0x08002751
 8002718:	080027cd 	.word	0x080027cd
 800271c:	080027cd 	.word	0x080027cd
 8002720:	080027cd 	.word	0x080027cd
 8002724:	080027cd 	.word	0x080027cd
 8002728:	080027cd 	.word	0x080027cd
 800272c:	080027cd 	.word	0x080027cd
 8002730:	080027cd 	.word	0x080027cd
 8002734:	0800279d 	.word	0x0800279d
 8002738:	080027cd 	.word	0x080027cd
 800273c:	080027cd 	.word	0x080027cd
 8002740:	080027cd 	.word	0x080027cd
 8002744:	080027cd 	.word	0x080027cd
 8002748:	080027cd 	.word	0x080027cd
 800274c:	080027bd 	.word	0x080027bd
      case 'l' :
        flags |= FLAGS_LONG;
 8002750:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002756:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	3301      	adds	r3, #1
 800275c:	603b      	str	r3, [r7, #0]
        if (*format == 'l') {
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b6c      	cmp	r3, #108	; 0x6c
 8002764:	d134      	bne.n	80027d0 <_vsnprintf+0x298>
          flags |= FLAGS_LONG_LONG;
 8002766:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002768:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800276c:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	3301      	adds	r3, #1
 8002772:	603b      	str	r3, [r7, #0]
        }
        break;
 8002774:	e02c      	b.n	80027d0 <_vsnprintf+0x298>
      case 'h' :
        flags |= FLAGS_SHORT;
 8002776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800277c:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	3301      	adds	r3, #1
 8002782:	603b      	str	r3, [r7, #0]
        if (*format == 'h') {
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b68      	cmp	r3, #104	; 0x68
 800278a:	d125      	bne.n	80027d8 <_vsnprintf+0x2a0>
          flags |= FLAGS_CHAR;
 800278c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800278e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002792:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	3301      	adds	r3, #1
 8002798:	603b      	str	r3, [r7, #0]
        }
        break;
 800279a:	e01d      	b.n	80027d8 <_vsnprintf+0x2a0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800279c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800279e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a2:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	603b      	str	r3, [r7, #0]
        break;
 80027aa:	e016      	b.n	80027da <_vsnprintf+0x2a2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80027ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027b2:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	3301      	adds	r3, #1
 80027b8:	603b      	str	r3, [r7, #0]
        break;
 80027ba:	e00e      	b.n	80027da <_vsnprintf+0x2a2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80027bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c2:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	3301      	adds	r3, #1
 80027c8:	603b      	str	r3, [r7, #0]
        break;
 80027ca:	e006      	b.n	80027da <_vsnprintf+0x2a2>
      default :
        break;
 80027cc:	bf00      	nop
 80027ce:	e004      	b.n	80027da <_vsnprintf+0x2a2>
        break;
 80027d0:	bf00      	nop
 80027d2:	e002      	b.n	80027da <_vsnprintf+0x2a2>
 80027d4:	08001689 	.word	0x08001689
        break;
 80027d8:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	3b25      	subs	r3, #37	; 0x25
 80027e0:	2b53      	cmp	r3, #83	; 0x53
 80027e2:	f200 833d 	bhi.w	8002e60 <_vsnprintf+0x928>
 80027e6:	a201      	add	r2, pc, #4	; (adr r2, 80027ec <_vsnprintf+0x2b4>)
 80027e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ec:	08002e49 	.word	0x08002e49
 80027f0:	08002e61 	.word	0x08002e61
 80027f4:	08002e61 	.word	0x08002e61
 80027f8:	08002e61 	.word	0x08002e61
 80027fc:	08002e61 	.word	0x08002e61
 8002800:	08002e61 	.word	0x08002e61
 8002804:	08002e61 	.word	0x08002e61
 8002808:	08002e61 	.word	0x08002e61
 800280c:	08002e61 	.word	0x08002e61
 8002810:	08002e61 	.word	0x08002e61
 8002814:	08002e61 	.word	0x08002e61
 8002818:	08002e61 	.word	0x08002e61
 800281c:	08002e61 	.word	0x08002e61
 8002820:	08002e61 	.word	0x08002e61
 8002824:	08002e61 	.word	0x08002e61
 8002828:	08002e61 	.word	0x08002e61
 800282c:	08002e61 	.word	0x08002e61
 8002830:	08002e61 	.word	0x08002e61
 8002834:	08002e61 	.word	0x08002e61
 8002838:	08002e61 	.word	0x08002e61
 800283c:	08002e61 	.word	0x08002e61
 8002840:	08002e61 	.word	0x08002e61
 8002844:	08002e61 	.word	0x08002e61
 8002848:	08002e61 	.word	0x08002e61
 800284c:	08002e61 	.word	0x08002e61
 8002850:	08002e61 	.word	0x08002e61
 8002854:	08002e61 	.word	0x08002e61
 8002858:	08002e61 	.word	0x08002e61
 800285c:	08002e61 	.word	0x08002e61
 8002860:	08002e61 	.word	0x08002e61
 8002864:	08002e61 	.word	0x08002e61
 8002868:	08002e61 	.word	0x08002e61
 800286c:	08002c17 	.word	0x08002c17
 8002870:	08002bcb 	.word	0x08002bcb
 8002874:	08002c17 	.word	0x08002c17
 8002878:	08002e61 	.word	0x08002e61
 800287c:	08002e61 	.word	0x08002e61
 8002880:	08002e61 	.word	0x08002e61
 8002884:	08002e61 	.word	0x08002e61
 8002888:	08002e61 	.word	0x08002e61
 800288c:	08002e61 	.word	0x08002e61
 8002890:	08002e61 	.word	0x08002e61
 8002894:	08002e61 	.word	0x08002e61
 8002898:	08002e61 	.word	0x08002e61
 800289c:	08002e61 	.word	0x08002e61
 80028a0:	08002e61 	.word	0x08002e61
 80028a4:	08002e61 	.word	0x08002e61
 80028a8:	08002e61 	.word	0x08002e61
 80028ac:	08002e61 	.word	0x08002e61
 80028b0:	08002e61 	.word	0x08002e61
 80028b4:	08002e61 	.word	0x08002e61
 80028b8:	0800293d 	.word	0x0800293d
 80028bc:	08002e61 	.word	0x08002e61
 80028c0:	08002e61 	.word	0x08002e61
 80028c4:	08002e61 	.word	0x08002e61
 80028c8:	08002e61 	.word	0x08002e61
 80028cc:	08002e61 	.word	0x08002e61
 80028d0:	08002e61 	.word	0x08002e61
 80028d4:	08002e61 	.word	0x08002e61
 80028d8:	08002e61 	.word	0x08002e61
 80028dc:	08002e61 	.word	0x08002e61
 80028e0:	0800293d 	.word	0x0800293d
 80028e4:	08002c83 	.word	0x08002c83
 80028e8:	0800293d 	.word	0x0800293d
 80028ec:	08002c17 	.word	0x08002c17
 80028f0:	08002bcb 	.word	0x08002bcb
 80028f4:	08002c17 	.word	0x08002c17
 80028f8:	08002e61 	.word	0x08002e61
 80028fc:	0800293d 	.word	0x0800293d
 8002900:	08002e61 	.word	0x08002e61
 8002904:	08002e61 	.word	0x08002e61
 8002908:	08002e61 	.word	0x08002e61
 800290c:	08002e61 	.word	0x08002e61
 8002910:	08002e61 	.word	0x08002e61
 8002914:	0800293d 	.word	0x0800293d
 8002918:	08002dbb 	.word	0x08002dbb
 800291c:	08002e61 	.word	0x08002e61
 8002920:	08002e61 	.word	0x08002e61
 8002924:	08002cf7 	.word	0x08002cf7
 8002928:	08002e61 	.word	0x08002e61
 800292c:	0800293d 	.word	0x0800293d
 8002930:	08002e61 	.word	0x08002e61
 8002934:	08002e61 	.word	0x08002e61
 8002938:	0800293d 	.word	0x0800293d
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b78      	cmp	r3, #120	; 0x78
 8002942:	d003      	beq.n	800294c <_vsnprintf+0x414>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b58      	cmp	r3, #88	; 0x58
 800294a:	d102      	bne.n	8002952 <_vsnprintf+0x41a>
          base = 16U;
 800294c:	2310      	movs	r3, #16
 800294e:	643b      	str	r3, [r7, #64]	; 0x40
 8002950:	e013      	b.n	800297a <_vsnprintf+0x442>
        }
        else if (*format == 'o') {
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	2b6f      	cmp	r3, #111	; 0x6f
 8002958:	d102      	bne.n	8002960 <_vsnprintf+0x428>
          base =  8U;
 800295a:	2308      	movs	r3, #8
 800295c:	643b      	str	r3, [r7, #64]	; 0x40
 800295e:	e00c      	b.n	800297a <_vsnprintf+0x442>
        }
        else if (*format == 'b') {
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b62      	cmp	r3, #98	; 0x62
 8002966:	d102      	bne.n	800296e <_vsnprintf+0x436>
          base =  2U;
 8002968:	2302      	movs	r3, #2
 800296a:	643b      	str	r3, [r7, #64]	; 0x40
 800296c:	e005      	b.n	800297a <_vsnprintf+0x442>
        }
        else {
          base = 10U;
 800296e:	230a      	movs	r3, #10
 8002970:	643b      	str	r3, [r7, #64]	; 0x40
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8002972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002974:	f023 0310 	bic.w	r3, r3, #16
 8002978:	657b      	str	r3, [r7, #84]	; 0x54
        }
        // uppercase
        if (*format == 'X') {
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b58      	cmp	r3, #88	; 0x58
 8002980:	d103      	bne.n	800298a <_vsnprintf+0x452>
          flags |= FLAGS_UPPERCASE;
 8002982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002984:	f043 0320 	orr.w	r3, r3, #32
 8002988:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b69      	cmp	r3, #105	; 0x69
 8002990:	d007      	beq.n	80029a2 <_vsnprintf+0x46a>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b64      	cmp	r3, #100	; 0x64
 8002998:	d003      	beq.n	80029a2 <_vsnprintf+0x46a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 800299a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800299c:	f023 030c 	bic.w	r3, r3, #12
 80029a0:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 80029a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <_vsnprintf+0x47c>
          flags &= ~FLAGS_ZEROPAD;
 80029ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029ae:	f023 0301 	bic.w	r3, r3, #1
 80029b2:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b69      	cmp	r3, #105	; 0x69
 80029ba:	d004      	beq.n	80029c6 <_vsnprintf+0x48e>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b64      	cmp	r3, #100	; 0x64
 80029c2:	f040 808e 	bne.w	8002ae2 <_vsnprintf+0x5aa>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 80029c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d02f      	beq.n	8002a30 <_vsnprintf+0x4f8>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 80029d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029d2:	3307      	adds	r3, #7
 80029d4:	f023 0307 	bic.w	r3, r3, #7
 80029d8:	f103 0208 	add.w	r2, r3, #8
 80029dc:	66ba      	str	r2, [r7, #104]	; 0x68
 80029de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80029e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80029ea:	2a00      	cmp	r2, #0
 80029ec:	f173 0100 	sbcs.w	r1, r3, #0
 80029f0:	da02      	bge.n	80029f8 <_vsnprintf+0x4c0>
 80029f2:	4252      	negs	r2, r2
 80029f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80029f8:	4610      	mov	r0, r2
 80029fa:	4619      	mov	r1, r3
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	0fdb      	lsrs	r3, r3, #31
 8002a00:	b2dc      	uxtb	r4, r3
 8002a02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a04:	461a      	mov	r2, r3
 8002a06:	f04f 0300 	mov.w	r3, #0
 8002a0a:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8002a0c:	9508      	str	r5, [sp, #32]
 8002a0e:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8002a10:	9507      	str	r5, [sp, #28]
 8002a12:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 8002a14:	9506      	str	r5, [sp, #24]
 8002a16:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a1a:	9402      	str	r4, [sp, #8]
 8002a1c:	e9cd 0100 	strd	r0, r1, [sp]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a24:	68b9      	ldr	r1, [r7, #8]
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f7ff f827 	bl	8001a7a <_ntoa_long_long>
 8002a2c:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8002a2e:	e0c8      	b.n	8002bc2 <_vsnprintf+0x68a>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8002a30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01e      	beq.n	8002a78 <_vsnprintf+0x540>
            const long value = va_arg(va, long);
 8002a3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a3c:	1d1a      	adds	r2, r3, #4
 8002a3e:	66ba      	str	r2, [r7, #104]	; 0x68
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	61fb      	str	r3, [r7, #28]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	bfb8      	it	lt
 8002a4a:	425b      	neglt	r3, r3
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	0fdb      	lsrs	r3, r3, #31
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a56:	9205      	str	r2, [sp, #20]
 8002a58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002a5a:	9204      	str	r2, [sp, #16]
 8002a5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a5e:	9203      	str	r2, [sp, #12]
 8002a60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a62:	9202      	str	r2, [sp, #8]
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	9100      	str	r1, [sp, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a6c:	68b9      	ldr	r1, [r7, #8]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7fe ff9c 	bl	80019ac <_ntoa_long>
 8002a74:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8002a76:	e0a4      	b.n	8002bc2 <_vsnprintf+0x68a>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8002a78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <_vsnprintf+0x556>
 8002a82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a84:	1d1a      	adds	r2, r3, #4
 8002a86:	66ba      	str	r2, [r7, #104]	; 0x68
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	e00e      	b.n	8002aac <_vsnprintf+0x574>
 8002a8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <_vsnprintf+0x56c>
 8002a98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a9a:	1d1a      	adds	r2, r3, #4
 8002a9c:	66ba      	str	r2, [r7, #104]	; 0x68
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	b21b      	sxth	r3, r3
 8002aa2:	e003      	b.n	8002aac <_vsnprintf+0x574>
 8002aa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aa6:	1d1a      	adds	r2, r3, #4
 8002aa8:	66ba      	str	r2, [r7, #104]	; 0x68
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	623b      	str	r3, [r7, #32]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	bfb8      	it	lt
 8002ab4:	425b      	neglt	r3, r3
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	6a3b      	ldr	r3, [r7, #32]
 8002aba:	0fdb      	lsrs	r3, r3, #31
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002ac0:	9205      	str	r2, [sp, #20]
 8002ac2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002ac4:	9204      	str	r2, [sp, #16]
 8002ac6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ac8:	9203      	str	r2, [sp, #12]
 8002aca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002acc:	9202      	str	r2, [sp, #8]
 8002ace:	9301      	str	r3, [sp, #4]
 8002ad0:	9100      	str	r1, [sp, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ad6:	68b9      	ldr	r1, [r7, #8]
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f7fe ff67 	bl	80019ac <_ntoa_long>
 8002ade:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8002ae0:	e06f      	b.n	8002bc2 <_vsnprintf+0x68a>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8002ae2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ae4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d020      	beq.n	8002b2e <_vsnprintf+0x5f6>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8002aec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aee:	3307      	adds	r3, #7
 8002af0:	f023 0307 	bic.w	r3, r3, #7
 8002af4:	f103 0208 	add.w	r2, r3, #8
 8002af8:	66ba      	str	r2, [r7, #104]	; 0x68
 8002afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b00:	4608      	mov	r0, r1
 8002b02:	f04f 0100 	mov.w	r1, #0
 8002b06:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8002b08:	9408      	str	r4, [sp, #32]
 8002b0a:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8002b0c:	9407      	str	r4, [sp, #28]
 8002b0e:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 8002b10:	9406      	str	r4, [sp, #24]
 8002b12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002b16:	2100      	movs	r1, #0
 8002b18:	9102      	str	r1, [sp, #8]
 8002b1a:	e9cd 2300 	strd	r2, r3, [sp]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b22:	68b9      	ldr	r1, [r7, #8]
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f7fe ffa8 	bl	8001a7a <_ntoa_long_long>
 8002b2a:	6478      	str	r0, [r7, #68]	; 0x44
 8002b2c:	e049      	b.n	8002bc2 <_vsnprintf+0x68a>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8002b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d016      	beq.n	8002b66 <_vsnprintf+0x62e>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8002b38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b3a:	1d1a      	adds	r2, r3, #4
 8002b3c:	66ba      	str	r2, [r7, #104]	; 0x68
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b42:	9205      	str	r2, [sp, #20]
 8002b44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002b46:	9204      	str	r2, [sp, #16]
 8002b48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b4a:	9203      	str	r2, [sp, #12]
 8002b4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b4e:	9202      	str	r2, [sp, #8]
 8002b50:	2200      	movs	r2, #0
 8002b52:	9201      	str	r2, [sp, #4]
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b5a:	68b9      	ldr	r1, [r7, #8]
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f7fe ff25 	bl	80019ac <_ntoa_long>
 8002b62:	6478      	str	r0, [r7, #68]	; 0x44
 8002b64:	e02d      	b.n	8002bc2 <_vsnprintf+0x68a>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8002b66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d005      	beq.n	8002b7c <_vsnprintf+0x644>
 8002b70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b72:	1d1a      	adds	r2, r3, #4
 8002b74:	66ba      	str	r2, [r7, #104]	; 0x68
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	e00e      	b.n	8002b9a <_vsnprintf+0x662>
 8002b7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d005      	beq.n	8002b92 <_vsnprintf+0x65a>
 8002b86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b88:	1d1a      	adds	r2, r3, #4
 8002b8a:	66ba      	str	r2, [r7, #104]	; 0x68
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	e003      	b.n	8002b9a <_vsnprintf+0x662>
 8002b92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b94:	1d1a      	adds	r2, r3, #4
 8002b96:	66ba      	str	r2, [r7, #104]	; 0x68
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8002b9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b9e:	9305      	str	r3, [sp, #20]
 8002ba0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ba2:	9304      	str	r3, [sp, #16]
 8002ba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ba6:	9303      	str	r3, [sp, #12]
 8002ba8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002baa:	9302      	str	r3, [sp, #8]
 8002bac:	2300      	movs	r3, #0
 8002bae:	9301      	str	r3, [sp, #4]
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7fe fef6 	bl	80019ac <_ntoa_long>
 8002bc0:	6478      	str	r0, [r7, #68]	; 0x44
          }
        }
        format++;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	603b      	str	r3, [r7, #0]
        break;
 8002bc8:	e157      	b.n	8002e7a <_vsnprintf+0x942>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	2b46      	cmp	r3, #70	; 0x46
 8002bd0:	d103      	bne.n	8002bda <_vsnprintf+0x6a2>
 8002bd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bd4:	f043 0320 	orr.w	r3, r3, #32
 8002bd8:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8002bda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bdc:	3307      	adds	r3, #7
 8002bde:	f023 0307 	bic.w	r3, r3, #7
 8002be2:	f103 0208 	add.w	r2, r3, #8
 8002be6:	66ba      	str	r2, [r7, #104]	; 0x68
 8002be8:	ed93 7b00 	vldr	d7, [r3]
 8002bec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bee:	9302      	str	r3, [sp, #8]
 8002bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bf2:	9301      	str	r3, [sp, #4]
 8002bf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	eeb0 0a47 	vmov.f32	s0, s14
 8002bfc:	eef0 0a67 	vmov.f32	s1, s15
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c04:	68b9      	ldr	r1, [r7, #8]
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f7fe ffa6 	bl	8001b58 <_ftoa>
 8002c0c:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	603b      	str	r3, [r7, #0]
        break;
 8002c14:	e131      	b.n	8002e7a <_vsnprintf+0x942>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b67      	cmp	r3, #103	; 0x67
 8002c1c:	d003      	beq.n	8002c26 <_vsnprintf+0x6ee>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2b47      	cmp	r3, #71	; 0x47
 8002c24:	d103      	bne.n	8002c2e <_vsnprintf+0x6f6>
 8002c26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c2c:	657b      	str	r3, [r7, #84]	; 0x54
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b45      	cmp	r3, #69	; 0x45
 8002c34:	d003      	beq.n	8002c3e <_vsnprintf+0x706>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b47      	cmp	r3, #71	; 0x47
 8002c3c:	d103      	bne.n	8002c46 <_vsnprintf+0x70e>
 8002c3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c40:	f043 0320 	orr.w	r3, r3, #32
 8002c44:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8002c46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c48:	3307      	adds	r3, #7
 8002c4a:	f023 0307 	bic.w	r3, r3, #7
 8002c4e:	f103 0208 	add.w	r2, r3, #8
 8002c52:	66ba      	str	r2, [r7, #104]	; 0x68
 8002c54:	ed93 7b00 	vldr	d7, [r3]
 8002c58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c5a:	9302      	str	r3, [sp, #8]
 8002c5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	eeb0 0a47 	vmov.f32	s0, s14
 8002c68:	eef0 0a67 	vmov.f32	s1, s15
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f7ff f9d0 	bl	8002018 <_etoa>
 8002c78:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	603b      	str	r3, [r7, #0]
        break;
 8002c80:	e0fb      	b.n	8002e7a <_vsnprintf+0x942>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8002c82:	2301      	movs	r3, #1
 8002c84:	63fb      	str	r3, [r7, #60]	; 0x3c
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8002c86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10e      	bne.n	8002cae <_vsnprintf+0x776>
          while (l++ < width) {
 8002c90:	e007      	b.n	8002ca2 <_vsnprintf+0x76a>
            out(' ', buffer, idx++, maxlen);
 8002c92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c94:	1c53      	adds	r3, r2, #1
 8002c96:	647b      	str	r3, [r7, #68]	; 0x44
 8002c98:	68fc      	ldr	r4, [r7, #12]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	68b9      	ldr	r1, [r7, #8]
 8002c9e:	2020      	movs	r0, #32
 8002ca0:	47a0      	blx	r4
          while (l++ < width) {
 8002ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ca4:	1c5a      	adds	r2, r3, #1
 8002ca6:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002ca8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d8f1      	bhi.n	8002c92 <_vsnprintf+0x75a>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8002cae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002cb0:	1d1a      	adds	r2, r3, #4
 8002cb2:	66ba      	str	r2, [r7, #104]	; 0x68
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	b2d8      	uxtb	r0, r3
 8002cb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cba:	1c53      	adds	r3, r2, #1
 8002cbc:	647b      	str	r3, [r7, #68]	; 0x44
 8002cbe:	68fc      	ldr	r4, [r7, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68b9      	ldr	r1, [r7, #8]
 8002cc4:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8002cc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00e      	beq.n	8002cee <_vsnprintf+0x7b6>
          while (l++ < width) {
 8002cd0:	e007      	b.n	8002ce2 <_vsnprintf+0x7aa>
            out(' ', buffer, idx++, maxlen);
 8002cd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cd4:	1c53      	adds	r3, r2, #1
 8002cd6:	647b      	str	r3, [r7, #68]	; 0x44
 8002cd8:	68fc      	ldr	r4, [r7, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68b9      	ldr	r1, [r7, #8]
 8002cde:	2020      	movs	r0, #32
 8002ce0:	47a0      	blx	r4
          while (l++ < width) {
 8002ce2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002ce8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d8f1      	bhi.n	8002cd2 <_vsnprintf+0x79a>
          }
        }
        format++;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	603b      	str	r3, [r7, #0]
        break;
 8002cf4:	e0c1      	b.n	8002e7a <_vsnprintf+0x942>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8002cf6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002cf8:	1d1a      	adds	r2, r3, #4
 8002cfa:	66ba      	str	r2, [r7, #104]	; 0x68
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	63bb      	str	r3, [r7, #56]	; 0x38
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8002d00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <_vsnprintf+0x7d2>
 8002d06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d08:	e001      	b.n	8002d0e <_vsnprintf+0x7d6>
 8002d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d0e:	4619      	mov	r1, r3
 8002d10:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002d12:	f7fe fcc7 	bl	80016a4 <_strnlen_s>
 8002d16:	6378      	str	r0, [r7, #52]	; 0x34
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8002d18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <_vsnprintf+0x7f6>
          l = (l < precision ? l : precision);
 8002d22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d26:	4293      	cmp	r3, r2
 8002d28:	bf28      	it	cs
 8002d2a:	4613      	movcs	r3, r2
 8002d2c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        if (!(flags & FLAGS_LEFT)) {
 8002d2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d11a      	bne.n	8002d6e <_vsnprintf+0x836>
          while (l++ < width) {
 8002d38:	e007      	b.n	8002d4a <_vsnprintf+0x812>
            out(' ', buffer, idx++, maxlen);
 8002d3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d3c:	1c53      	adds	r3, r2, #1
 8002d3e:	647b      	str	r3, [r7, #68]	; 0x44
 8002d40:	68fc      	ldr	r4, [r7, #12]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	2020      	movs	r0, #32
 8002d48:	47a0      	blx	r4
          while (l++ < width) {
 8002d4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	637a      	str	r2, [r7, #52]	; 0x34
 8002d50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d8f1      	bhi.n	8002d3a <_vsnprintf+0x802>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002d56:	e00a      	b.n	8002d6e <_vsnprintf+0x836>
          out(*(p++), buffer, idx++, maxlen);
 8002d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d5a:	1c5a      	adds	r2, r3, #1
 8002d5c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002d5e:	7818      	ldrb	r0, [r3, #0]
 8002d60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d62:	1c53      	adds	r3, r2, #1
 8002d64:	647b      	str	r3, [r7, #68]	; 0x44
 8002d66:	68fc      	ldr	r4, [r7, #12]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68b9      	ldr	r1, [r7, #8]
 8002d6c:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d009      	beq.n	8002d8a <_vsnprintf+0x852>
 8002d76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0eb      	beq.n	8002d58 <_vsnprintf+0x820>
 8002d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d82:	1e5a      	subs	r2, r3, #1
 8002d84:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1e6      	bne.n	8002d58 <_vsnprintf+0x820>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8002d8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00e      	beq.n	8002db2 <_vsnprintf+0x87a>
          while (l++ < width) {
 8002d94:	e007      	b.n	8002da6 <_vsnprintf+0x86e>
            out(' ', buffer, idx++, maxlen);
 8002d96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d98:	1c53      	adds	r3, r2, #1
 8002d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8002d9c:	68fc      	ldr	r4, [r7, #12]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	2020      	movs	r0, #32
 8002da4:	47a0      	blx	r4
          while (l++ < width) {
 8002da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002da8:	1c5a      	adds	r2, r3, #1
 8002daa:	637a      	str	r2, [r7, #52]	; 0x34
 8002dac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d8f1      	bhi.n	8002d96 <_vsnprintf+0x85e>
          }
        }
        format++;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	3301      	adds	r3, #1
 8002db6:	603b      	str	r3, [r7, #0]
        break;
 8002db8:	e05f      	b.n	8002e7a <_vsnprintf+0x942>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8002dba:	2308      	movs	r3, #8
 8002dbc:	653b      	str	r3, [r7, #80]	; 0x50
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8002dbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dc0:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8002dc4:	657b      	str	r3, [r7, #84]	; 0x54
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        if (is_ll) {
 8002dcc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d01e      	beq.n	8002e12 <_vsnprintf+0x8da>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8002dd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002dd6:	1d1a      	adds	r2, r3, #4
 8002dd8:	66ba      	str	r2, [r7, #104]	; 0x68
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002de4:	9108      	str	r1, [sp, #32]
 8002de6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002de8:	9107      	str	r1, [sp, #28]
 8002dea:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002dec:	9106      	str	r1, [sp, #24]
 8002dee:	f04f 0010 	mov.w	r0, #16
 8002df2:	f04f 0100 	mov.w	r1, #0
 8002df6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	9102      	str	r1, [sp, #8]
 8002dfe:	e9cd 2300 	strd	r2, r3, [sp]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e06:	68b9      	ldr	r1, [r7, #8]
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f7fe fe36 	bl	8001a7a <_ntoa_long_long>
 8002e0e:	6478      	str	r0, [r7, #68]	; 0x44
 8002e10:	e016      	b.n	8002e40 <_vsnprintf+0x908>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8002e12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e14:	1d1a      	adds	r2, r3, #4
 8002e16:	66ba      	str	r2, [r7, #104]	; 0x68
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e1e:	9305      	str	r3, [sp, #20]
 8002e20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e22:	9304      	str	r3, [sp, #16]
 8002e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e26:	9303      	str	r3, [sp, #12]
 8002e28:	2310      	movs	r3, #16
 8002e2a:	9302      	str	r3, [sp, #8]
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	9301      	str	r3, [sp, #4]
 8002e30:	9200      	str	r2, [sp, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e36:	68b9      	ldr	r1, [r7, #8]
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f7fe fdb7 	bl	80019ac <_ntoa_long>
 8002e3e:	6478      	str	r0, [r7, #68]	; 0x44
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	3301      	adds	r3, #1
 8002e44:	603b      	str	r3, [r7, #0]
        break;
 8002e46:	e018      	b.n	8002e7a <_vsnprintf+0x942>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8002e48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e4a:	1c53      	adds	r3, r2, #1
 8002e4c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e4e:	68fc      	ldr	r4, [r7, #12]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68b9      	ldr	r1, [r7, #8]
 8002e54:	2025      	movs	r0, #37	; 0x25
 8002e56:	47a0      	blx	r4
        format++;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	603b      	str	r3, [r7, #0]
        break;
 8002e5e:	e00c      	b.n	8002e7a <_vsnprintf+0x942>

      default :
        out(*format, buffer, idx++, maxlen);
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	7818      	ldrb	r0, [r3, #0]
 8002e64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e66:	1c53      	adds	r3, r2, #1
 8002e68:	647b      	str	r3, [r7, #68]	; 0x44
 8002e6a:	68fc      	ldr	r4, [r7, #12]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	47a0      	blx	r4
        format++;
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	3301      	adds	r3, #1
 8002e76:	603b      	str	r3, [r7, #0]
        break;
 8002e78:	bf00      	nop
  while (*format)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f47f ab6b 	bne.w	800255a <_vsnprintf+0x22>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8002e84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d302      	bcc.n	8002e92 <_vsnprintf+0x95a>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	1e5a      	subs	r2, r3, #1
 8002e90:	e000      	b.n	8002e94 <_vsnprintf+0x95c>
 8002e92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e94:	68fc      	ldr	r4, [r7, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68b9      	ldr	r1, [r7, #8]
 8002e9a:	2000      	movs	r0, #0
 8002e9c:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8002e9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3758      	adds	r7, #88	; 0x58
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bdb0      	pop	{r4, r5, r7, pc}

08002ea8 <snprintf_>:
  return ret;
}


int snprintf_(char* buffer, size_t count, const char* format, ...)
{
 8002ea8:	b40c      	push	{r2, r3}
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af02      	add	r7, sp, #8
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	6039      	str	r1, [r7, #0]
  va_list va;
  va_start(va, format);
 8002eb4:	f107 031c 	add.w	r3, r7, #28
 8002eb8:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4805      	ldr	r0, [pc, #20]	; (8002edc <snprintf_+0x34>)
 8002ec6:	f7ff fb37 	bl	8002538 <_vsnprintf>
 8002eca:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002ed8:	b002      	add	sp, #8
 8002eda:	4770      	bx	lr
 8002edc:	0800165b 	.word	0x0800165b

08002ee0 <SSD1309_init>:
 *
 * on return:		-
------------------------------------------------------------------------------------*/

 void SSD1309_init(void)
 {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
    Reset_ssd1309();
 8002ee4:	f000 f854 	bl	8002f90 <Reset_ssd1309>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);  // CS = 0
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2120      	movs	r1, #32
 8002eec:	481f      	ldr	r0, [pc, #124]	; (8002f6c <SSD1309_init+0x8c>)
 8002eee:	f001 fb29 	bl	8004544 <HAL_GPIO_WritePin>
	SendCommand(0xAE);	// display off
 8002ef2:	20ae      	movs	r0, #174	; 0xae
 8002ef4:	f000 f862 	bl	8002fbc <SendCommand>
	//SSD1309_ClearScreen();
	SSD1309_Clear();
 8002ef8:	f000 fa0a 	bl	8003310 <SSD1309_Clear>

	SendCommand(0xB0);
 8002efc:	20b0      	movs	r0, #176	; 0xb0
 8002efe:	f000 f85d 	bl	8002fbc <SendCommand>
	SendCommand(0x81);
 8002f02:	2081      	movs	r0, #129	; 0x81
 8002f04:	f000 f85a 	bl	8002fbc <SendCommand>
	SendCommand(0xC8);			//  ;
 8002f08:	20c8      	movs	r0, #200	; 0xc8
 8002f0a:	f000 f857 	bl	8002fbc <SendCommand>
	//////////////////
	SendCommand(0xC8);		//Remapped (C0h / C8h)
 8002f0e:	20c8      	movs	r0, #200	; 0xc8
 8002f10:	f000 f854 	bl	8002fbc <SendCommand>
	SendCommand(0x00); //---set low column address
 8002f14:	2000      	movs	r0, #0
 8002f16:	f000 f851 	bl	8002fbc <SendCommand>
	SendCommand(0x10); //---set high column address
 8002f1a:	2010      	movs	r0, #16
 8002f1c:	f000 f84e 	bl	8002fbc <SendCommand>
	/////////////////
	SendCommand(0xAF);
 8002f20:	20af      	movs	r0, #175	; 0xaf
 8002f22:	f000 f84b 	bl	8002fbc <SendCommand>
	//HAL_Delay(100);

	SendCommand(0x20);
 8002f26:	2020      	movs	r0, #32
 8002f28:	f000 f848 	bl	8002fbc <SendCommand>
	SendCommand(0x00);			//  Horizontal Addressing Mode;
 8002f2c:	2000      	movs	r0, #0
 8002f2e:	f000 f845 	bl	8002fbc <SendCommand>
	SendCommand(0x21);			//    -  0  127 ;
 8002f32:	2021      	movs	r0, #33	; 0x21
 8002f34:	f000 f842 	bl	8002fbc <SendCommand>
	SendCommand(0x00);
 8002f38:	2000      	movs	r0, #0
 8002f3a:	f000 f83f 	bl	8002fbc <SendCommand>
	SendCommand(0x7F);
 8002f3e:	207f      	movs	r0, #127	; 0x7f
 8002f40:	f000 f83c 	bl	8002fbc <SendCommand>
	SendCommand(0x22);			//    -     ;
 8002f44:	2022      	movs	r0, #34	; 0x22
 8002f46:	f000 f839 	bl	8002fbc <SendCommand>
	SendCommand(0x00);
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	f000 f836 	bl	8002fbc <SendCommand>
	SendCommand(0x07);
 8002f50:	2007      	movs	r0, #7
 8002f52:	f000 f833 	bl	8002fbc <SendCommand>

	SendCommand(0xA1);
 8002f56:	20a1      	movs	r0, #161	; 0xa1
 8002f58:	f000 f830 	bl	8002fbc <SendCommand>

	// Set default values for screen object

	SSD1309.CurrentX = 0;
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <SSD1309_init+0x90>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	801a      	strh	r2, [r3, #0]
	SSD1309.CurrentY = 0;
 8002f62:	4b03      	ldr	r3, [pc, #12]	; (8002f70 <SSD1309_init+0x90>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	805a      	strh	r2, [r3, #2]
 }
 8002f68:	bf00      	nop
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40020400 	.word	0x40020400
 8002f70:	20000870 	.word	0x20000870

08002f74 <LL_GPIO_WriteOutputPort>:
    * @param  GPIOx GPIO Port
    * @param  PortValue Level value for each pin of the port
    * @retval None
    */
   void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
  {
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
    WRITE_REG(GPIOx->ODR, PortValue);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	615a      	str	r2, [r3, #20]
  }
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <Reset_ssd1309>:
 * parameters:		-
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
 void Reset_ssd1309(void)
 {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
 	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8002f94:	2201      	movs	r2, #1
 8002f96:	2180      	movs	r1, #128	; 0x80
 8002f98:	4807      	ldr	r0, [pc, #28]	; (8002fb8 <Reset_ssd1309+0x28>)
 8002f9a:	f001 fad3 	bl	8004544 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	2180      	movs	r1, #128	; 0x80
 8002fa2:	4805      	ldr	r0, [pc, #20]	; (8002fb8 <Reset_ssd1309+0x28>)
 8002fa4:	f001 face 	bl	8004544 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8002fa8:	2201      	movs	r2, #1
 8002faa:	2180      	movs	r1, #128	; 0x80
 8002fac:	4802      	ldr	r0, [pc, #8]	; (8002fb8 <Reset_ssd1309+0x28>)
 8002fae:	f001 fac9 	bl	8004544 <HAL_GPIO_WritePin>
 }
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40020400 	.word	0x40020400

08002fbc <SendCommand>:
  * parameters:		-uint8_t Command
  *
  * on return:		-
  ------------------------------------------------------------------------------------*/
 void SendCommand(uint8_t Command)
 {
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D_C_GPIO_Port, D_C_Pin, GPIO_PIN_RESET);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2140      	movs	r1, #64	; 0x40
 8002fca:	480b      	ldr	r0, [pc, #44]	; (8002ff8 <SendCommand+0x3c>)
 8002fcc:	f001 faba 	bl	8004544 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_RESET);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2110      	movs	r1, #16
 8002fd4:	4808      	ldr	r0, [pc, #32]	; (8002ff8 <SendCommand+0x3c>)
 8002fd6:	f001 fab5 	bl	8004544 <HAL_GPIO_WritePin>
 	LL_GPIO_WriteOutputPort(GPIOD, Command);
 8002fda:	79fb      	ldrb	r3, [r7, #7]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4807      	ldr	r0, [pc, #28]	; (8002ffc <SendCommand+0x40>)
 8002fe0:	f7ff ffc8 	bl	8002f74 <LL_GPIO_WriteOutputPort>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	2110      	movs	r1, #16
 8002fe8:	4803      	ldr	r0, [pc, #12]	; (8002ff8 <SendCommand+0x3c>)
 8002fea:	f001 faab 	bl	8004544 <HAL_GPIO_WritePin>
 }
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	40020400 	.word	0x40020400
 8002ffc:	40020c00 	.word	0x40020c00

08003000 <SendData>:
   * parameters:	-uint8_t Data
   *
   * on return:		-
   ------------------------------------------------------------------------------------*/
 void SendData (uint8_t Data)
 {
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(D_C_GPIO_Port, D_C_Pin, GPIO_PIN_SET);
 800300a:	2201      	movs	r2, #1
 800300c:	2140      	movs	r1, #64	; 0x40
 800300e:	480b      	ldr	r0, [pc, #44]	; (800303c <SendData+0x3c>)
 8003010:	f001 fa98 	bl	8004544 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_RESET);
 8003014:	2200      	movs	r2, #0
 8003016:	2110      	movs	r1, #16
 8003018:	4808      	ldr	r0, [pc, #32]	; (800303c <SendData+0x3c>)
 800301a:	f001 fa93 	bl	8004544 <HAL_GPIO_WritePin>
 	LL_GPIO_WriteOutputPort(GPIOD, Data);
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	4619      	mov	r1, r3
 8003022:	4807      	ldr	r0, [pc, #28]	; (8003040 <SendData+0x40>)
 8003024:	f7ff ffa6 	bl	8002f74 <LL_GPIO_WriteOutputPort>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 8003028:	2201      	movs	r2, #1
 800302a:	2110      	movs	r1, #16
 800302c:	4803      	ldr	r0, [pc, #12]	; (800303c <SendData+0x3c>)
 800302e:	f001 fa89 	bl	8004544 <HAL_GPIO_WritePin>
 }
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40020400 	.word	0x40020400
 8003040:	40020c00 	.word	0x40020c00

08003044 <Output_String_Arial>:
 * parameters:		- const char *string
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
void Output_String_Arial(const char *string, fontSize PtType)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	70fb      	strb	r3, [r7, #3]
	while (*string != 0)
 8003050:	e009      	b.n	8003066 <Output_String_Arial+0x22>
	{
		if (*string < 0x100) // 256
		{
			Output_Char_Arial(*string, PtType);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	78fa      	ldrb	r2, [r7, #3]
 8003058:	4611      	mov	r1, r2
 800305a:	4618      	mov	r0, r3
 800305c:	f000 f80c 	bl	8003078 <Output_Char_Arial>
		}
		string++;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	3301      	adds	r3, #1
 8003064:	607b      	str	r3, [r7, #4]
	while (*string != 0)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f1      	bne.n	8003052 <Output_String_Arial+0xe>
	}
}
 800306e:	bf00      	nop
 8003070:	bf00      	nop
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <Output_Char_Arial>:
 * parameters:		- char out_char
 *
 * on return:			-
 ------------------------------------------------------------------------------------*/
void Output_Char_Arial(char out_char, fontSize PtType)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	460a      	mov	r2, r1
 8003082:	71fb      	strb	r3, [r7, #7]
 8003084:	4613      	mov	r3, r2
 8003086:	71bb      	strb	r3, [r7, #6]
	uint16_t begin_bitmap;
	uint8_t b, offset, height, width_bitmap;
	uint32_t a = 0;
 8003088:	2300      	movs	r3, #0
 800308a:	60fb      	str	r3, [r7, #12]
	uint8_t x0, y0;

	switch (PtType)
 800308c:	79bb      	ldrb	r3, [r7, #6]
 800308e:	3b08      	subs	r3, #8
 8003090:	2b06      	cmp	r3, #6
 8003092:	d859      	bhi.n	8003148 <Output_Char_Arial+0xd0>
 8003094:	a201      	add	r2, pc, #4	; (adr r2, 800309c <Output_Char_Arial+0x24>)
 8003096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800309a:	bf00      	nop
 800309c:	080030b9 	.word	0x080030b9
 80030a0:	08003149 	.word	0x08003149
 80030a4:	080030dd 	.word	0x080030dd
 80030a8:	08003149 	.word	0x08003149
 80030ac:	08003101 	.word	0x08003101
 80030b0:	08003149 	.word	0x08003149
 80030b4:	08003125 	.word	0x08003125
	{
	case pt8:
		begin_bitmap = Arial_8ptDescriptors[out_char - ' '][1];
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	3b20      	subs	r3, #32
 80030bc:	4a61      	ldr	r2, [pc, #388]	; (8003244 <Output_Char_Arial+0x1cc>)
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	885b      	ldrh	r3, [r3, #2]
 80030c4:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_8ptDescriptors[out_char - ' '][0];
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	3b20      	subs	r3, #32
 80030ca:	4a5e      	ldr	r2, [pc, #376]	; (8003244 <Output_Char_Arial+0x1cc>)
 80030cc:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80030d0:	74bb      	strb	r3, [r7, #18]
		height = 2;
 80030d2:	2302      	movs	r3, #2
 80030d4:	74fb      	strb	r3, [r7, #19]
		offset = 2;
 80030d6:	2302      	movs	r3, #2
 80030d8:	753b      	strb	r3, [r7, #20]
		break;
 80030da:	e035      	b.n	8003148 <Output_Char_Arial+0xd0>
	case pt10:
		begin_bitmap = Arial_10ptDescriptors[out_char - ' '][1];
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	3b20      	subs	r3, #32
 80030e0:	4a59      	ldr	r2, [pc, #356]	; (8003248 <Output_Char_Arial+0x1d0>)
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	885b      	ldrh	r3, [r3, #2]
 80030e8:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_10ptDescriptors[out_char - ' '][0];
 80030ea:	79fb      	ldrb	r3, [r7, #7]
 80030ec:	3b20      	subs	r3, #32
 80030ee:	4a56      	ldr	r2, [pc, #344]	; (8003248 <Output_Char_Arial+0x1d0>)
 80030f0:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80030f4:	74bb      	strb	r3, [r7, #18]
		height = 2;
 80030f6:	2302      	movs	r3, #2
 80030f8:	74fb      	strb	r3, [r7, #19]
		offset = 2;
 80030fa:	2302      	movs	r3, #2
 80030fc:	753b      	strb	r3, [r7, #20]
		break;
 80030fe:	e023      	b.n	8003148 <Output_Char_Arial+0xd0>
	case pt12:
		begin_bitmap = Arial_12ptDescriptors[out_char - ' '][1];
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	3b20      	subs	r3, #32
 8003104:	4a51      	ldr	r2, [pc, #324]	; (800324c <Output_Char_Arial+0x1d4>)
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	885b      	ldrh	r3, [r3, #2]
 800310c:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_12ptDescriptors[out_char - ' '][0];
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	3b20      	subs	r3, #32
 8003112:	4a4e      	ldr	r2, [pc, #312]	; (800324c <Output_Char_Arial+0x1d4>)
 8003114:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8003118:	74bb      	strb	r3, [r7, #18]
		height = 2;
 800311a:	2302      	movs	r3, #2
 800311c:	74fb      	strb	r3, [r7, #19]
		offset = 3;
 800311e:	2303      	movs	r3, #3
 8003120:	753b      	strb	r3, [r7, #20]
		break;
 8003122:	e011      	b.n	8003148 <Output_Char_Arial+0xd0>
	case pt14:
		begin_bitmap = Arial_14ptDescriptors[out_char - ' '][1];
 8003124:	79fb      	ldrb	r3, [r7, #7]
 8003126:	3b20      	subs	r3, #32
 8003128:	4a49      	ldr	r2, [pc, #292]	; (8003250 <Output_Char_Arial+0x1d8>)
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	885b      	ldrh	r3, [r3, #2]
 8003130:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_14ptDescriptors[out_char - ' '][0];
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	3b20      	subs	r3, #32
 8003136:	4a46      	ldr	r2, [pc, #280]	; (8003250 <Output_Char_Arial+0x1d8>)
 8003138:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800313c:	74bb      	strb	r3, [r7, #18]
		height = 3;
 800313e:	2303      	movs	r3, #3
 8003140:	74fb      	strb	r3, [r7, #19]
		offset = 3;
 8003142:	2303      	movs	r3, #3
 8003144:	753b      	strb	r3, [r7, #20]
		break;
 8003146:	bf00      	nop
		width_bitmap = Arial_16ptDescriptors[out_char - ' '][0];
		height = 3;
		break;*/
	}
	/* getting bytes horizontally */
	for (x0 = 1; x0 <= width_bitmap; x0++)
 8003148:	2301      	movs	r3, #1
 800314a:	72fb      	strb	r3, [r7, #11]
 800314c:	e068      	b.n	8003220 <Output_Char_Arial+0x1a8>
	{
		// writing vertical bytes into one
		for (uint8_t i = 0; i < height; i++)
 800314e:	2300      	movs	r3, #0
 8003150:	727b      	strb	r3, [r7, #9]
 8003152:	e035      	b.n	80031c0 <Output_Char_Arial+0x148>
		{
			if (PtType == 14)
 8003154:	79bb      	ldrb	r3, [r7, #6]
 8003156:	2b0e      	cmp	r3, #14
 8003158:	d106      	bne.n	8003168 <Output_Char_Arial+0xf0>
			{
				b = Arial_14ptBitmaps[begin_bitmap + i];
 800315a:	8afa      	ldrh	r2, [r7, #22]
 800315c:	7a7b      	ldrb	r3, [r7, #9]
 800315e:	4413      	add	r3, r2
 8003160:	4a3c      	ldr	r2, [pc, #240]	; (8003254 <Output_Char_Arial+0x1dc>)
 8003162:	5cd3      	ldrb	r3, [r2, r3]
 8003164:	757b      	strb	r3, [r7, #21]
 8003166:	e01c      	b.n	80031a2 <Output_Char_Arial+0x12a>
			}
			else if (PtType == 8)
 8003168:	79bb      	ldrb	r3, [r7, #6]
 800316a:	2b08      	cmp	r3, #8
 800316c:	d106      	bne.n	800317c <Output_Char_Arial+0x104>
			{
				b = Arial_8ptBitmaps[begin_bitmap + i];
 800316e:	8afa      	ldrh	r2, [r7, #22]
 8003170:	7a7b      	ldrb	r3, [r7, #9]
 8003172:	4413      	add	r3, r2
 8003174:	4a38      	ldr	r2, [pc, #224]	; (8003258 <Output_Char_Arial+0x1e0>)
 8003176:	5cd3      	ldrb	r3, [r2, r3]
 8003178:	757b      	strb	r3, [r7, #21]
 800317a:	e012      	b.n	80031a2 <Output_Char_Arial+0x12a>
			}
			else if (PtType == 10)
 800317c:	79bb      	ldrb	r3, [r7, #6]
 800317e:	2b0a      	cmp	r3, #10
 8003180:	d106      	bne.n	8003190 <Output_Char_Arial+0x118>
			{
				b = Arial_10ptBitmaps[begin_bitmap + i];
 8003182:	8afa      	ldrh	r2, [r7, #22]
 8003184:	7a7b      	ldrb	r3, [r7, #9]
 8003186:	4413      	add	r3, r2
 8003188:	4a34      	ldr	r2, [pc, #208]	; (800325c <Output_Char_Arial+0x1e4>)
 800318a:	5cd3      	ldrb	r3, [r2, r3]
 800318c:	757b      	strb	r3, [r7, #21]
 800318e:	e008      	b.n	80031a2 <Output_Char_Arial+0x12a>
			}
			else if (PtType == 12)
 8003190:	79bb      	ldrb	r3, [r7, #6]
 8003192:	2b0c      	cmp	r3, #12
 8003194:	d105      	bne.n	80031a2 <Output_Char_Arial+0x12a>
			{
				b = Arial_12ptBitmaps[begin_bitmap + i];
 8003196:	8afa      	ldrh	r2, [r7, #22]
 8003198:	7a7b      	ldrb	r3, [r7, #9]
 800319a:	4413      	add	r3, r2
 800319c:	4a30      	ldr	r2, [pc, #192]	; (8003260 <Output_Char_Arial+0x1e8>)
 800319e:	5cd3      	ldrb	r3, [r2, r3]
 80031a0:	757b      	strb	r3, [r7, #21]
			}
			/*else if (PtType == 16)
			{
				b = Arial_16ptBitmaps[begin_bitmap + i];
			}*/
			a |= b << (((height - 1) - i) * 8);
 80031a2:	7d7a      	ldrb	r2, [r7, #21]
 80031a4:	7cfb      	ldrb	r3, [r7, #19]
 80031a6:	1e59      	subs	r1, r3, #1
 80031a8:	7a7b      	ldrb	r3, [r7, #9]
 80031aa:	1acb      	subs	r3, r1, r3
 80031ac:	00db      	lsls	r3, r3, #3
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
		for (uint8_t i = 0; i < height; i++)
 80031ba:	7a7b      	ldrb	r3, [r7, #9]
 80031bc:	3301      	adds	r3, #1
 80031be:	727b      	strb	r3, [r7, #9]
 80031c0:	7a7a      	ldrb	r2, [r7, #9]
 80031c2:	7cfb      	ldrb	r3, [r7, #19]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d3c5      	bcc.n	8003154 <Output_Char_Arial+0xdc>
		}
		/* writing height byte pixels */
		for (y0 = 0; y0 < height * 8; y0++)
 80031c8:	2300      	movs	r3, #0
 80031ca:	72bb      	strb	r3, [r7, #10]
 80031cc:	e019      	b.n	8003202 <Output_Char_Arial+0x18a>
		{
			if ((a >> y0) & 1)
 80031ce:	7abb      	ldrb	r3, [r7, #10]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	fa22 f303 	lsr.w	r3, r2, r3
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00e      	beq.n	80031fc <Output_Char_Arial+0x184>
			{
				SetPixel(SSD1309.CurrentX + x0, SSD1309.CurrentY + y0);
 80031de:	4b21      	ldr	r3, [pc, #132]	; (8003264 <Output_Char_Arial+0x1ec>)
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	7afb      	ldrb	r3, [r7, #11]
 80031e6:	4413      	add	r3, r2
 80031e8:	b2d8      	uxtb	r0, r3
 80031ea:	4b1e      	ldr	r3, [pc, #120]	; (8003264 <Output_Char_Arial+0x1ec>)
 80031ec:	885b      	ldrh	r3, [r3, #2]
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	7abb      	ldrb	r3, [r7, #10]
 80031f2:	4413      	add	r3, r2
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	4619      	mov	r1, r3
 80031f8:	f000 f84c 	bl	8003294 <SetPixel>
		for (y0 = 0; y0 < height * 8; y0++)
 80031fc:	7abb      	ldrb	r3, [r7, #10]
 80031fe:	3301      	adds	r3, #1
 8003200:	72bb      	strb	r3, [r7, #10]
 8003202:	7aba      	ldrb	r2, [r7, #10]
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	429a      	cmp	r2, r3
 800320a:	dbe0      	blt.n	80031ce <Output_Char_Arial+0x156>
			}
		}
		a = 0;
 800320c:	2300      	movs	r3, #0
 800320e:	60fb      	str	r3, [r7, #12]
		/* begin next vertical bytes */
		begin_bitmap = begin_bitmap + offset;
 8003210:	7d3b      	ldrb	r3, [r7, #20]
 8003212:	b29a      	uxth	r2, r3
 8003214:	8afb      	ldrh	r3, [r7, #22]
 8003216:	4413      	add	r3, r2
 8003218:	82fb      	strh	r3, [r7, #22]
	for (x0 = 1; x0 <= width_bitmap; x0++)
 800321a:	7afb      	ldrb	r3, [r7, #11]
 800321c:	3301      	adds	r3, #1
 800321e:	72fb      	strb	r3, [r7, #11]
 8003220:	7afa      	ldrb	r2, [r7, #11]
 8003222:	7cbb      	ldrb	r3, [r7, #18]
 8003224:	429a      	cmp	r2, r3
 8003226:	d992      	bls.n	800314e <Output_Char_Arial+0xd6>
	}
	/* Increase pointer */
	SSD1309.CurrentX += width_bitmap + 2;
 8003228:	4b0e      	ldr	r3, [pc, #56]	; (8003264 <Output_Char_Arial+0x1ec>)
 800322a:	881a      	ldrh	r2, [r3, #0]
 800322c:	7cbb      	ldrb	r3, [r7, #18]
 800322e:	b29b      	uxth	r3, r3
 8003230:	4413      	add	r3, r2
 8003232:	b29b      	uxth	r3, r3
 8003234:	3302      	adds	r3, #2
 8003236:	b29a      	uxth	r2, r3
 8003238:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <Output_Char_Arial+0x1ec>)
 800323a:	801a      	strh	r2, [r3, #0]
}
 800323c:	bf00      	nop
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	0800ba44 	.word	0x0800ba44
 8003248:	0800c448 	.word	0x0800c448
 800324c:	0800d36c 	.word	0x0800d36c
 8003250:	0800e520 	.word	0x0800e520
 8003254:	0800d6f4 	.word	0x0800d6f4
 8003258:	0800b498 	.word	0x0800b498
 800325c:	0800bdcc 	.word	0x0800bdcc
 8003260:	0800c7d0 	.word	0x0800c7d0
 8003264:	20000870 	.word	0x20000870

08003268 <SSD1309_GotoXY>:
   * description:		- the starting coordinates are set
   * parameters:		-
   *
   * on return:			-
   ------------------------------------------------------------------------------------*/
  void SSD1309_GotoXY(uint16_t x, uint16_t y) {
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	460a      	mov	r2, r1
 8003272:	80fb      	strh	r3, [r7, #6]
 8003274:	4613      	mov	r3, r2
 8003276:	80bb      	strh	r3, [r7, #4]
  	/* Set write pointers */
  	SSD1309.CurrentX = x;
 8003278:	4a05      	ldr	r2, [pc, #20]	; (8003290 <SSD1309_GotoXY+0x28>)
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	8013      	strh	r3, [r2, #0]
  	SSD1309.CurrentY = y;
 800327e:	4a04      	ldr	r2, [pc, #16]	; (8003290 <SSD1309_GotoXY+0x28>)
 8003280:	88bb      	ldrh	r3, [r7, #4]
 8003282:	8053      	strh	r3, [r2, #2]
  }
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	20000870 	.word	0x20000870

08003294 <SetPixel>:
   * parameters:		-
   *
   * on return:			-
   ------------------------------------------------------------------------------------*/
  static void SetPixel(uint8_t x, uint8_t y)
  {
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	460a      	mov	r2, r1
 800329e:	71fb      	strb	r3, [r7, #7]
 80032a0:	4613      	mov	r3, r2
 80032a2:	71bb      	strb	r3, [r7, #6]
	  if(x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT)
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	db1d      	blt.n	80032e8 <SetPixel+0x54>
 80032ac:	79bb      	ldrb	r3, [r7, #6]
 80032ae:	2b3f      	cmp	r3, #63	; 0x3f
 80032b0:	d81a      	bhi.n	80032e8 <SetPixel+0x54>
	        {
	            // Don't write outside the buffer
	            return;
	        }
    pixelBuffer[x + (y / 8) * SSD1309_X_SIZE] |= (1 << (y % 8));
 80032b2:	79fa      	ldrb	r2, [r7, #7]
 80032b4:	79bb      	ldrb	r3, [r7, #6]
 80032b6:	08db      	lsrs	r3, r3, #3
 80032b8:	b2d8      	uxtb	r0, r3
 80032ba:	4603      	mov	r3, r0
 80032bc:	01db      	lsls	r3, r3, #7
 80032be:	4413      	add	r3, r2
 80032c0:	4a0c      	ldr	r2, [pc, #48]	; (80032f4 <SetPixel+0x60>)
 80032c2:	5cd3      	ldrb	r3, [r2, r3]
 80032c4:	b25a      	sxtb	r2, r3
 80032c6:	79bb      	ldrb	r3, [r7, #6]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	2101      	movs	r1, #1
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	b25b      	sxtb	r3, r3
 80032d4:	4313      	orrs	r3, r2
 80032d6:	b259      	sxtb	r1, r3
 80032d8:	79fa      	ldrb	r2, [r7, #7]
 80032da:	4603      	mov	r3, r0
 80032dc:	01db      	lsls	r3, r3, #7
 80032de:	4413      	add	r3, r2
 80032e0:	b2c9      	uxtb	r1, r1
 80032e2:	4a04      	ldr	r2, [pc, #16]	; (80032f4 <SetPixel+0x60>)
 80032e4:	54d1      	strb	r1, [r2, r3]
 80032e6:	e000      	b.n	80032ea <SetPixel+0x56>
	            return;
 80032e8:	bf00      	nop
  }
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	20000224 	.word	0x20000224

080032f8 <SSD1309_Fill>:
      pixelBuffer[i] = 0x00;
    }
    SSD1309_UpdateScreen();
  }

  void SSD1309_Fill(void) {
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
  	/* Set memory */
  	memset(pixelBuffer,  0x00, sizeof(pixelBuffer));
 80032fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003300:	2100      	movs	r1, #0
 8003302:	4802      	ldr	r0, [pc, #8]	; (800330c <SSD1309_Fill+0x14>)
 8003304:	f003 fc84 	bl	8006c10 <memset>
  }
 8003308:	bf00      	nop
 800330a:	bd80      	pop	{r7, pc}
 800330c:	20000224 	.word	0x20000224

08003310 <SSD1309_Clear>:

  void SSD1309_Clear (void)
  {
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
  	SSD1309_Fill();
 8003314:	f7ff fff0 	bl	80032f8 <SSD1309_Fill>
    //SSD1309_UpdateScreen_1();
  }
 8003318:	bf00      	nop
 800331a:	bd80      	pop	{r7, pc}

0800331c <SSD1309_UpdateScreen_1>:
		  SendData(pixelBuffer[i]);
	  }
  }

   void SSD1309_UpdateScreen_1(void)
    {
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
  	  for(uint8_t m = 0; m < 8; m++)
 8003322:	2300      	movs	r3, #0
 8003324:	71fb      	strb	r3, [r7, #7]
 8003326:	e025      	b.n	8003374 <SSD1309_UpdateScreen_1+0x58>
  	  {
  		  SendCommand(0xB0 + m);
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	3b50      	subs	r3, #80	; 0x50
 800332c:	b2db      	uxtb	r3, r3
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff fe44 	bl	8002fbc <SendCommand>
  		  SendCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003334:	2000      	movs	r0, #0
 8003336:	f7ff fe41 	bl	8002fbc <SendCommand>
  		  SendCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800333a:	2010      	movs	r0, #16
 800333c:	f7ff fe3e 	bl	8002fbc <SendCommand>
  		  uint16_t a = m*128;
 8003340:	79fb      	ldrb	r3, [r7, #7]
 8003342:	b29b      	uxth	r3, r3
 8003344:	01db      	lsls	r3, r3, #7
 8003346:	80bb      	strh	r3, [r7, #4]
  		  	 for(uint8_t i = 0; i < 128; i++)
 8003348:	2300      	movs	r3, #0
 800334a:	70fb      	strb	r3, [r7, #3]
 800334c:	e00b      	b.n	8003366 <SSD1309_UpdateScreen_1+0x4a>
  		  	 {
  		  		 a++;
 800334e:	88bb      	ldrh	r3, [r7, #4]
 8003350:	3301      	adds	r3, #1
 8003352:	80bb      	strh	r3, [r7, #4]
				//dt[i+1] = data[i];
  		  		SendData(pixelBuffer[a]);
 8003354:	88bb      	ldrh	r3, [r7, #4]
 8003356:	4a0b      	ldr	r2, [pc, #44]	; (8003384 <SSD1309_UpdateScreen_1+0x68>)
 8003358:	5cd3      	ldrb	r3, [r2, r3]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fe50 	bl	8003000 <SendData>
  		  	 for(uint8_t i = 0; i < 128; i++)
 8003360:	78fb      	ldrb	r3, [r7, #3]
 8003362:	3301      	adds	r3, #1
 8003364:	70fb      	strb	r3, [r7, #3]
 8003366:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800336a:	2b00      	cmp	r3, #0
 800336c:	daef      	bge.n	800334e <SSD1309_UpdateScreen_1+0x32>
  	  for(uint8_t m = 0; m < 8; m++)
 800336e:	79fb      	ldrb	r3, [r7, #7]
 8003370:	3301      	adds	r3, #1
 8003372:	71fb      	strb	r3, [r7, #7]
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	2b07      	cmp	r3, #7
 8003378:	d9d6      	bls.n	8003328 <SSD1309_UpdateScreen_1+0xc>
  		  	 }
  	  }
    }
 800337a:	bf00      	nop
 800337c:	bf00      	nop
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	20000224 	.word	0x20000224

08003388 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	607b      	str	r3, [r7, #4]
 8003392:	4b10      	ldr	r3, [pc, #64]	; (80033d4 <HAL_MspInit+0x4c>)
 8003394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003396:	4a0f      	ldr	r2, [pc, #60]	; (80033d4 <HAL_MspInit+0x4c>)
 8003398:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800339c:	6453      	str	r3, [r2, #68]	; 0x44
 800339e:	4b0d      	ldr	r3, [pc, #52]	; (80033d4 <HAL_MspInit+0x4c>)
 80033a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033a6:	607b      	str	r3, [r7, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	603b      	str	r3, [r7, #0]
 80033ae:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <HAL_MspInit+0x4c>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	4a08      	ldr	r2, [pc, #32]	; (80033d4 <HAL_MspInit+0x4c>)
 80033b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b8:	6413      	str	r3, [r2, #64]	; 0x40
 80033ba:	4b06      	ldr	r3, [pc, #24]	; (80033d4 <HAL_MspInit+0x4c>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c2:	603b      	str	r3, [r7, #0]
 80033c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033c6:	bf00      	nop
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	40023800 	.word	0x40023800

080033d8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033e0:	f107 0308 	add.w	r3, r7, #8
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	605a      	str	r2, [r3, #4]
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a0c      	ldr	r2, [pc, #48]	; (8003424 <HAL_RTC_MspInit+0x4c>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d111      	bne.n	800341c <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80033f8:	2302      	movs	r3, #2
 80033fa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80033fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003400:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003402:	f107 0308 	add.w	r3, r7, #8
 8003406:	4618      	mov	r0, r3
 8003408:	f001 fd42 	bl	8004e90 <HAL_RCCEx_PeriphCLKConfig>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003412:	f7fe f91d 	bl	8001650 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003416:	4b04      	ldr	r3, [pc, #16]	; (8003428 <HAL_RTC_MspInit+0x50>)
 8003418:	2201      	movs	r2, #1
 800341a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800341c:	bf00      	nop
 800341e:	3718      	adds	r7, #24
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40002800 	.word	0x40002800
 8003428:	42470e3c 	.word	0x42470e3c

0800342c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08a      	sub	sp, #40	; 0x28
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003434:	f107 0314 	add.w	r3, r7, #20
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	609a      	str	r2, [r3, #8]
 8003440:	60da      	str	r2, [r3, #12]
 8003442:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a47      	ldr	r2, [pc, #284]	; (8003568 <HAL_SPI_MspInit+0x13c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	f040 8088 	bne.w	8003560 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003450:	2300      	movs	r3, #0
 8003452:	613b      	str	r3, [r7, #16]
 8003454:	4b45      	ldr	r3, [pc, #276]	; (800356c <HAL_SPI_MspInit+0x140>)
 8003456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003458:	4a44      	ldr	r2, [pc, #272]	; (800356c <HAL_SPI_MspInit+0x140>)
 800345a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800345e:	6453      	str	r3, [r2, #68]	; 0x44
 8003460:	4b42      	ldr	r3, [pc, #264]	; (800356c <HAL_SPI_MspInit+0x140>)
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	4b3e      	ldr	r3, [pc, #248]	; (800356c <HAL_SPI_MspInit+0x140>)
 8003472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003474:	4a3d      	ldr	r2, [pc, #244]	; (800356c <HAL_SPI_MspInit+0x140>)
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	6313      	str	r3, [r2, #48]	; 0x30
 800347c:	4b3b      	ldr	r3, [pc, #236]	; (800356c <HAL_SPI_MspInit+0x140>)
 800347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003488:	23e0      	movs	r3, #224	; 0xe0
 800348a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348c:	2302      	movs	r3, #2
 800348e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003494:	2303      	movs	r3, #3
 8003496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003498:	2305      	movs	r3, #5
 800349a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	4619      	mov	r1, r3
 80034a2:	4833      	ldr	r0, [pc, #204]	; (8003570 <HAL_SPI_MspInit+0x144>)
 80034a4:	f000 feb2 	bl	800420c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80034a8:	4b32      	ldr	r3, [pc, #200]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034aa:	4a33      	ldr	r2, [pc, #204]	; (8003578 <HAL_SPI_MspInit+0x14c>)
 80034ac:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80034ae:	4b31      	ldr	r3, [pc, #196]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034b0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80034b4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034b6:	4b2f      	ldr	r3, [pc, #188]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034b8:	2240      	movs	r2, #64	; 0x40
 80034ba:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034bc:	4b2d      	ldr	r3, [pc, #180]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034be:	2200      	movs	r2, #0
 80034c0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034c2:	4b2c      	ldr	r3, [pc, #176]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034c8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034ca:	4b2a      	ldr	r3, [pc, #168]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034d0:	4b28      	ldr	r3, [pc, #160]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80034d6:	4b27      	ldr	r3, [pc, #156]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034d8:	2200      	movs	r2, #0
 80034da:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034dc:	4b25      	ldr	r3, [pc, #148]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034de:	2200      	movs	r2, #0
 80034e0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034e2:	4b24      	ldr	r3, [pc, #144]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80034e8:	4822      	ldr	r0, [pc, #136]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034ea:	f000 fba5 	bl	8003c38 <HAL_DMA_Init>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80034f4:	f7fe f8ac 	bl	8001650 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a1e      	ldr	r2, [pc, #120]	; (8003574 <HAL_SPI_MspInit+0x148>)
 80034fc:	649a      	str	r2, [r3, #72]	; 0x48
 80034fe:	4a1d      	ldr	r2, [pc, #116]	; (8003574 <HAL_SPI_MspInit+0x148>)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003504:	4b1d      	ldr	r3, [pc, #116]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003506:	4a1e      	ldr	r2, [pc, #120]	; (8003580 <HAL_SPI_MspInit+0x154>)
 8003508:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800350a:	4b1c      	ldr	r3, [pc, #112]	; (800357c <HAL_SPI_MspInit+0x150>)
 800350c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003510:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003512:	4b1a      	ldr	r3, [pc, #104]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003514:	2200      	movs	r2, #0
 8003516:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003518:	4b18      	ldr	r3, [pc, #96]	; (800357c <HAL_SPI_MspInit+0x150>)
 800351a:	2200      	movs	r2, #0
 800351c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800351e:	4b17      	ldr	r3, [pc, #92]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003520:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003524:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003526:	4b15      	ldr	r3, [pc, #84]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003528:	2200      	movs	r2, #0
 800352a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800352c:	4b13      	ldr	r3, [pc, #76]	; (800357c <HAL_SPI_MspInit+0x150>)
 800352e:	2200      	movs	r2, #0
 8003530:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003532:	4b12      	ldr	r3, [pc, #72]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003534:	2200      	movs	r2, #0
 8003536:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003538:	4b10      	ldr	r3, [pc, #64]	; (800357c <HAL_SPI_MspInit+0x150>)
 800353a:	2200      	movs	r2, #0
 800353c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800353e:	4b0f      	ldr	r3, [pc, #60]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003540:	2200      	movs	r2, #0
 8003542:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003544:	480d      	ldr	r0, [pc, #52]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003546:	f000 fb77 	bl	8003c38 <HAL_DMA_Init>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8003550:	f7fe f87e 	bl	8001650 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a09      	ldr	r2, [pc, #36]	; (800357c <HAL_SPI_MspInit+0x150>)
 8003558:	64da      	str	r2, [r3, #76]	; 0x4c
 800355a:	4a08      	ldr	r2, [pc, #32]	; (800357c <HAL_SPI_MspInit+0x150>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003560:	bf00      	nop
 8003562:	3728      	adds	r7, #40	; 0x28
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40013000 	.word	0x40013000
 800356c:	40023800 	.word	0x40023800
 8003570:	40020000 	.word	0x40020000
 8003574:	20000810 	.word	0x20000810
 8003578:	40026458 	.word	0x40026458
 800357c:	200007b0 	.word	0x200007b0
 8003580:	40026410 	.word	0x40026410

08003584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a0b      	ldr	r2, [pc, #44]	; (80035c0 <HAL_TIM_Base_MspInit+0x3c>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d10d      	bne.n	80035b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	4b0a      	ldr	r3, [pc, #40]	; (80035c4 <HAL_TIM_Base_MspInit+0x40>)
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	4a09      	ldr	r2, [pc, #36]	; (80035c4 <HAL_TIM_Base_MspInit+0x40>)
 80035a0:	f043 0310 	orr.w	r3, r3, #16
 80035a4:	6413      	str	r3, [r2, #64]	; 0x40
 80035a6:	4b07      	ldr	r3, [pc, #28]	; (80035c4 <HAL_TIM_Base_MspInit+0x40>)
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80035b2:	bf00      	nop
 80035b4:	3714      	adds	r7, #20
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	40001000 	.word	0x40001000
 80035c4:	40023800 	.word	0x40023800

080035c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	; 0x28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d0:	f107 0314 	add.w	r3, r7, #20
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	609a      	str	r2, [r3, #8]
 80035dc:	60da      	str	r2, [r3, #12]
 80035de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a19      	ldr	r2, [pc, #100]	; (800364c <HAL_UART_MspInit+0x84>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d12c      	bne.n	8003644 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	4b18      	ldr	r3, [pc, #96]	; (8003650 <HAL_UART_MspInit+0x88>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	4a17      	ldr	r2, [pc, #92]	; (8003650 <HAL_UART_MspInit+0x88>)
 80035f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80035f8:	6413      	str	r3, [r2, #64]	; 0x40
 80035fa:	4b15      	ldr	r3, [pc, #84]	; (8003650 <HAL_UART_MspInit+0x88>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	4b11      	ldr	r3, [pc, #68]	; (8003650 <HAL_UART_MspInit+0x88>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	4a10      	ldr	r2, [pc, #64]	; (8003650 <HAL_UART_MspInit+0x88>)
 8003610:	f043 0304 	orr.w	r3, r3, #4
 8003614:	6313      	str	r3, [r2, #48]	; 0x30
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <HAL_UART_MspInit+0x88>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003622:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003628:	2302      	movs	r3, #2
 800362a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003630:	2303      	movs	r3, #3
 8003632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003634:	2308      	movs	r3, #8
 8003636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003638:	f107 0314 	add.w	r3, r7, #20
 800363c:	4619      	mov	r1, r3
 800363e:	4805      	ldr	r0, [pc, #20]	; (8003654 <HAL_UART_MspInit+0x8c>)
 8003640:	f000 fde4 	bl	800420c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8003644:	bf00      	nop
 8003646:	3728      	adds	r7, #40	; 0x28
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40004c00 	.word	0x40004c00
 8003650:	40023800 	.word	0x40023800
 8003654:	40020800 	.word	0x40020800

08003658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800365c:	e7fe      	b.n	800365c <NMI_Handler+0x4>

0800365e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800365e:	b480      	push	{r7}
 8003660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003662:	e7fe      	b.n	8003662 <HardFault_Handler+0x4>

08003664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003668:	e7fe      	b.n	8003668 <MemManage_Handler+0x4>

0800366a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800366a:	b480      	push	{r7}
 800366c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800366e:	e7fe      	b.n	800366e <BusFault_Handler+0x4>

08003670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003674:	e7fe      	b.n	8003674 <UsageFault_Handler+0x4>

08003676 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003676:	b480      	push	{r7}
 8003678:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800367a:	bf00      	nop
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003688:	bf00      	nop
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003692:	b480      	push	{r7}
 8003694:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003696:	bf00      	nop
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036a4:	f000 f972 	bl	800398c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036a8:	bf00      	nop
 80036aa:	bd80      	pop	{r7, pc}

080036ac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D0_Pin);
 80036b0:	2001      	movs	r0, #1
 80036b2:	f000 ff61 	bl	8004578 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80036c0:	4802      	ldr	r0, [pc, #8]	; (80036cc <DMA2_Stream0_IRQHandler+0x10>)
 80036c2:	f000 fb67 	bl	8003d94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80036c6:	bf00      	nop
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	200007b0 	.word	0x200007b0

080036d0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80036d4:	4802      	ldr	r0, [pc, #8]	; (80036e0 <DMA2_Stream3_IRQHandler+0x10>)
 80036d6:	f000 fb5d 	bl	8003d94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80036da:	bf00      	nop
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000810 	.word	0x20000810

080036e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
	return 1;
 80036e8:	2301      	movs	r3, #1
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <_kill>:

int _kill(int pid, int sig)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80036fe:	f003 fa4f 	bl	8006ba0 <__errno>
 8003702:	4603      	mov	r3, r0
 8003704:	2216      	movs	r2, #22
 8003706:	601a      	str	r2, [r3, #0]
	return -1;
 8003708:	f04f 33ff 	mov.w	r3, #4294967295
}
 800370c:	4618      	mov	r0, r3
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <_exit>:

void _exit (int status)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800371c:	f04f 31ff 	mov.w	r1, #4294967295
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7ff ffe7 	bl	80036f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003726:	e7fe      	b.n	8003726 <_exit+0x12>

08003728 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	e00a      	b.n	8003750 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800373a:	f3af 8000 	nop.w
 800373e:	4601      	mov	r1, r0
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	60ba      	str	r2, [r7, #8]
 8003746:	b2ca      	uxtb	r2, r1
 8003748:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	3301      	adds	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	429a      	cmp	r2, r3
 8003756:	dbf0      	blt.n	800373a <_read+0x12>
	}

return len;
 8003758:	687b      	ldr	r3, [r7, #4]
}
 800375a:	4618      	mov	r0, r3
 800375c:	3718      	adds	r7, #24
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b086      	sub	sp, #24
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	e009      	b.n	8003788 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	60ba      	str	r2, [r7, #8]
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	3301      	adds	r3, #1
 8003786:	617b      	str	r3, [r7, #20]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	429a      	cmp	r2, r3
 800378e:	dbf1      	blt.n	8003774 <_write+0x12>
	}
	return len;
 8003790:	687b      	ldr	r3, [r7, #4]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <_close>:

int _close(int file)
{
 800379a:	b480      	push	{r7}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
	return -1;
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr

080037b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
 80037ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037c2:	605a      	str	r2, [r3, #4]
	return 0;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <_isatty>:

int _isatty(int file)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
	return 1;
 80037da:	2301      	movs	r3, #1
}
 80037dc:	4618      	mov	r0, r3
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
	return 0;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3714      	adds	r7, #20
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800380c:	4a14      	ldr	r2, [pc, #80]	; (8003860 <_sbrk+0x5c>)
 800380e:	4b15      	ldr	r3, [pc, #84]	; (8003864 <_sbrk+0x60>)
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003818:	4b13      	ldr	r3, [pc, #76]	; (8003868 <_sbrk+0x64>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d102      	bne.n	8003826 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003820:	4b11      	ldr	r3, [pc, #68]	; (8003868 <_sbrk+0x64>)
 8003822:	4a12      	ldr	r2, [pc, #72]	; (800386c <_sbrk+0x68>)
 8003824:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003826:	4b10      	ldr	r3, [pc, #64]	; (8003868 <_sbrk+0x64>)
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	429a      	cmp	r2, r3
 8003832:	d207      	bcs.n	8003844 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003834:	f003 f9b4 	bl	8006ba0 <__errno>
 8003838:	4603      	mov	r3, r0
 800383a:	220c      	movs	r2, #12
 800383c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800383e:	f04f 33ff 	mov.w	r3, #4294967295
 8003842:	e009      	b.n	8003858 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003844:	4b08      	ldr	r3, [pc, #32]	; (8003868 <_sbrk+0x64>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800384a:	4b07      	ldr	r3, [pc, #28]	; (8003868 <_sbrk+0x64>)
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4413      	add	r3, r2
 8003852:	4a05      	ldr	r2, [pc, #20]	; (8003868 <_sbrk+0x64>)
 8003854:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003856:	68fb      	ldr	r3, [r7, #12]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	20020000 	.word	0x20020000
 8003864:	00000400 	.word	0x00000400
 8003868:	20000624 	.word	0x20000624
 800386c:	20000888 	.word	0x20000888

08003870 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003874:	4b06      	ldr	r3, [pc, #24]	; (8003890 <SystemInit+0x20>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387a:	4a05      	ldr	r2, [pc, #20]	; (8003890 <SystemInit+0x20>)
 800387c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, = _estack     /* set stack pointer */
 8003894:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003898:	480d      	ldr	r0, [pc, #52]	; (80038d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800389a:	490e      	ldr	r1, [pc, #56]	; (80038d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800389c:	4a0e      	ldr	r2, [pc, #56]	; (80038d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800389e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a0:	e002      	b.n	80038a8 <LoopCopyDataInit>

080038a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038a6:	3304      	adds	r3, #4

080038a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038ac:	d3f9      	bcc.n	80038a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ae:	4a0b      	ldr	r2, [pc, #44]	; (80038dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80038b0:	4c0b      	ldr	r4, [pc, #44]	; (80038e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80038b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038b4:	e001      	b.n	80038ba <LoopFillZerobss>

080038b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038b8:	3204      	adds	r2, #4

080038ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038bc:	d3fb      	bcc.n	80038b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80038be:	f7ff ffd7 	bl	8003870 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038c2:	f003 f973 	bl	8006bac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038c6:	f7fd fb91 	bl	8000fec <main>
  bx  lr    
 80038ca:	4770      	bx	lr
  ldr   sp, = _estack     /* set stack pointer */
 80038cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d4:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80038d8:	0800eddc 	.word	0x0800eddc
  ldr r2, =_sbss
 80038dc:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80038e0:	20000888 	.word	0x20000888

080038e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038e4:	e7fe      	b.n	80038e4 <ADC_IRQHandler>
	...

080038e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038ec:	4b0e      	ldr	r3, [pc, #56]	; (8003928 <HAL_Init+0x40>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a0d      	ldr	r2, [pc, #52]	; (8003928 <HAL_Init+0x40>)
 80038f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038f8:	4b0b      	ldr	r3, [pc, #44]	; (8003928 <HAL_Init+0x40>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a0a      	ldr	r2, [pc, #40]	; (8003928 <HAL_Init+0x40>)
 80038fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003902:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003904:	4b08      	ldr	r3, [pc, #32]	; (8003928 <HAL_Init+0x40>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a07      	ldr	r2, [pc, #28]	; (8003928 <HAL_Init+0x40>)
 800390a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003910:	2003      	movs	r0, #3
 8003912:	f000 f94f 	bl	8003bb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003916:	200f      	movs	r0, #15
 8003918:	f000 f808 	bl	800392c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800391c:	f7ff fd34 	bl	8003388 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40023c00 	.word	0x40023c00

0800392c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003934:	4b12      	ldr	r3, [pc, #72]	; (8003980 <HAL_InitTick+0x54>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4b12      	ldr	r3, [pc, #72]	; (8003984 <HAL_InitTick+0x58>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	4619      	mov	r1, r3
 800393e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003942:	fbb3 f3f1 	udiv	r3, r3, r1
 8003946:	fbb2 f3f3 	udiv	r3, r2, r3
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f967 	bl	8003c1e <HAL_SYSTICK_Config>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e00e      	b.n	8003978 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b0f      	cmp	r3, #15
 800395e:	d80a      	bhi.n	8003976 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003960:	2200      	movs	r2, #0
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	f04f 30ff 	mov.w	r0, #4294967295
 8003968:	f000 f92f 	bl	8003bca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800396c:	4a06      	ldr	r2, [pc, #24]	; (8003988 <HAL_InitTick+0x5c>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	e000      	b.n	8003978 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	20000000 	.word	0x20000000
 8003984:	20000008 	.word	0x20000008
 8003988:	20000004 	.word	0x20000004

0800398c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003990:	4b06      	ldr	r3, [pc, #24]	; (80039ac <HAL_IncTick+0x20>)
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <HAL_IncTick+0x24>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4413      	add	r3, r2
 800399c:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <HAL_IncTick+0x24>)
 800399e:	6013      	str	r3, [r2, #0]
}
 80039a0:	bf00      	nop
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000008 	.word	0x20000008
 80039b0:	20000874 	.word	0x20000874

080039b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return uwTick;
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <HAL_GetTick+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20000874 	.word	0x20000874

080039cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039d4:	f7ff ffee 	bl	80039b4 <HAL_GetTick>
 80039d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e4:	d005      	beq.n	80039f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039e6:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <HAL_Delay+0x44>)
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039f2:	bf00      	nop
 80039f4:	f7ff ffde 	bl	80039b4 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d8f7      	bhi.n	80039f4 <HAL_Delay+0x28>
  {
  }
}
 8003a04:	bf00      	nop
 8003a06:	bf00      	nop
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000008 	.word	0x20000008

08003a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f003 0307 	and.w	r3, r3, #7
 8003a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a24:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <__NVIC_SetPriorityGrouping+0x44>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a30:	4013      	ands	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a46:	4a04      	ldr	r2, [pc, #16]	; (8003a58 <__NVIC_SetPriorityGrouping+0x44>)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	60d3      	str	r3, [r2, #12]
}
 8003a4c:	bf00      	nop
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a60:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <__NVIC_GetPriorityGrouping+0x18>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	0a1b      	lsrs	r3, r3, #8
 8003a66:	f003 0307 	and.w	r3, r3, #7
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000ed00 	.word	0xe000ed00

08003a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	db0b      	blt.n	8003aa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	f003 021f 	and.w	r2, r3, #31
 8003a90:	4907      	ldr	r1, [pc, #28]	; (8003ab0 <__NVIC_EnableIRQ+0x38>)
 8003a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	2001      	movs	r0, #1
 8003a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	e000e100 	.word	0xe000e100

08003ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	4603      	mov	r3, r0
 8003abc:	6039      	str	r1, [r7, #0]
 8003abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	db0a      	blt.n	8003ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	490c      	ldr	r1, [pc, #48]	; (8003b00 <__NVIC_SetPriority+0x4c>)
 8003ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad2:	0112      	lsls	r2, r2, #4
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003adc:	e00a      	b.n	8003af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	4908      	ldr	r1, [pc, #32]	; (8003b04 <__NVIC_SetPriority+0x50>)
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3b04      	subs	r3, #4
 8003aec:	0112      	lsls	r2, r2, #4
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	440b      	add	r3, r1
 8003af2:	761a      	strb	r2, [r3, #24]
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	e000e100 	.word	0xe000e100
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b089      	sub	sp, #36	; 0x24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f003 0307 	and.w	r3, r3, #7
 8003b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f1c3 0307 	rsb	r3, r3, #7
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	bf28      	it	cs
 8003b26:	2304      	movcs	r3, #4
 8003b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	2b06      	cmp	r3, #6
 8003b30:	d902      	bls.n	8003b38 <NVIC_EncodePriority+0x30>
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	3b03      	subs	r3, #3
 8003b36:	e000      	b.n	8003b3a <NVIC_EncodePriority+0x32>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	43da      	mvns	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	401a      	ands	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b50:	f04f 31ff 	mov.w	r1, #4294967295
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5a:	43d9      	mvns	r1, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b60:	4313      	orrs	r3, r2
         );
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3724      	adds	r7, #36	; 0x24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
	...

08003b70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b80:	d301      	bcc.n	8003b86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b82:	2301      	movs	r3, #1
 8003b84:	e00f      	b.n	8003ba6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b86:	4a0a      	ldr	r2, [pc, #40]	; (8003bb0 <SysTick_Config+0x40>)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b8e:	210f      	movs	r1, #15
 8003b90:	f04f 30ff 	mov.w	r0, #4294967295
 8003b94:	f7ff ff8e 	bl	8003ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <SysTick_Config+0x40>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b9e:	4b04      	ldr	r3, [pc, #16]	; (8003bb0 <SysTick_Config+0x40>)
 8003ba0:	2207      	movs	r2, #7
 8003ba2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	e000e010 	.word	0xe000e010

08003bb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7ff ff29 	bl	8003a14 <__NVIC_SetPriorityGrouping>
}
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b086      	sub	sp, #24
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	60b9      	str	r1, [r7, #8]
 8003bd4:	607a      	str	r2, [r7, #4]
 8003bd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bdc:	f7ff ff3e 	bl	8003a5c <__NVIC_GetPriorityGrouping>
 8003be0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	68b9      	ldr	r1, [r7, #8]
 8003be6:	6978      	ldr	r0, [r7, #20]
 8003be8:	f7ff ff8e 	bl	8003b08 <NVIC_EncodePriority>
 8003bec:	4602      	mov	r2, r0
 8003bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff ff5d 	bl	8003ab4 <__NVIC_SetPriority>
}
 8003bfa:	bf00      	nop
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b082      	sub	sp, #8
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	4603      	mov	r3, r0
 8003c0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff ff31 	bl	8003a78 <__NVIC_EnableIRQ>
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b082      	sub	sp, #8
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff ffa2 	bl	8003b70 <SysTick_Config>
 8003c2c:	4603      	mov	r3, r0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c44:	f7ff feb6 	bl	80039b4 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e099      	b.n	8003d88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0201 	bic.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c74:	e00f      	b.n	8003c96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c76:	f7ff fe9d 	bl	80039b4 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	2b05      	cmp	r3, #5
 8003c82:	d908      	bls.n	8003c96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2220      	movs	r2, #32
 8003c88:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2203      	movs	r2, #3
 8003c8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e078      	b.n	8003d88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1e8      	bne.n	8003c76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4b38      	ldr	r3, [pc, #224]	; (8003d90 <HAL_DMA_Init+0x158>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d107      	bne.n	8003d00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f023 0307 	bic.w	r3, r3, #7
 8003d16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d117      	bne.n	8003d5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00e      	beq.n	8003d5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 f9e9 	bl	8004114 <DMA_CheckFifoParam>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2240      	movs	r2, #64	; 0x40
 8003d4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d56:	2301      	movs	r3, #1
 8003d58:	e016      	b.n	8003d88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 f9a0 	bl	80040a8 <DMA_CalcBaseAndBitshift>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	223f      	movs	r2, #63	; 0x3f
 8003d72:	409a      	lsls	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	f010803f 	.word	0xf010803f

08003d94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003da0:	4b92      	ldr	r3, [pc, #584]	; (8003fec <HAL_DMA_IRQHandler+0x258>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a92      	ldr	r2, [pc, #584]	; (8003ff0 <HAL_DMA_IRQHandler+0x25c>)
 8003da6:	fba2 2303 	umull	r2, r3, r2, r3
 8003daa:	0a9b      	lsrs	r3, r3, #10
 8003dac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dbe:	2208      	movs	r2, #8
 8003dc0:	409a      	lsls	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d01a      	beq.n	8003e00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d013      	beq.n	8003e00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0204 	bic.w	r2, r2, #4
 8003de6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dec:	2208      	movs	r2, #8
 8003dee:	409a      	lsls	r2, r3
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df8:	f043 0201 	orr.w	r2, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e04:	2201      	movs	r2, #1
 8003e06:	409a      	lsls	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d012      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00b      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e22:	2201      	movs	r2, #1
 8003e24:	409a      	lsls	r2, r3
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2e:	f043 0202 	orr.w	r2, r3, #2
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3a:	2204      	movs	r2, #4
 8003e3c:	409a      	lsls	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4013      	ands	r3, r2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d012      	beq.n	8003e6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00b      	beq.n	8003e6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e58:	2204      	movs	r2, #4
 8003e5a:	409a      	lsls	r2, r3
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e64:	f043 0204 	orr.w	r2, r3, #4
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e70:	2210      	movs	r2, #16
 8003e72:	409a      	lsls	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d043      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d03c      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8e:	2210      	movs	r2, #16
 8003e90:	409a      	lsls	r2, r3
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d018      	beq.n	8003ed6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d108      	bne.n	8003ec4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d024      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	4798      	blx	r3
 8003ec2:	e01f      	b.n	8003f04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d01b      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	4798      	blx	r3
 8003ed4:	e016      	b.n	8003f04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d107      	bne.n	8003ef4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 0208 	bic.w	r2, r2, #8
 8003ef2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f08:	2220      	movs	r2, #32
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 808e 	beq.w	8004032 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0310 	and.w	r3, r3, #16
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 8086 	beq.w	8004032 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	409a      	lsls	r2, r3
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b05      	cmp	r3, #5
 8003f3c:	d136      	bne.n	8003fac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0216 	bic.w	r2, r2, #22
 8003f4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695a      	ldr	r2, [r3, #20]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d103      	bne.n	8003f6e <HAL_DMA_IRQHandler+0x1da>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d007      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0208 	bic.w	r2, r2, #8
 8003f7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f82:	223f      	movs	r2, #63	; 0x3f
 8003f84:	409a      	lsls	r2, r3
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d07d      	beq.n	800409e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	4798      	blx	r3
        }
        return;
 8003faa:	e078      	b.n	800409e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d01c      	beq.n	8003ff4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d108      	bne.n	8003fda <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d030      	beq.n	8004032 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	4798      	blx	r3
 8003fd8:	e02b      	b.n	8004032 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d027      	beq.n	8004032 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	4798      	blx	r3
 8003fea:	e022      	b.n	8004032 <HAL_DMA_IRQHandler+0x29e>
 8003fec:	20000000 	.word	0x20000000
 8003ff0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10f      	bne.n	8004022 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0210 	bic.w	r2, r2, #16
 8004010:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004036:	2b00      	cmp	r3, #0
 8004038:	d032      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d022      	beq.n	800408c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2205      	movs	r2, #5
 800404a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0201 	bic.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	3301      	adds	r3, #1
 8004062:	60bb      	str	r3, [r7, #8]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	429a      	cmp	r2, r3
 8004068:	d307      	bcc.n	800407a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1f2      	bne.n	800405e <HAL_DMA_IRQHandler+0x2ca>
 8004078:	e000      	b.n	800407c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800407a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	4798      	blx	r3
 800409c:	e000      	b.n	80040a0 <HAL_DMA_IRQHandler+0x30c>
        return;
 800409e:	bf00      	nop
    }
  }
}
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop

080040a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b085      	sub	sp, #20
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	3b10      	subs	r3, #16
 80040b8:	4a14      	ldr	r2, [pc, #80]	; (800410c <DMA_CalcBaseAndBitshift+0x64>)
 80040ba:	fba2 2303 	umull	r2, r3, r2, r3
 80040be:	091b      	lsrs	r3, r3, #4
 80040c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040c2:	4a13      	ldr	r2, [pc, #76]	; (8004110 <DMA_CalcBaseAndBitshift+0x68>)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	461a      	mov	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b03      	cmp	r3, #3
 80040d4:	d909      	bls.n	80040ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040de:	f023 0303 	bic.w	r3, r3, #3
 80040e2:	1d1a      	adds	r2, r3, #4
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	659a      	str	r2, [r3, #88]	; 0x58
 80040e8:	e007      	b.n	80040fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040f2:	f023 0303 	bic.w	r3, r3, #3
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	aaaaaaab 	.word	0xaaaaaaab
 8004110:	0800e910 	.word	0x0800e910

08004114 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004124:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d11f      	bne.n	800416e <DMA_CheckFifoParam+0x5a>
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b03      	cmp	r3, #3
 8004132:	d856      	bhi.n	80041e2 <DMA_CheckFifoParam+0xce>
 8004134:	a201      	add	r2, pc, #4	; (adr r2, 800413c <DMA_CheckFifoParam+0x28>)
 8004136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800413a:	bf00      	nop
 800413c:	0800414d 	.word	0x0800414d
 8004140:	0800415f 	.word	0x0800415f
 8004144:	0800414d 	.word	0x0800414d
 8004148:	080041e3 	.word	0x080041e3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004150:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d046      	beq.n	80041e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800415c:	e043      	b.n	80041e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004162:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004166:	d140      	bne.n	80041ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800416c:	e03d      	b.n	80041ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004176:	d121      	bne.n	80041bc <DMA_CheckFifoParam+0xa8>
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	2b03      	cmp	r3, #3
 800417c:	d837      	bhi.n	80041ee <DMA_CheckFifoParam+0xda>
 800417e:	a201      	add	r2, pc, #4	; (adr r2, 8004184 <DMA_CheckFifoParam+0x70>)
 8004180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004184:	08004195 	.word	0x08004195
 8004188:	0800419b 	.word	0x0800419b
 800418c:	08004195 	.word	0x08004195
 8004190:	080041ad 	.word	0x080041ad
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	73fb      	strb	r3, [r7, #15]
      break;
 8004198:	e030      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d025      	beq.n	80041f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041aa:	e022      	b.n	80041f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041b4:	d11f      	bne.n	80041f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041ba:	e01c      	b.n	80041f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d903      	bls.n	80041ca <DMA_CheckFifoParam+0xb6>
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b03      	cmp	r3, #3
 80041c6:	d003      	beq.n	80041d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041c8:	e018      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	73fb      	strb	r3, [r7, #15]
      break;
 80041ce:	e015      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00e      	beq.n	80041fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	73fb      	strb	r3, [r7, #15]
      break;
 80041e0:	e00b      	b.n	80041fa <DMA_CheckFifoParam+0xe6>
      break;
 80041e2:	bf00      	nop
 80041e4:	e00a      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      break;
 80041e6:	bf00      	nop
 80041e8:	e008      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      break;
 80041ea:	bf00      	nop
 80041ec:	e006      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      break;
 80041ee:	bf00      	nop
 80041f0:	e004      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      break;
 80041f2:	bf00      	nop
 80041f4:	e002      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      break;   
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
      break;
 80041fa:	bf00      	nop
    }
  } 
  
  return status; 
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop

0800420c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800420c:	b480      	push	{r7}
 800420e:	b089      	sub	sp, #36	; 0x24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004216:	2300      	movs	r3, #0
 8004218:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800421a:	2300      	movs	r3, #0
 800421c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800421e:	2300      	movs	r3, #0
 8004220:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004222:	2300      	movs	r3, #0
 8004224:	61fb      	str	r3, [r7, #28]
 8004226:	e16b      	b.n	8004500 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004228:	2201      	movs	r2, #1
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4013      	ands	r3, r2
 800423a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	429a      	cmp	r2, r3
 8004242:	f040 815a 	bne.w	80044fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f003 0303 	and.w	r3, r3, #3
 800424e:	2b01      	cmp	r3, #1
 8004250:	d005      	beq.n	800425e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800425a:	2b02      	cmp	r3, #2
 800425c:	d130      	bne.n	80042c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	2203      	movs	r2, #3
 800426a:	fa02 f303 	lsl.w	r3, r2, r3
 800426e:	43db      	mvns	r3, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4013      	ands	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4313      	orrs	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004294:	2201      	movs	r2, #1
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	43db      	mvns	r3, r3
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	4013      	ands	r3, r2
 80042a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	091b      	lsrs	r3, r3, #4
 80042aa:	f003 0201 	and.w	r2, r3, #1
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 0303 	and.w	r3, r3, #3
 80042c8:	2b03      	cmp	r3, #3
 80042ca:	d017      	beq.n	80042fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	2203      	movs	r2, #3
 80042d8:	fa02 f303 	lsl.w	r3, r2, r3
 80042dc:	43db      	mvns	r3, r3
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	4013      	ands	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	005b      	lsls	r3, r3, #1
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d123      	bne.n	8004350 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	08da      	lsrs	r2, r3, #3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3208      	adds	r2, #8
 8004310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004314:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	220f      	movs	r2, #15
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	43db      	mvns	r3, r3
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	4013      	ands	r3, r2
 800432a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	691a      	ldr	r2, [r3, #16]
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	4313      	orrs	r3, r2
 8004340:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	08da      	lsrs	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	3208      	adds	r2, #8
 800434a:	69b9      	ldr	r1, [r7, #24]
 800434c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	2203      	movs	r2, #3
 800435c:	fa02 f303 	lsl.w	r3, r2, r3
 8004360:	43db      	mvns	r3, r3
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	4013      	ands	r3, r2
 8004366:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f003 0203 	and.w	r2, r3, #3
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4313      	orrs	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 80b4 	beq.w	80044fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004392:	2300      	movs	r3, #0
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	4b60      	ldr	r3, [pc, #384]	; (8004518 <HAL_GPIO_Init+0x30c>)
 8004398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439a:	4a5f      	ldr	r2, [pc, #380]	; (8004518 <HAL_GPIO_Init+0x30c>)
 800439c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043a0:	6453      	str	r3, [r2, #68]	; 0x44
 80043a2:	4b5d      	ldr	r3, [pc, #372]	; (8004518 <HAL_GPIO_Init+0x30c>)
 80043a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043aa:	60fb      	str	r3, [r7, #12]
 80043ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043ae:	4a5b      	ldr	r2, [pc, #364]	; (800451c <HAL_GPIO_Init+0x310>)
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	089b      	lsrs	r3, r3, #2
 80043b4:	3302      	adds	r3, #2
 80043b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	220f      	movs	r2, #15
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43db      	mvns	r3, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4013      	ands	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a52      	ldr	r2, [pc, #328]	; (8004520 <HAL_GPIO_Init+0x314>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d02b      	beq.n	8004432 <HAL_GPIO_Init+0x226>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a51      	ldr	r2, [pc, #324]	; (8004524 <HAL_GPIO_Init+0x318>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d025      	beq.n	800442e <HAL_GPIO_Init+0x222>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a50      	ldr	r2, [pc, #320]	; (8004528 <HAL_GPIO_Init+0x31c>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d01f      	beq.n	800442a <HAL_GPIO_Init+0x21e>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a4f      	ldr	r2, [pc, #316]	; (800452c <HAL_GPIO_Init+0x320>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d019      	beq.n	8004426 <HAL_GPIO_Init+0x21a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a4e      	ldr	r2, [pc, #312]	; (8004530 <HAL_GPIO_Init+0x324>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d013      	beq.n	8004422 <HAL_GPIO_Init+0x216>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a4d      	ldr	r2, [pc, #308]	; (8004534 <HAL_GPIO_Init+0x328>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d00d      	beq.n	800441e <HAL_GPIO_Init+0x212>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a4c      	ldr	r2, [pc, #304]	; (8004538 <HAL_GPIO_Init+0x32c>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d007      	beq.n	800441a <HAL_GPIO_Init+0x20e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a4b      	ldr	r2, [pc, #300]	; (800453c <HAL_GPIO_Init+0x330>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d101      	bne.n	8004416 <HAL_GPIO_Init+0x20a>
 8004412:	2307      	movs	r3, #7
 8004414:	e00e      	b.n	8004434 <HAL_GPIO_Init+0x228>
 8004416:	2308      	movs	r3, #8
 8004418:	e00c      	b.n	8004434 <HAL_GPIO_Init+0x228>
 800441a:	2306      	movs	r3, #6
 800441c:	e00a      	b.n	8004434 <HAL_GPIO_Init+0x228>
 800441e:	2305      	movs	r3, #5
 8004420:	e008      	b.n	8004434 <HAL_GPIO_Init+0x228>
 8004422:	2304      	movs	r3, #4
 8004424:	e006      	b.n	8004434 <HAL_GPIO_Init+0x228>
 8004426:	2303      	movs	r3, #3
 8004428:	e004      	b.n	8004434 <HAL_GPIO_Init+0x228>
 800442a:	2302      	movs	r3, #2
 800442c:	e002      	b.n	8004434 <HAL_GPIO_Init+0x228>
 800442e:	2301      	movs	r3, #1
 8004430:	e000      	b.n	8004434 <HAL_GPIO_Init+0x228>
 8004432:	2300      	movs	r3, #0
 8004434:	69fa      	ldr	r2, [r7, #28]
 8004436:	f002 0203 	and.w	r2, r2, #3
 800443a:	0092      	lsls	r2, r2, #2
 800443c:	4093      	lsls	r3, r2
 800443e:	69ba      	ldr	r2, [r7, #24]
 8004440:	4313      	orrs	r3, r2
 8004442:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004444:	4935      	ldr	r1, [pc, #212]	; (800451c <HAL_GPIO_Init+0x310>)
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	089b      	lsrs	r3, r3, #2
 800444a:	3302      	adds	r3, #2
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004452:	4b3b      	ldr	r3, [pc, #236]	; (8004540 <HAL_GPIO_Init+0x334>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	43db      	mvns	r3, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4013      	ands	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	4313      	orrs	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004476:	4a32      	ldr	r2, [pc, #200]	; (8004540 <HAL_GPIO_Init+0x334>)
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800447c:	4b30      	ldr	r3, [pc, #192]	; (8004540 <HAL_GPIO_Init+0x334>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	43db      	mvns	r3, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4013      	ands	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044a0:	4a27      	ldr	r2, [pc, #156]	; (8004540 <HAL_GPIO_Init+0x334>)
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044a6:	4b26      	ldr	r3, [pc, #152]	; (8004540 <HAL_GPIO_Init+0x334>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	43db      	mvns	r3, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4013      	ands	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044ca:	4a1d      	ldr	r2, [pc, #116]	; (8004540 <HAL_GPIO_Init+0x334>)
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044d0:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <HAL_GPIO_Init+0x334>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	43db      	mvns	r3, r3
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	4013      	ands	r3, r2
 80044de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044f4:	4a12      	ldr	r2, [pc, #72]	; (8004540 <HAL_GPIO_Init+0x334>)
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	3301      	adds	r3, #1
 80044fe:	61fb      	str	r3, [r7, #28]
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	2b0f      	cmp	r3, #15
 8004504:	f67f ae90 	bls.w	8004228 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004508:	bf00      	nop
 800450a:	bf00      	nop
 800450c:	3724      	adds	r7, #36	; 0x24
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40023800 	.word	0x40023800
 800451c:	40013800 	.word	0x40013800
 8004520:	40020000 	.word	0x40020000
 8004524:	40020400 	.word	0x40020400
 8004528:	40020800 	.word	0x40020800
 800452c:	40020c00 	.word	0x40020c00
 8004530:	40021000 	.word	0x40021000
 8004534:	40021400 	.word	0x40021400
 8004538:	40021800 	.word	0x40021800
 800453c:	40021c00 	.word	0x40021c00
 8004540:	40013c00 	.word	0x40013c00

08004544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	460b      	mov	r3, r1
 800454e:	807b      	strh	r3, [r7, #2]
 8004550:	4613      	mov	r3, r2
 8004552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004554:	787b      	ldrb	r3, [r7, #1]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800455a:	887a      	ldrh	r2, [r7, #2]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004560:	e003      	b.n	800456a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004562:	887b      	ldrh	r3, [r7, #2]
 8004564:	041a      	lsls	r2, r3, #16
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	619a      	str	r2, [r3, #24]
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
	...

08004578 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004582:	4b08      	ldr	r3, [pc, #32]	; (80045a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004584:	695a      	ldr	r2, [r3, #20]
 8004586:	88fb      	ldrh	r3, [r7, #6]
 8004588:	4013      	ands	r3, r2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d006      	beq.n	800459c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800458e:	4a05      	ldr	r2, [pc, #20]	; (80045a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004594:	88fb      	ldrh	r3, [r7, #6]
 8004596:	4618      	mov	r0, r3
 8004598:	f7fd f84a 	bl	8001630 <HAL_GPIO_EXTI_Callback>
  }
}
 800459c:	bf00      	nop
 800459e:	3708      	adds	r7, #8
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	40013c00 	.word	0x40013c00

080045a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e264      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d075      	beq.n	80046b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045c6:	4ba3      	ldr	r3, [pc, #652]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d00c      	beq.n	80045ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045d2:	4ba0      	ldr	r3, [pc, #640]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045da:	2b08      	cmp	r3, #8
 80045dc:	d112      	bne.n	8004604 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045de:	4b9d      	ldr	r3, [pc, #628]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045ea:	d10b      	bne.n	8004604 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045ec:	4b99      	ldr	r3, [pc, #612]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d05b      	beq.n	80046b0 <HAL_RCC_OscConfig+0x108>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d157      	bne.n	80046b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e23f      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800460c:	d106      	bne.n	800461c <HAL_RCC_OscConfig+0x74>
 800460e:	4b91      	ldr	r3, [pc, #580]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a90      	ldr	r2, [pc, #576]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004614:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	e01d      	b.n	8004658 <HAL_RCC_OscConfig+0xb0>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004624:	d10c      	bne.n	8004640 <HAL_RCC_OscConfig+0x98>
 8004626:	4b8b      	ldr	r3, [pc, #556]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a8a      	ldr	r2, [pc, #552]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800462c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	4b88      	ldr	r3, [pc, #544]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a87      	ldr	r2, [pc, #540]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	e00b      	b.n	8004658 <HAL_RCC_OscConfig+0xb0>
 8004640:	4b84      	ldr	r3, [pc, #528]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a83      	ldr	r2, [pc, #524]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004646:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	4b81      	ldr	r3, [pc, #516]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a80      	ldr	r2, [pc, #512]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004652:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d013      	beq.n	8004688 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004660:	f7ff f9a8 	bl	80039b4 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004668:	f7ff f9a4 	bl	80039b4 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b64      	cmp	r3, #100	; 0x64
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e204      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800467a:	4b76      	ldr	r3, [pc, #472]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0f0      	beq.n	8004668 <HAL_RCC_OscConfig+0xc0>
 8004686:	e014      	b.n	80046b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004688:	f7ff f994 	bl	80039b4 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004690:	f7ff f990 	bl	80039b4 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b64      	cmp	r3, #100	; 0x64
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e1f0      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046a2:	4b6c      	ldr	r3, [pc, #432]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1f0      	bne.n	8004690 <HAL_RCC_OscConfig+0xe8>
 80046ae:	e000      	b.n	80046b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d063      	beq.n	8004786 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046be:	4b65      	ldr	r3, [pc, #404]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 030c 	and.w	r3, r3, #12
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00b      	beq.n	80046e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ca:	4b62      	ldr	r3, [pc, #392]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046d2:	2b08      	cmp	r3, #8
 80046d4:	d11c      	bne.n	8004710 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046d6:	4b5f      	ldr	r3, [pc, #380]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d116      	bne.n	8004710 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046e2:	4b5c      	ldr	r3, [pc, #368]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <HAL_RCC_OscConfig+0x152>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d001      	beq.n	80046fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e1c4      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046fa:	4b56      	ldr	r3, [pc, #344]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	00db      	lsls	r3, r3, #3
 8004708:	4952      	ldr	r1, [pc, #328]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800470a:	4313      	orrs	r3, r2
 800470c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470e:	e03a      	b.n	8004786 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d020      	beq.n	800475a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004718:	4b4f      	ldr	r3, [pc, #316]	; (8004858 <HAL_RCC_OscConfig+0x2b0>)
 800471a:	2201      	movs	r2, #1
 800471c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471e:	f7ff f949 	bl	80039b4 <HAL_GetTick>
 8004722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004724:	e008      	b.n	8004738 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004726:	f7ff f945 	bl	80039b4 <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e1a5      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004738:	4b46      	ldr	r3, [pc, #280]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0f0      	beq.n	8004726 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004744:	4b43      	ldr	r3, [pc, #268]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	4940      	ldr	r1, [pc, #256]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004754:	4313      	orrs	r3, r2
 8004756:	600b      	str	r3, [r1, #0]
 8004758:	e015      	b.n	8004786 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800475a:	4b3f      	ldr	r3, [pc, #252]	; (8004858 <HAL_RCC_OscConfig+0x2b0>)
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004760:	f7ff f928 	bl	80039b4 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004768:	f7ff f924 	bl	80039b4 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e184      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800477a:	4b36      	ldr	r3, [pc, #216]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1f0      	bne.n	8004768 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0308 	and.w	r3, r3, #8
 800478e:	2b00      	cmp	r3, #0
 8004790:	d030      	beq.n	80047f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d016      	beq.n	80047c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800479a:	4b30      	ldr	r3, [pc, #192]	; (800485c <HAL_RCC_OscConfig+0x2b4>)
 800479c:	2201      	movs	r2, #1
 800479e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a0:	f7ff f908 	bl	80039b4 <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047a8:	f7ff f904 	bl	80039b4 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e164      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ba:	4b26      	ldr	r3, [pc, #152]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80047bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCC_OscConfig+0x200>
 80047c6:	e015      	b.n	80047f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047c8:	4b24      	ldr	r3, [pc, #144]	; (800485c <HAL_RCC_OscConfig+0x2b4>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ce:	f7ff f8f1 	bl	80039b4 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047d6:	f7ff f8ed 	bl	80039b4 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e14d      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e8:	4b1a      	ldr	r3, [pc, #104]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 80047ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1f0      	bne.n	80047d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 80a0 	beq.w	8004942 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004802:	2300      	movs	r3, #0
 8004804:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004806:	4b13      	ldr	r3, [pc, #76]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10f      	bne.n	8004832 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004812:	2300      	movs	r3, #0
 8004814:	60bb      	str	r3, [r7, #8]
 8004816:	4b0f      	ldr	r3, [pc, #60]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	4a0e      	ldr	r2, [pc, #56]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 800481c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004820:	6413      	str	r3, [r2, #64]	; 0x40
 8004822:	4b0c      	ldr	r3, [pc, #48]	; (8004854 <HAL_RCC_OscConfig+0x2ac>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482e:	2301      	movs	r3, #1
 8004830:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004832:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_OscConfig+0x2b8>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800483a:	2b00      	cmp	r3, #0
 800483c:	d121      	bne.n	8004882 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800483e:	4b08      	ldr	r3, [pc, #32]	; (8004860 <HAL_RCC_OscConfig+0x2b8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a07      	ldr	r2, [pc, #28]	; (8004860 <HAL_RCC_OscConfig+0x2b8>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004848:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800484a:	f7ff f8b3 	bl	80039b4 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004850:	e011      	b.n	8004876 <HAL_RCC_OscConfig+0x2ce>
 8004852:	bf00      	nop
 8004854:	40023800 	.word	0x40023800
 8004858:	42470000 	.word	0x42470000
 800485c:	42470e80 	.word	0x42470e80
 8004860:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004864:	f7ff f8a6 	bl	80039b4 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e106      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004876:	4b85      	ldr	r3, [pc, #532]	; (8004a8c <HAL_RCC_OscConfig+0x4e4>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0f0      	beq.n	8004864 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d106      	bne.n	8004898 <HAL_RCC_OscConfig+0x2f0>
 800488a:	4b81      	ldr	r3, [pc, #516]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 800488c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488e:	4a80      	ldr	r2, [pc, #512]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 8004890:	f043 0301 	orr.w	r3, r3, #1
 8004894:	6713      	str	r3, [r2, #112]	; 0x70
 8004896:	e01c      	b.n	80048d2 <HAL_RCC_OscConfig+0x32a>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	2b05      	cmp	r3, #5
 800489e:	d10c      	bne.n	80048ba <HAL_RCC_OscConfig+0x312>
 80048a0:	4b7b      	ldr	r3, [pc, #492]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a4:	4a7a      	ldr	r2, [pc, #488]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048a6:	f043 0304 	orr.w	r3, r3, #4
 80048aa:	6713      	str	r3, [r2, #112]	; 0x70
 80048ac:	4b78      	ldr	r3, [pc, #480]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b0:	4a77      	ldr	r2, [pc, #476]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048b2:	f043 0301 	orr.w	r3, r3, #1
 80048b6:	6713      	str	r3, [r2, #112]	; 0x70
 80048b8:	e00b      	b.n	80048d2 <HAL_RCC_OscConfig+0x32a>
 80048ba:	4b75      	ldr	r3, [pc, #468]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048be:	4a74      	ldr	r2, [pc, #464]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048c0:	f023 0301 	bic.w	r3, r3, #1
 80048c4:	6713      	str	r3, [r2, #112]	; 0x70
 80048c6:	4b72      	ldr	r3, [pc, #456]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ca:	4a71      	ldr	r2, [pc, #452]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048cc:	f023 0304 	bic.w	r3, r3, #4
 80048d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d015      	beq.n	8004906 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048da:	f7ff f86b 	bl	80039b4 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e0:	e00a      	b.n	80048f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048e2:	f7ff f867 	bl	80039b4 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d901      	bls.n	80048f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e0c5      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f8:	4b65      	ldr	r3, [pc, #404]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80048fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0ee      	beq.n	80048e2 <HAL_RCC_OscConfig+0x33a>
 8004904:	e014      	b.n	8004930 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004906:	f7ff f855 	bl	80039b4 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800490c:	e00a      	b.n	8004924 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800490e:	f7ff f851 	bl	80039b4 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	f241 3288 	movw	r2, #5000	; 0x1388
 800491c:	4293      	cmp	r3, r2
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e0af      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004924:	4b5a      	ldr	r3, [pc, #360]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 8004926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1ee      	bne.n	800490e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004930:	7dfb      	ldrb	r3, [r7, #23]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d105      	bne.n	8004942 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004936:	4b56      	ldr	r3, [pc, #344]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	4a55      	ldr	r2, [pc, #340]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 800493c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004940:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	2b00      	cmp	r3, #0
 8004948:	f000 809b 	beq.w	8004a82 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800494c:	4b50      	ldr	r3, [pc, #320]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 030c 	and.w	r3, r3, #12
 8004954:	2b08      	cmp	r3, #8
 8004956:	d05c      	beq.n	8004a12 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d141      	bne.n	80049e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004960:	4b4c      	ldr	r3, [pc, #304]	; (8004a94 <HAL_RCC_OscConfig+0x4ec>)
 8004962:	2200      	movs	r2, #0
 8004964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004966:	f7ff f825 	bl	80039b4 <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496c:	e008      	b.n	8004980 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800496e:	f7ff f821 	bl	80039b4 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e081      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004980:	4b43      	ldr	r3, [pc, #268]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1f0      	bne.n	800496e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	69da      	ldr	r2, [r3, #28]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	431a      	orrs	r2, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	019b      	lsls	r3, r3, #6
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a2:	085b      	lsrs	r3, r3, #1
 80049a4:	3b01      	subs	r3, #1
 80049a6:	041b      	lsls	r3, r3, #16
 80049a8:	431a      	orrs	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	061b      	lsls	r3, r3, #24
 80049b0:	4937      	ldr	r1, [pc, #220]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049b6:	4b37      	ldr	r3, [pc, #220]	; (8004a94 <HAL_RCC_OscConfig+0x4ec>)
 80049b8:	2201      	movs	r2, #1
 80049ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049bc:	f7fe fffa 	bl	80039b4 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049c4:	f7fe fff6 	bl	80039b4 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e056      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d6:	4b2e      	ldr	r3, [pc, #184]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0f0      	beq.n	80049c4 <HAL_RCC_OscConfig+0x41c>
 80049e2:	e04e      	b.n	8004a82 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e4:	4b2b      	ldr	r3, [pc, #172]	; (8004a94 <HAL_RCC_OscConfig+0x4ec>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ea:	f7fe ffe3 	bl	80039b4 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049f2:	f7fe ffdf 	bl	80039b4 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e03f      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a04:	4b22      	ldr	r3, [pc, #136]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1f0      	bne.n	80049f2 <HAL_RCC_OscConfig+0x44a>
 8004a10:	e037      	b.n	8004a82 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d101      	bne.n	8004a1e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e032      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a1e:	4b1c      	ldr	r3, [pc, #112]	; (8004a90 <HAL_RCC_OscConfig+0x4e8>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d028      	beq.n	8004a7e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d121      	bne.n	8004a7e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d11a      	bne.n	8004a7e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a4e:	4013      	ands	r3, r2
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a54:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d111      	bne.n	8004a7e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a64:	085b      	lsrs	r3, r3, #1
 8004a66:	3b01      	subs	r3, #1
 8004a68:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d107      	bne.n	8004a7e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a78:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d001      	beq.n	8004a82 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40007000 	.word	0x40007000
 8004a90:	40023800 	.word	0x40023800
 8004a94:	42470060 	.word	0x42470060

08004a98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d101      	bne.n	8004aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e0cc      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004aac:	4b68      	ldr	r3, [pc, #416]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d90c      	bls.n	8004ad4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aba:	4b65      	ldr	r3, [pc, #404]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	b2d2      	uxtb	r2, r2
 8004ac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac2:	4b63      	ldr	r3, [pc, #396]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e0b8      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d020      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aec:	4b59      	ldr	r3, [pc, #356]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	4a58      	ldr	r2, [pc, #352]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004af2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004af6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b04:	4b53      	ldr	r3, [pc, #332]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	4a52      	ldr	r2, [pc, #328]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b10:	4b50      	ldr	r3, [pc, #320]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	494d      	ldr	r1, [pc, #308]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d044      	beq.n	8004bb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d107      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b36:	4b47      	ldr	r3, [pc, #284]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d119      	bne.n	8004b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e07f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d003      	beq.n	8004b56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d107      	bne.n	8004b66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b56:	4b3f      	ldr	r3, [pc, #252]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d109      	bne.n	8004b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e06f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b66:	4b3b      	ldr	r3, [pc, #236]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e067      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b76:	4b37      	ldr	r3, [pc, #220]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f023 0203 	bic.w	r2, r3, #3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	4934      	ldr	r1, [pc, #208]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b88:	f7fe ff14 	bl	80039b4 <HAL_GetTick>
 8004b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8e:	e00a      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b90:	f7fe ff10 	bl	80039b4 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e04f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba6:	4b2b      	ldr	r3, [pc, #172]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 020c 	and.w	r2, r3, #12
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d1eb      	bne.n	8004b90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bb8:	4b25      	ldr	r3, [pc, #148]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d20c      	bcs.n	8004be0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bc6:	4b22      	ldr	r3, [pc, #136]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bce:	4b20      	ldr	r3, [pc, #128]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0307 	and.w	r3, r3, #7
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d001      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e032      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bec:	4b19      	ldr	r3, [pc, #100]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	4916      	ldr	r1, [pc, #88]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d009      	beq.n	8004c1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c0a:	4b12      	ldr	r3, [pc, #72]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	490e      	ldr	r1, [pc, #56]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c1e:	f000 f821 	bl	8004c64 <HAL_RCC_GetSysClockFreq>
 8004c22:	4602      	mov	r2, r0
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	091b      	lsrs	r3, r3, #4
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	490a      	ldr	r1, [pc, #40]	; (8004c58 <HAL_RCC_ClockConfig+0x1c0>)
 8004c30:	5ccb      	ldrb	r3, [r1, r3]
 8004c32:	fa22 f303 	lsr.w	r3, r2, r3
 8004c36:	4a09      	ldr	r2, [pc, #36]	; (8004c5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c3a:	4b09      	ldr	r3, [pc, #36]	; (8004c60 <HAL_RCC_ClockConfig+0x1c8>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe fe74 	bl	800392c <HAL_InitTick>

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	40023c00 	.word	0x40023c00
 8004c54:	40023800 	.word	0x40023800
 8004c58:	0800e8f8 	.word	0x0800e8f8
 8004c5c:	20000000 	.word	0x20000000
 8004c60:	20000004 	.word	0x20000004

08004c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c64:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	607b      	str	r3, [r7, #4]
 8004c70:	2300      	movs	r3, #0
 8004c72:	60fb      	str	r3, [r7, #12]
 8004c74:	2300      	movs	r3, #0
 8004c76:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c7c:	4b67      	ldr	r3, [pc, #412]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 030c 	and.w	r3, r3, #12
 8004c84:	2b08      	cmp	r3, #8
 8004c86:	d00d      	beq.n	8004ca4 <HAL_RCC_GetSysClockFreq+0x40>
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	f200 80bd 	bhi.w	8004e08 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d002      	beq.n	8004c98 <HAL_RCC_GetSysClockFreq+0x34>
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d003      	beq.n	8004c9e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c96:	e0b7      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c98:	4b61      	ldr	r3, [pc, #388]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c9a:	60bb      	str	r3, [r7, #8]
       break;
 8004c9c:	e0b7      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c9e:	4b61      	ldr	r3, [pc, #388]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004ca0:	60bb      	str	r3, [r7, #8]
      break;
 8004ca2:	e0b4      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ca4:	4b5d      	ldr	r3, [pc, #372]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cae:	4b5b      	ldr	r3, [pc, #364]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d04d      	beq.n	8004d56 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cba:	4b58      	ldr	r3, [pc, #352]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	099b      	lsrs	r3, r3, #6
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	f04f 0300 	mov.w	r3, #0
 8004cc6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004cca:	f04f 0100 	mov.w	r1, #0
 8004cce:	ea02 0800 	and.w	r8, r2, r0
 8004cd2:	ea03 0901 	and.w	r9, r3, r1
 8004cd6:	4640      	mov	r0, r8
 8004cd8:	4649      	mov	r1, r9
 8004cda:	f04f 0200 	mov.w	r2, #0
 8004cde:	f04f 0300 	mov.w	r3, #0
 8004ce2:	014b      	lsls	r3, r1, #5
 8004ce4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ce8:	0142      	lsls	r2, r0, #5
 8004cea:	4610      	mov	r0, r2
 8004cec:	4619      	mov	r1, r3
 8004cee:	ebb0 0008 	subs.w	r0, r0, r8
 8004cf2:	eb61 0109 	sbc.w	r1, r1, r9
 8004cf6:	f04f 0200 	mov.w	r2, #0
 8004cfa:	f04f 0300 	mov.w	r3, #0
 8004cfe:	018b      	lsls	r3, r1, #6
 8004d00:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d04:	0182      	lsls	r2, r0, #6
 8004d06:	1a12      	subs	r2, r2, r0
 8004d08:	eb63 0301 	sbc.w	r3, r3, r1
 8004d0c:	f04f 0000 	mov.w	r0, #0
 8004d10:	f04f 0100 	mov.w	r1, #0
 8004d14:	00d9      	lsls	r1, r3, #3
 8004d16:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d1a:	00d0      	lsls	r0, r2, #3
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	460b      	mov	r3, r1
 8004d20:	eb12 0208 	adds.w	r2, r2, r8
 8004d24:	eb43 0309 	adc.w	r3, r3, r9
 8004d28:	f04f 0000 	mov.w	r0, #0
 8004d2c:	f04f 0100 	mov.w	r1, #0
 8004d30:	0259      	lsls	r1, r3, #9
 8004d32:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004d36:	0250      	lsls	r0, r2, #9
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	4619      	mov	r1, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f04f 0300 	mov.w	r3, #0
 8004d48:	f7fb ff9e 	bl	8000c88 <__aeabi_uldivmod>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4613      	mov	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e04a      	b.n	8004dec <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d56:	4b31      	ldr	r3, [pc, #196]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	099b      	lsrs	r3, r3, #6
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	f04f 0300 	mov.w	r3, #0
 8004d62:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004d66:	f04f 0100 	mov.w	r1, #0
 8004d6a:	ea02 0400 	and.w	r4, r2, r0
 8004d6e:	ea03 0501 	and.w	r5, r3, r1
 8004d72:	4620      	mov	r0, r4
 8004d74:	4629      	mov	r1, r5
 8004d76:	f04f 0200 	mov.w	r2, #0
 8004d7a:	f04f 0300 	mov.w	r3, #0
 8004d7e:	014b      	lsls	r3, r1, #5
 8004d80:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d84:	0142      	lsls	r2, r0, #5
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	1b00      	subs	r0, r0, r4
 8004d8c:	eb61 0105 	sbc.w	r1, r1, r5
 8004d90:	f04f 0200 	mov.w	r2, #0
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	018b      	lsls	r3, r1, #6
 8004d9a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d9e:	0182      	lsls	r2, r0, #6
 8004da0:	1a12      	subs	r2, r2, r0
 8004da2:	eb63 0301 	sbc.w	r3, r3, r1
 8004da6:	f04f 0000 	mov.w	r0, #0
 8004daa:	f04f 0100 	mov.w	r1, #0
 8004dae:	00d9      	lsls	r1, r3, #3
 8004db0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004db4:	00d0      	lsls	r0, r2, #3
 8004db6:	4602      	mov	r2, r0
 8004db8:	460b      	mov	r3, r1
 8004dba:	1912      	adds	r2, r2, r4
 8004dbc:	eb45 0303 	adc.w	r3, r5, r3
 8004dc0:	f04f 0000 	mov.w	r0, #0
 8004dc4:	f04f 0100 	mov.w	r1, #0
 8004dc8:	0299      	lsls	r1, r3, #10
 8004dca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004dce:	0290      	lsls	r0, r2, #10
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4610      	mov	r0, r2
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	f04f 0300 	mov.w	r3, #0
 8004de0:	f7fb ff52 	bl	8000c88 <__aeabi_uldivmod>
 8004de4:	4602      	mov	r2, r0
 8004de6:	460b      	mov	r3, r1
 8004de8:	4613      	mov	r3, r2
 8004dea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004dec:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	0c1b      	lsrs	r3, r3, #16
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	3301      	adds	r3, #1
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e04:	60bb      	str	r3, [r7, #8]
      break;
 8004e06:	e002      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e08:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e0a:	60bb      	str	r3, [r7, #8]
      break;
 8004e0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e0e:	68bb      	ldr	r3, [r7, #8]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	00f42400 	.word	0x00f42400
 8004e24:	007a1200 	.word	0x007a1200

08004e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e2c:	4b03      	ldr	r3, [pc, #12]	; (8004e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000000 	.word	0x20000000

08004e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e44:	f7ff fff0 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	0a9b      	lsrs	r3, r3, #10
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	4903      	ldr	r1, [pc, #12]	; (8004e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e56:	5ccb      	ldrb	r3, [r1, r3]
 8004e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40023800 	.word	0x40023800
 8004e64:	0800e908 	.word	0x0800e908

08004e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004e6c:	f7ff ffdc 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e70:	4602      	mov	r2, r0
 8004e72:	4b05      	ldr	r3, [pc, #20]	; (8004e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	0b5b      	lsrs	r3, r3, #13
 8004e78:	f003 0307 	and.w	r3, r3, #7
 8004e7c:	4903      	ldr	r1, [pc, #12]	; (8004e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e7e:	5ccb      	ldrb	r3, [r1, r3]
 8004e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	0800e908 	.word	0x0800e908

08004e90 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d105      	bne.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d035      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004eb8:	4b62      	ldr	r3, [pc, #392]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ebe:	f7fe fd79 	bl	80039b4 <HAL_GetTick>
 8004ec2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ec6:	f7fe fd75 	bl	80039b4 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e0b0      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ed8:	4b5b      	ldr	r3, [pc, #364]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1f0      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	019a      	lsls	r2, r3, #6
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	071b      	lsls	r3, r3, #28
 8004ef0:	4955      	ldr	r1, [pc, #340]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ef8:	4b52      	ldr	r3, [pc, #328]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004efa:	2201      	movs	r2, #1
 8004efc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004efe:	f7fe fd59 	bl	80039b4 <HAL_GetTick>
 8004f02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f04:	e008      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f06:	f7fe fd55 	bl	80039b4 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d901      	bls.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e090      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f18:	4b4b      	ldr	r3, [pc, #300]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d0f0      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 8083 	beq.w	8005038 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	4b44      	ldr	r3, [pc, #272]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3a:	4a43      	ldr	r2, [pc, #268]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f40:	6413      	str	r3, [r2, #64]	; 0x40
 8004f42:	4b41      	ldr	r3, [pc, #260]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f4a:	60fb      	str	r3, [r7, #12]
 8004f4c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f4e:	4b3f      	ldr	r3, [pc, #252]	; (800504c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a3e      	ldr	r2, [pc, #248]	; (800504c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f58:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f5a:	f7fe fd2b 	bl	80039b4 <HAL_GetTick>
 8004f5e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f60:	e008      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f62:	f7fe fd27 	bl	80039b4 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e062      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f74:	4b35      	ldr	r3, [pc, #212]	; (800504c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f80:	4b31      	ldr	r3, [pc, #196]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f88:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d02f      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d028      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f9e:	4b2a      	ldr	r3, [pc, #168]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fa8:	4b29      	ldr	r3, [pc, #164]	; (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004faa:	2201      	movs	r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fae:	4b28      	ldr	r3, [pc, #160]	; (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004fb4:	4a24      	ldr	r2, [pc, #144]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fba:	4b23      	ldr	r3, [pc, #140]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d114      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004fc6:	f7fe fcf5 	bl	80039b4 <HAL_GetTick>
 8004fca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fcc:	e00a      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fce:	f7fe fcf1 	bl	80039b4 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e02a      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe4:	4b18      	ldr	r3, [pc, #96]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0ee      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ffc:	d10d      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004ffe:	4b12      	ldr	r3, [pc, #72]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800500e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005012:	490d      	ldr	r1, [pc, #52]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005014:	4313      	orrs	r3, r2
 8005016:	608b      	str	r3, [r1, #8]
 8005018:	e005      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800501a:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	4a0a      	ldr	r2, [pc, #40]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005020:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005024:	6093      	str	r3, [r2, #8]
 8005026:	4b08      	ldr	r3, [pc, #32]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005028:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005032:	4905      	ldr	r1, [pc, #20]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005034:	4313      	orrs	r3, r2
 8005036:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	42470068 	.word	0x42470068
 8005048:	40023800 	.word	0x40023800
 800504c:	40007000 	.word	0x40007000
 8005050:	42470e40 	.word	0x42470e40

08005054 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e083      	b.n	800516e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	7f5b      	ldrb	r3, [r3, #29]
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d105      	bne.n	800507c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fe f9ae 	bl	80033d8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	22ca      	movs	r2, #202	; 0xca
 8005088:	625a      	str	r2, [r3, #36]	; 0x24
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2253      	movs	r2, #83	; 0x53
 8005090:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 f9fb 	bl	800548e <RTC_EnterInitMode>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d008      	beq.n	80050b0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	22ff      	movs	r2, #255	; 0xff
 80050a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2204      	movs	r2, #4
 80050aa:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e05e      	b.n	800516e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6812      	ldr	r2, [r2, #0]
 80050ba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80050be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050c2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6899      	ldr	r1, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	431a      	orrs	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	68d2      	ldr	r2, [r2, #12]
 80050ea:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6919      	ldr	r1, [r3, #16]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	041a      	lsls	r2, r3, #16
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800510e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f003 0320 	and.w	r3, r3, #32
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10e      	bne.n	800513c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f98d 	bl	800543e <HAL_RTC_WaitForSynchro>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d008      	beq.n	800513c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	22ff      	movs	r2, #255	; 0xff
 8005130:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2204      	movs	r2, #4
 8005136:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e018      	b.n	800516e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800514a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	22ff      	movs	r2, #255	; 0xff
 8005164:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800516c:	2300      	movs	r3, #0
  }
}
 800516e:	4618      	mov	r0, r3
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005176:	b590      	push	{r4, r7, lr}
 8005178:	b087      	sub	sp, #28
 800517a:	af00      	add	r7, sp, #0
 800517c:	60f8      	str	r0, [r7, #12]
 800517e:	60b9      	str	r1, [r7, #8]
 8005180:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	7f1b      	ldrb	r3, [r3, #28]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <HAL_RTC_SetTime+0x1c>
 800518e:	2302      	movs	r3, #2
 8005190:	e0aa      	b.n	80052e8 <HAL_RTC_SetTime+0x172>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2201      	movs	r2, #1
 8005196:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2202      	movs	r2, #2
 800519c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d126      	bne.n	80051f2 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d102      	bne.n	80051b8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2200      	movs	r2, #0
 80051b6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	4618      	mov	r0, r3
 80051be:	f000 f992 	bl	80054e6 <RTC_ByteToBcd2>
 80051c2:	4603      	mov	r3, r0
 80051c4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	785b      	ldrb	r3, [r3, #1]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 f98b 	bl	80054e6 <RTC_ByteToBcd2>
 80051d0:	4603      	mov	r3, r0
 80051d2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80051d4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	789b      	ldrb	r3, [r3, #2]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 f983 	bl	80054e6 <RTC_ByteToBcd2>
 80051e0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80051e2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	78db      	ldrb	r3, [r3, #3]
 80051ea:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80051ec:	4313      	orrs	r3, r2
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	e018      	b.n	8005224 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d102      	bne.n	8005206 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	2200      	movs	r2, #0
 8005204:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	785b      	ldrb	r3, [r3, #1]
 8005210:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005212:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005218:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	78db      	ldrb	r3, [r3, #3]
 800521e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005220:	4313      	orrs	r3, r2
 8005222:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	22ca      	movs	r2, #202	; 0xca
 800522a:	625a      	str	r2, [r3, #36]	; 0x24
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2253      	movs	r2, #83	; 0x53
 8005232:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 f92a 	bl	800548e <RTC_EnterInitMode>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00b      	beq.n	8005258 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	22ff      	movs	r2, #255	; 0xff
 8005246:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2204      	movs	r2, #4
 800524c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2200      	movs	r2, #0
 8005252:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e047      	b.n	80052e8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005262:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005266:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689a      	ldr	r2, [r3, #8]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005276:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6899      	ldr	r1, [r3, #8]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	431a      	orrs	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68da      	ldr	r2, [r3, #12]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800529e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d111      	bne.n	80052d2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 f8c5 	bl	800543e <HAL_RTC_WaitForSynchro>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00b      	beq.n	80052d2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	22ff      	movs	r2, #255	; 0xff
 80052c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2204      	movs	r2, #4
 80052c6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e00a      	b.n	80052e8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	22ff      	movs	r2, #255	; 0xff
 80052d8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2201      	movs	r2, #1
 80052de:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80052e6:	2300      	movs	r3, #0
  }
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	371c      	adds	r7, #28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd90      	pop	{r4, r7, pc}

080052f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80052f0:	b590      	push	{r4, r7, lr}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80052fc:	2300      	movs	r3, #0
 80052fe:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	7f1b      	ldrb	r3, [r3, #28]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d101      	bne.n	800530c <HAL_RTC_SetDate+0x1c>
 8005308:	2302      	movs	r3, #2
 800530a:	e094      	b.n	8005436 <HAL_RTC_SetDate+0x146>
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2201      	movs	r2, #1
 8005310:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2202      	movs	r2, #2
 8005316:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10e      	bne.n	800533c <HAL_RTC_SetDate+0x4c>
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	785b      	ldrb	r3, [r3, #1]
 8005322:	f003 0310 	and.w	r3, r3, #16
 8005326:	2b00      	cmp	r3, #0
 8005328:	d008      	beq.n	800533c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	785b      	ldrb	r3, [r3, #1]
 800532e:	f023 0310 	bic.w	r3, r3, #16
 8005332:	b2db      	uxtb	r3, r3
 8005334:	330a      	adds	r3, #10
 8005336:	b2da      	uxtb	r2, r3
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d11c      	bne.n	800537c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	78db      	ldrb	r3, [r3, #3]
 8005346:	4618      	mov	r0, r3
 8005348:	f000 f8cd 	bl	80054e6 <RTC_ByteToBcd2>
 800534c:	4603      	mov	r3, r0
 800534e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	785b      	ldrb	r3, [r3, #1]
 8005354:	4618      	mov	r0, r3
 8005356:	f000 f8c6 	bl	80054e6 <RTC_ByteToBcd2>
 800535a:	4603      	mov	r3, r0
 800535c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800535e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	789b      	ldrb	r3, [r3, #2]
 8005364:	4618      	mov	r0, r3
 8005366:	f000 f8be 	bl	80054e6 <RTC_ByteToBcd2>
 800536a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800536c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005376:	4313      	orrs	r3, r2
 8005378:	617b      	str	r3, [r7, #20]
 800537a:	e00e      	b.n	800539a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	78db      	ldrb	r3, [r3, #3]
 8005380:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	785b      	ldrb	r3, [r3, #1]
 8005386:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005388:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800538e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005396:	4313      	orrs	r3, r2
 8005398:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	22ca      	movs	r2, #202	; 0xca
 80053a0:	625a      	str	r2, [r3, #36]	; 0x24
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2253      	movs	r2, #83	; 0x53
 80053a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f86f 	bl	800548e <RTC_EnterInitMode>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00b      	beq.n	80053ce <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	22ff      	movs	r2, #255	; 0xff
 80053bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2204      	movs	r2, #4
 80053c2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e033      	b.n	8005436 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80053d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80053dc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053ec:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d111      	bne.n	8005420 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 f81e 	bl	800543e <HAL_RTC_WaitForSynchro>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00b      	beq.n	8005420 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	22ff      	movs	r2, #255	; 0xff
 800540e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2204      	movs	r2, #4
 8005414:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e00a      	b.n	8005436 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	22ff      	movs	r2, #255	; 0xff
 8005426:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2201      	movs	r2, #1
 800542c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005434:	2300      	movs	r3, #0
  }
}
 8005436:	4618      	mov	r0, r3
 8005438:	371c      	adds	r7, #28
 800543a:	46bd      	mov	sp, r7
 800543c:	bd90      	pop	{r4, r7, pc}

0800543e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b084      	sub	sp, #16
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005446:	2300      	movs	r3, #0
 8005448:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68da      	ldr	r2, [r3, #12]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005458:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800545a:	f7fe faab 	bl	80039b4 <HAL_GetTick>
 800545e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005460:	e009      	b.n	8005476 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005462:	f7fe faa7 	bl	80039b4 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005470:	d901      	bls.n	8005476 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e007      	b.n	8005486 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	f003 0320 	and.w	r3, r3, #32
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0ee      	beq.n	8005462 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d119      	bne.n	80054dc <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f04f 32ff 	mov.w	r2, #4294967295
 80054b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054b2:	f7fe fa7f 	bl	80039b4 <HAL_GetTick>
 80054b6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80054b8:	e009      	b.n	80054ce <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80054ba:	f7fe fa7b 	bl	80039b4 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054c8:	d901      	bls.n	80054ce <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e007      	b.n	80054de <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d0ee      	beq.n	80054ba <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b085      	sub	sp, #20
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	4603      	mov	r3, r0
 80054ee:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80054f4:	e005      	b.n	8005502 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	3301      	adds	r3, #1
 80054fa:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80054fc:	79fb      	ldrb	r3, [r7, #7]
 80054fe:	3b0a      	subs	r3, #10
 8005500:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005502:	79fb      	ldrb	r3, [r7, #7]
 8005504:	2b09      	cmp	r3, #9
 8005506:	d8f6      	bhi.n	80054f6 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	b2db      	uxtb	r3, r3
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	b2da      	uxtb	r2, r3
 8005510:	79fb      	ldrb	r3, [r7, #7]
 8005512:	4313      	orrs	r3, r2
 8005514:	b2db      	uxtb	r3, r3
}
 8005516:	4618      	mov	r0, r3
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b082      	sub	sp, #8
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e07b      	b.n	800562c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	2b00      	cmp	r3, #0
 800553a:	d108      	bne.n	800554e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005544:	d009      	beq.n	800555a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	61da      	str	r2, [r3, #28]
 800554c:	e005      	b.n	800555a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d106      	bne.n	800557a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f7fd ff59 	bl	800342c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2202      	movs	r2, #2
 800557e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005590:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ac:	431a      	orrs	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	431a      	orrs	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055ca:	431a      	orrs	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055d4:	431a      	orrs	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055de:	ea42 0103 	orr.w	r1, r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	0c1b      	lsrs	r3, r3, #16
 80055f8:	f003 0104 	and.w	r1, r3, #4
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005600:	f003 0210 	and.w	r2, r3, #16
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69da      	ldr	r2, [r3, #28]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800561a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800562a:	2300      	movs	r3, #0
}
 800562c:	4618      	mov	r0, r3
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	603b      	str	r3, [r7, #0]
 8005640:	4613      	mov	r3, r2
 8005642:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005644:	2300      	movs	r3, #0
 8005646:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800564e:	2b01      	cmp	r3, #1
 8005650:	d101      	bne.n	8005656 <HAL_SPI_Transmit+0x22>
 8005652:	2302      	movs	r3, #2
 8005654:	e126      	b.n	80058a4 <HAL_SPI_Transmit+0x270>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800565e:	f7fe f9a9 	bl	80039b4 <HAL_GetTick>
 8005662:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005664:	88fb      	ldrh	r3, [r7, #6]
 8005666:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b01      	cmp	r3, #1
 8005672:	d002      	beq.n	800567a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005674:	2302      	movs	r3, #2
 8005676:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005678:	e10b      	b.n	8005892 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d002      	beq.n	8005686 <HAL_SPI_Transmit+0x52>
 8005680:	88fb      	ldrh	r3, [r7, #6]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d102      	bne.n	800568c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	77fb      	strb	r3, [r7, #31]
    goto error;
 800568a:	e102      	b.n	8005892 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2203      	movs	r2, #3
 8005690:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	88fa      	ldrh	r2, [r7, #6]
 80056a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	88fa      	ldrh	r2, [r7, #6]
 80056aa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056d2:	d10f      	bne.n	80056f4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fe:	2b40      	cmp	r3, #64	; 0x40
 8005700:	d007      	beq.n	8005712 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005710:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800571a:	d14b      	bne.n	80057b4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d002      	beq.n	800572a <HAL_SPI_Transmit+0xf6>
 8005724:	8afb      	ldrh	r3, [r7, #22]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d13e      	bne.n	80057a8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	881a      	ldrh	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	1c9a      	adds	r2, r3, #2
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29a      	uxth	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800574e:	e02b      	b.n	80057a8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b02      	cmp	r3, #2
 800575c:	d112      	bne.n	8005784 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005762:	881a      	ldrh	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576e:	1c9a      	adds	r2, r3, #2
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005778:	b29b      	uxth	r3, r3
 800577a:	3b01      	subs	r3, #1
 800577c:	b29a      	uxth	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	86da      	strh	r2, [r3, #54]	; 0x36
 8005782:	e011      	b.n	80057a8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005784:	f7fe f916 	bl	80039b4 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	429a      	cmp	r2, r3
 8005792:	d803      	bhi.n	800579c <HAL_SPI_Transmit+0x168>
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579a:	d102      	bne.n	80057a2 <HAL_SPI_Transmit+0x16e>
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d102      	bne.n	80057a8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057a6:	e074      	b.n	8005892 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1ce      	bne.n	8005750 <HAL_SPI_Transmit+0x11c>
 80057b2:	e04c      	b.n	800584e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d002      	beq.n	80057c2 <HAL_SPI_Transmit+0x18e>
 80057bc:	8afb      	ldrh	r3, [r7, #22]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d140      	bne.n	8005844 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	330c      	adds	r3, #12
 80057cc:	7812      	ldrb	r2, [r2, #0]
 80057ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d4:	1c5a      	adds	r2, r3, #1
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057de:	b29b      	uxth	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80057e8:	e02c      	b.n	8005844 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f003 0302 	and.w	r3, r3, #2
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d113      	bne.n	8005820 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	330c      	adds	r3, #12
 8005802:	7812      	ldrb	r2, [r2, #0]
 8005804:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005814:	b29b      	uxth	r3, r3
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	86da      	strh	r2, [r3, #54]	; 0x36
 800581e:	e011      	b.n	8005844 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005820:	f7fe f8c8 	bl	80039b4 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	683a      	ldr	r2, [r7, #0]
 800582c:	429a      	cmp	r2, r3
 800582e:	d803      	bhi.n	8005838 <HAL_SPI_Transmit+0x204>
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005836:	d102      	bne.n	800583e <HAL_SPI_Transmit+0x20a>
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d102      	bne.n	8005844 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005842:	e026      	b.n	8005892 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005848:	b29b      	uxth	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1cd      	bne.n	80057ea <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800584e:	69ba      	ldr	r2, [r7, #24]
 8005850:	6839      	ldr	r1, [r7, #0]
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	f000 fbcc 	bl	8005ff0 <SPI_EndRxTxTransaction>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2220      	movs	r2, #32
 8005862:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10a      	bne.n	8005882 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800586c:	2300      	movs	r3, #0
 800586e:	613b      	str	r3, [r7, #16]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	613b      	str	r3, [r7, #16]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	77fb      	strb	r3, [r7, #31]
 800588e:	e000      	b.n	8005892 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005890:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3720      	adds	r7, #32
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b088      	sub	sp, #32
 80058b0:	af02      	add	r7, sp, #8
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	603b      	str	r3, [r7, #0]
 80058b8:	4613      	mov	r3, r2
 80058ba:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058bc:	2300      	movs	r3, #0
 80058be:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058c8:	d112      	bne.n	80058f0 <HAL_SPI_Receive+0x44>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10e      	bne.n	80058f0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2204      	movs	r2, #4
 80058d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80058da:	88fa      	ldrh	r2, [r7, #6]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	4613      	mov	r3, r2
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	68b9      	ldr	r1, [r7, #8]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 f8f1 	bl	8005ace <HAL_SPI_TransmitReceive>
 80058ec:	4603      	mov	r3, r0
 80058ee:	e0ea      	b.n	8005ac6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d101      	bne.n	80058fe <HAL_SPI_Receive+0x52>
 80058fa:	2302      	movs	r3, #2
 80058fc:	e0e3      	b.n	8005ac6 <HAL_SPI_Receive+0x21a>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005906:	f7fe f855 	bl	80039b4 <HAL_GetTick>
 800590a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b01      	cmp	r3, #1
 8005916:	d002      	beq.n	800591e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005918:	2302      	movs	r3, #2
 800591a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800591c:	e0ca      	b.n	8005ab4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d002      	beq.n	800592a <HAL_SPI_Receive+0x7e>
 8005924:	88fb      	ldrh	r3, [r7, #6]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d102      	bne.n	8005930 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800592e:	e0c1      	b.n	8005ab4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2204      	movs	r2, #4
 8005934:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	88fa      	ldrh	r2, [r7, #6]
 8005948:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	88fa      	ldrh	r2, [r7, #6]
 800594e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005976:	d10f      	bne.n	8005998 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005986:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005996:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	d007      	beq.n	80059b6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d162      	bne.n	8005a84 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80059be:	e02e      	b.n	8005a1e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d115      	bne.n	80059fa <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f103 020c 	add.w	r2, r3, #12
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059da:	7812      	ldrb	r2, [r2, #0]
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	1c5a      	adds	r2, r3, #1
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059f8:	e011      	b.n	8005a1e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059fa:	f7fd ffdb 	bl	80039b4 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	683a      	ldr	r2, [r7, #0]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d803      	bhi.n	8005a12 <HAL_SPI_Receive+0x166>
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a10:	d102      	bne.n	8005a18 <HAL_SPI_Receive+0x16c>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d102      	bne.n	8005a1e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a1c:	e04a      	b.n	8005ab4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1cb      	bne.n	80059c0 <HAL_SPI_Receive+0x114>
 8005a28:	e031      	b.n	8005a8e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d113      	bne.n	8005a60 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a42:	b292      	uxth	r2, r2
 8005a44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4a:	1c9a      	adds	r2, r3, #2
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a5e:	e011      	b.n	8005a84 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a60:	f7fd ffa8 	bl	80039b4 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d803      	bhi.n	8005a78 <HAL_SPI_Receive+0x1cc>
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a76:	d102      	bne.n	8005a7e <HAL_SPI_Receive+0x1d2>
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d102      	bne.n	8005a84 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a82:	e017      	b.n	8005ab4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1cd      	bne.n	8005a2a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	6839      	ldr	r1, [r7, #0]
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 fa46 	bl	8005f24 <SPI_EndRxTransaction>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d002      	beq.n	8005aa4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2220      	movs	r2, #32
 8005aa2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d002      	beq.n	8005ab2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	75fb      	strb	r3, [r7, #23]
 8005ab0:	e000      	b.n	8005ab4 <HAL_SPI_Receive+0x208>
  }

error :
 8005ab2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3718      	adds	r7, #24
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b08c      	sub	sp, #48	; 0x30
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	60f8      	str	r0, [r7, #12]
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	607a      	str	r2, [r7, #4]
 8005ada:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005adc:	2301      	movs	r3, #1
 8005ade:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d101      	bne.n	8005af4 <HAL_SPI_TransmitReceive+0x26>
 8005af0:	2302      	movs	r3, #2
 8005af2:	e18a      	b.n	8005e0a <HAL_SPI_TransmitReceive+0x33c>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005afc:	f7fd ff5a 	bl	80039b4 <HAL_GetTick>
 8005b00:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b12:	887b      	ldrh	r3, [r7, #2]
 8005b14:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d00f      	beq.n	8005b3e <HAL_SPI_TransmitReceive+0x70>
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b24:	d107      	bne.n	8005b36 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d103      	bne.n	8005b36 <HAL_SPI_TransmitReceive+0x68>
 8005b2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d003      	beq.n	8005b3e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b36:	2302      	movs	r3, #2
 8005b38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b3c:	e15b      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d005      	beq.n	8005b50 <HAL_SPI_TransmitReceive+0x82>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d002      	beq.n	8005b50 <HAL_SPI_TransmitReceive+0x82>
 8005b4a:	887b      	ldrh	r3, [r7, #2]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d103      	bne.n	8005b58 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b56:	e14e      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	2b04      	cmp	r3, #4
 8005b62:	d003      	beq.n	8005b6c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2205      	movs	r2, #5
 8005b68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	887a      	ldrh	r2, [r7, #2]
 8005b7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	887a      	ldrh	r2, [r7, #2]
 8005b82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	887a      	ldrh	r2, [r7, #2]
 8005b8e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	887a      	ldrh	r2, [r7, #2]
 8005b94:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bac:	2b40      	cmp	r3, #64	; 0x40
 8005bae:	d007      	beq.n	8005bc0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bc8:	d178      	bne.n	8005cbc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d002      	beq.n	8005bd8 <HAL_SPI_TransmitReceive+0x10a>
 8005bd2:	8b7b      	ldrh	r3, [r7, #26]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d166      	bne.n	8005ca6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bdc:	881a      	ldrh	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be8:	1c9a      	adds	r2, r3, #2
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bfc:	e053      	b.n	8005ca6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d11b      	bne.n	8005c44 <HAL_SPI_TransmitReceive+0x176>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d016      	beq.n	8005c44 <HAL_SPI_TransmitReceive+0x176>
 8005c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d113      	bne.n	8005c44 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c20:	881a      	ldrh	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2c:	1c9a      	adds	r2, r3, #2
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d119      	bne.n	8005c86 <HAL_SPI_TransmitReceive+0x1b8>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d014      	beq.n	8005c86 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c66:	b292      	uxth	r2, r2
 8005c68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6e:	1c9a      	adds	r2, r3, #2
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c82:	2301      	movs	r3, #1
 8005c84:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c86:	f7fd fe95 	bl	80039b4 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d807      	bhi.n	8005ca6 <HAL_SPI_TransmitReceive+0x1d8>
 8005c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d003      	beq.n	8005ca6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005ca4:	e0a7      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1a6      	bne.n	8005bfe <HAL_SPI_TransmitReceive+0x130>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1a1      	bne.n	8005bfe <HAL_SPI_TransmitReceive+0x130>
 8005cba:	e07c      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_SPI_TransmitReceive+0x1fc>
 8005cc4:	8b7b      	ldrh	r3, [r7, #26]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d16b      	bne.n	8005da2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	330c      	adds	r3, #12
 8005cd4:	7812      	ldrb	r2, [r2, #0]
 8005cd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cdc:	1c5a      	adds	r2, r3, #1
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cf0:	e057      	b.n	8005da2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f003 0302 	and.w	r3, r3, #2
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d11c      	bne.n	8005d3a <HAL_SPI_TransmitReceive+0x26c>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d017      	beq.n	8005d3a <HAL_SPI_TransmitReceive+0x26c>
 8005d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d114      	bne.n	8005d3a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	330c      	adds	r3, #12
 8005d1a:	7812      	ldrb	r2, [r2, #0]
 8005d1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d119      	bne.n	8005d7c <HAL_SPI_TransmitReceive+0x2ae>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d014      	beq.n	8005d7c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68da      	ldr	r2, [r3, #12]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5c:	b2d2      	uxtb	r2, r2
 8005d5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d64:	1c5a      	adds	r2, r3, #1
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d7c:	f7fd fe1a 	bl	80039b4 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d803      	bhi.n	8005d94 <HAL_SPI_TransmitReceive+0x2c6>
 8005d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d92:	d102      	bne.n	8005d9a <HAL_SPI_TransmitReceive+0x2cc>
 8005d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d103      	bne.n	8005da2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005da0:	e029      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1a2      	bne.n	8005cf2 <HAL_SPI_TransmitReceive+0x224>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d19d      	bne.n	8005cf2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 f918 	bl	8005ff0 <SPI_EndRxTxTransaction>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d006      	beq.n	8005dd4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005dd2:	e010      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10b      	bne.n	8005df4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ddc:	2300      	movs	r3, #0
 8005dde:	617b      	str	r3, [r7, #20]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	e000      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005df4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3730      	adds	r7, #48	; 0x30
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b088      	sub	sp, #32
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	4613      	mov	r3, r2
 8005e22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e24:	f7fd fdc6 	bl	80039b4 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e2c:	1a9b      	subs	r3, r3, r2
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	4413      	add	r3, r2
 8005e32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e34:	f7fd fdbe 	bl	80039b4 <HAL_GetTick>
 8005e38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e3a:	4b39      	ldr	r3, [pc, #228]	; (8005f20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	015b      	lsls	r3, r3, #5
 8005e40:	0d1b      	lsrs	r3, r3, #20
 8005e42:	69fa      	ldr	r2, [r7, #28]
 8005e44:	fb02 f303 	mul.w	r3, r2, r3
 8005e48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e4a:	e054      	b.n	8005ef6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e52:	d050      	beq.n	8005ef6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e54:	f7fd fdae 	bl	80039b4 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	69fa      	ldr	r2, [r7, #28]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d902      	bls.n	8005e6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d13d      	bne.n	8005ee6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e82:	d111      	bne.n	8005ea8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e8c:	d004      	beq.n	8005e98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e96:	d107      	bne.n	8005ea8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ea6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005eb0:	d10f      	bne.n	8005ed2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ec0:	601a      	str	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ed0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e017      	b.n	8005f16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	4013      	ands	r3, r2
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	bf0c      	ite	eq
 8005f06:	2301      	moveq	r3, #1
 8005f08:	2300      	movne	r3, #0
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	79fb      	ldrb	r3, [r7, #7]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d19b      	bne.n	8005e4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3720      	adds	r7, #32
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20000000 	.word	0x20000000

08005f24 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af02      	add	r7, sp, #8
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f38:	d111      	bne.n	8005f5e <SPI_EndRxTransaction+0x3a>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f42:	d004      	beq.n	8005f4e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f4c:	d107      	bne.n	8005f5e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f5c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f66:	d12a      	bne.n	8005fbe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f70:	d012      	beq.n	8005f98 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2180      	movs	r1, #128	; 0x80
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f7ff ff49 	bl	8005e14 <SPI_WaitFlagStateUntilTimeout>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d02d      	beq.n	8005fe4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8c:	f043 0220 	orr.w	r2, r3, #32
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e026      	b.n	8005fe6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f7ff ff36 	bl	8005e14 <SPI_WaitFlagStateUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d01a      	beq.n	8005fe4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fb2:	f043 0220 	orr.w	r2, r3, #32
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	e013      	b.n	8005fe6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f7ff ff23 	bl	8005e14 <SPI_WaitFlagStateUntilTimeout>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d007      	beq.n	8005fe4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd8:	f043 0220 	orr.w	r2, r3, #32
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e000      	b.n	8005fe6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
	...

08005ff0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ffc:	4b1b      	ldr	r3, [pc, #108]	; (800606c <SPI_EndRxTxTransaction+0x7c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1b      	ldr	r2, [pc, #108]	; (8006070 <SPI_EndRxTxTransaction+0x80>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	0d5b      	lsrs	r3, r3, #21
 8006008:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800600c:	fb02 f303 	mul.w	r3, r2, r3
 8006010:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800601a:	d112      	bne.n	8006042 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	2200      	movs	r2, #0
 8006024:	2180      	movs	r1, #128	; 0x80
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f7ff fef4 	bl	8005e14 <SPI_WaitFlagStateUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d016      	beq.n	8006060 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006036:	f043 0220 	orr.w	r2, r3, #32
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e00f      	b.n	8006062 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00a      	beq.n	800605e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	3b01      	subs	r3, #1
 800604c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006058:	2b80      	cmp	r3, #128	; 0x80
 800605a:	d0f2      	beq.n	8006042 <SPI_EndRxTxTransaction+0x52>
 800605c:	e000      	b.n	8006060 <SPI_EndRxTxTransaction+0x70>
        break;
 800605e:	bf00      	nop
  }

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3718      	adds	r7, #24
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	20000000 	.word	0x20000000
 8006070:	165e9f81 	.word	0x165e9f81

08006074 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b082      	sub	sp, #8
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d101      	bne.n	8006086 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e041      	b.n	800610a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d106      	bne.n	80060a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f7fd fa72 	bl	8003584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2202      	movs	r2, #2
 80060a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	3304      	adds	r3, #4
 80060b0:	4619      	mov	r1, r3
 80060b2:	4610      	mov	r0, r2
 80060b4:	f000 f82e 	bl	8006114 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3708      	adds	r7, #8
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
	...

08006114 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a40      	ldr	r2, [pc, #256]	; (8006228 <TIM_Base_SetConfig+0x114>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d013      	beq.n	8006154 <TIM_Base_SetConfig+0x40>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006132:	d00f      	beq.n	8006154 <TIM_Base_SetConfig+0x40>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a3d      	ldr	r2, [pc, #244]	; (800622c <TIM_Base_SetConfig+0x118>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d00b      	beq.n	8006154 <TIM_Base_SetConfig+0x40>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a3c      	ldr	r2, [pc, #240]	; (8006230 <TIM_Base_SetConfig+0x11c>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d007      	beq.n	8006154 <TIM_Base_SetConfig+0x40>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a3b      	ldr	r2, [pc, #236]	; (8006234 <TIM_Base_SetConfig+0x120>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d003      	beq.n	8006154 <TIM_Base_SetConfig+0x40>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a3a      	ldr	r2, [pc, #232]	; (8006238 <TIM_Base_SetConfig+0x124>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d108      	bne.n	8006166 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800615a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a2f      	ldr	r2, [pc, #188]	; (8006228 <TIM_Base_SetConfig+0x114>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d02b      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006174:	d027      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a2c      	ldr	r2, [pc, #176]	; (800622c <TIM_Base_SetConfig+0x118>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d023      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a2b      	ldr	r2, [pc, #172]	; (8006230 <TIM_Base_SetConfig+0x11c>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d01f      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a2a      	ldr	r2, [pc, #168]	; (8006234 <TIM_Base_SetConfig+0x120>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d01b      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a29      	ldr	r2, [pc, #164]	; (8006238 <TIM_Base_SetConfig+0x124>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d017      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a28      	ldr	r2, [pc, #160]	; (800623c <TIM_Base_SetConfig+0x128>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d013      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a27      	ldr	r2, [pc, #156]	; (8006240 <TIM_Base_SetConfig+0x12c>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d00f      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a26      	ldr	r2, [pc, #152]	; (8006244 <TIM_Base_SetConfig+0x130>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d00b      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a25      	ldr	r2, [pc, #148]	; (8006248 <TIM_Base_SetConfig+0x134>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d007      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a24      	ldr	r2, [pc, #144]	; (800624c <TIM_Base_SetConfig+0x138>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d003      	beq.n	80061c6 <TIM_Base_SetConfig+0xb2>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a23      	ldr	r2, [pc, #140]	; (8006250 <TIM_Base_SetConfig+0x13c>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d108      	bne.n	80061d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a0a      	ldr	r2, [pc, #40]	; (8006228 <TIM_Base_SetConfig+0x114>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d003      	beq.n	800620c <TIM_Base_SetConfig+0xf8>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a0c      	ldr	r2, [pc, #48]	; (8006238 <TIM_Base_SetConfig+0x124>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d103      	bne.n	8006214 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	615a      	str	r2, [r3, #20]
}
 800621a:	bf00      	nop
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40010000 	.word	0x40010000
 800622c:	40000400 	.word	0x40000400
 8006230:	40000800 	.word	0x40000800
 8006234:	40000c00 	.word	0x40000c00
 8006238:	40010400 	.word	0x40010400
 800623c:	40014000 	.word	0x40014000
 8006240:	40014400 	.word	0x40014400
 8006244:	40014800 	.word	0x40014800
 8006248:	40001800 	.word	0x40001800
 800624c:	40001c00 	.word	0x40001c00
 8006250:	40002000 	.word	0x40002000

08006254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006268:	2302      	movs	r3, #2
 800626a:	e05a      	b.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	4313      	orrs	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a21      	ldr	r2, [pc, #132]	; (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d022      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062b8:	d01d      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1d      	ldr	r2, [pc, #116]	; (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d018      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a1b      	ldr	r2, [pc, #108]	; (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d013      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a1a      	ldr	r2, [pc, #104]	; (800633c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d00e      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a18      	ldr	r2, [pc, #96]	; (8006340 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d009      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a17      	ldr	r2, [pc, #92]	; (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d004      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a15      	ldr	r2, [pc, #84]	; (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d10c      	bne.n	8006310 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	4313      	orrs	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3714      	adds	r7, #20
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	40010000 	.word	0x40010000
 8006334:	40000400 	.word	0x40000400
 8006338:	40000800 	.word	0x40000800
 800633c:	40000c00 	.word	0x40000c00
 8006340:	40010400 	.word	0x40010400
 8006344:	40014000 	.word	0x40014000
 8006348:	40001800 	.word	0x40001800

0800634c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e03f      	b.n	80063de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d106      	bne.n	8006378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7fd f928 	bl	80035c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2224      	movs	r2, #36	; 0x24
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68da      	ldr	r2, [r3, #12]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800638e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f829 	bl	80063e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	691a      	ldr	r2, [r3, #16]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695a      	ldr	r2, [r3, #20]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
	...

080063e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ec:	b09f      	sub	sp, #124	; 0x7c
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80063fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063fe:	68d9      	ldr	r1, [r3, #12]
 8006400:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	ea40 0301 	orr.w	r3, r0, r1
 8006408:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800640a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	431a      	orrs	r2, r3
 8006414:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006416:	695b      	ldr	r3, [r3, #20]
 8006418:	431a      	orrs	r2, r3
 800641a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	4313      	orrs	r3, r2
 8006420:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800642c:	f021 010c 	bic.w	r1, r1, #12
 8006430:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006436:	430b      	orrs	r3, r1
 8006438:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800643a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006446:	6999      	ldr	r1, [r3, #24]
 8006448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	ea40 0301 	orr.w	r3, r0, r1
 8006450:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	4bc5      	ldr	r3, [pc, #788]	; (800676c <UART_SetConfig+0x384>)
 8006458:	429a      	cmp	r2, r3
 800645a:	d004      	beq.n	8006466 <UART_SetConfig+0x7e>
 800645c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	4bc3      	ldr	r3, [pc, #780]	; (8006770 <UART_SetConfig+0x388>)
 8006462:	429a      	cmp	r2, r3
 8006464:	d103      	bne.n	800646e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006466:	f7fe fcff 	bl	8004e68 <HAL_RCC_GetPCLK2Freq>
 800646a:	6778      	str	r0, [r7, #116]	; 0x74
 800646c:	e002      	b.n	8006474 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800646e:	f7fe fce7 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8006472:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006474:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800647c:	f040 80b6 	bne.w	80065ec <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006480:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006482:	461c      	mov	r4, r3
 8006484:	f04f 0500 	mov.w	r5, #0
 8006488:	4622      	mov	r2, r4
 800648a:	462b      	mov	r3, r5
 800648c:	1891      	adds	r1, r2, r2
 800648e:	6439      	str	r1, [r7, #64]	; 0x40
 8006490:	415b      	adcs	r3, r3
 8006492:	647b      	str	r3, [r7, #68]	; 0x44
 8006494:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006498:	1912      	adds	r2, r2, r4
 800649a:	eb45 0303 	adc.w	r3, r5, r3
 800649e:	f04f 0000 	mov.w	r0, #0
 80064a2:	f04f 0100 	mov.w	r1, #0
 80064a6:	00d9      	lsls	r1, r3, #3
 80064a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80064ac:	00d0      	lsls	r0, r2, #3
 80064ae:	4602      	mov	r2, r0
 80064b0:	460b      	mov	r3, r1
 80064b2:	1911      	adds	r1, r2, r4
 80064b4:	6639      	str	r1, [r7, #96]	; 0x60
 80064b6:	416b      	adcs	r3, r5
 80064b8:	667b      	str	r3, [r7, #100]	; 0x64
 80064ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	461a      	mov	r2, r3
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	1891      	adds	r1, r2, r2
 80064c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80064c8:	415b      	adcs	r3, r3
 80064ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80064d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80064d4:	f7fa fbd8 	bl	8000c88 <__aeabi_uldivmod>
 80064d8:	4602      	mov	r2, r0
 80064da:	460b      	mov	r3, r1
 80064dc:	4ba5      	ldr	r3, [pc, #660]	; (8006774 <UART_SetConfig+0x38c>)
 80064de:	fba3 2302 	umull	r2, r3, r3, r2
 80064e2:	095b      	lsrs	r3, r3, #5
 80064e4:	011e      	lsls	r6, r3, #4
 80064e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064e8:	461c      	mov	r4, r3
 80064ea:	f04f 0500 	mov.w	r5, #0
 80064ee:	4622      	mov	r2, r4
 80064f0:	462b      	mov	r3, r5
 80064f2:	1891      	adds	r1, r2, r2
 80064f4:	6339      	str	r1, [r7, #48]	; 0x30
 80064f6:	415b      	adcs	r3, r3
 80064f8:	637b      	str	r3, [r7, #52]	; 0x34
 80064fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80064fe:	1912      	adds	r2, r2, r4
 8006500:	eb45 0303 	adc.w	r3, r5, r3
 8006504:	f04f 0000 	mov.w	r0, #0
 8006508:	f04f 0100 	mov.w	r1, #0
 800650c:	00d9      	lsls	r1, r3, #3
 800650e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006512:	00d0      	lsls	r0, r2, #3
 8006514:	4602      	mov	r2, r0
 8006516:	460b      	mov	r3, r1
 8006518:	1911      	adds	r1, r2, r4
 800651a:	65b9      	str	r1, [r7, #88]	; 0x58
 800651c:	416b      	adcs	r3, r5
 800651e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006520:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	461a      	mov	r2, r3
 8006526:	f04f 0300 	mov.w	r3, #0
 800652a:	1891      	adds	r1, r2, r2
 800652c:	62b9      	str	r1, [r7, #40]	; 0x28
 800652e:	415b      	adcs	r3, r3
 8006530:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006532:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006536:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800653a:	f7fa fba5 	bl	8000c88 <__aeabi_uldivmod>
 800653e:	4602      	mov	r2, r0
 8006540:	460b      	mov	r3, r1
 8006542:	4b8c      	ldr	r3, [pc, #560]	; (8006774 <UART_SetConfig+0x38c>)
 8006544:	fba3 1302 	umull	r1, r3, r3, r2
 8006548:	095b      	lsrs	r3, r3, #5
 800654a:	2164      	movs	r1, #100	; 0x64
 800654c:	fb01 f303 	mul.w	r3, r1, r3
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	00db      	lsls	r3, r3, #3
 8006554:	3332      	adds	r3, #50	; 0x32
 8006556:	4a87      	ldr	r2, [pc, #540]	; (8006774 <UART_SetConfig+0x38c>)
 8006558:	fba2 2303 	umull	r2, r3, r2, r3
 800655c:	095b      	lsrs	r3, r3, #5
 800655e:	005b      	lsls	r3, r3, #1
 8006560:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006564:	441e      	add	r6, r3
 8006566:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006568:	4618      	mov	r0, r3
 800656a:	f04f 0100 	mov.w	r1, #0
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	1894      	adds	r4, r2, r2
 8006574:	623c      	str	r4, [r7, #32]
 8006576:	415b      	adcs	r3, r3
 8006578:	627b      	str	r3, [r7, #36]	; 0x24
 800657a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800657e:	1812      	adds	r2, r2, r0
 8006580:	eb41 0303 	adc.w	r3, r1, r3
 8006584:	f04f 0400 	mov.w	r4, #0
 8006588:	f04f 0500 	mov.w	r5, #0
 800658c:	00dd      	lsls	r5, r3, #3
 800658e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006592:	00d4      	lsls	r4, r2, #3
 8006594:	4622      	mov	r2, r4
 8006596:	462b      	mov	r3, r5
 8006598:	1814      	adds	r4, r2, r0
 800659a:	653c      	str	r4, [r7, #80]	; 0x50
 800659c:	414b      	adcs	r3, r1
 800659e:	657b      	str	r3, [r7, #84]	; 0x54
 80065a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	461a      	mov	r2, r3
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	1891      	adds	r1, r2, r2
 80065ac:	61b9      	str	r1, [r7, #24]
 80065ae:	415b      	adcs	r3, r3
 80065b0:	61fb      	str	r3, [r7, #28]
 80065b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065b6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80065ba:	f7fa fb65 	bl	8000c88 <__aeabi_uldivmod>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4b6c      	ldr	r3, [pc, #432]	; (8006774 <UART_SetConfig+0x38c>)
 80065c4:	fba3 1302 	umull	r1, r3, r3, r2
 80065c8:	095b      	lsrs	r3, r3, #5
 80065ca:	2164      	movs	r1, #100	; 0x64
 80065cc:	fb01 f303 	mul.w	r3, r1, r3
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	3332      	adds	r3, #50	; 0x32
 80065d6:	4a67      	ldr	r2, [pc, #412]	; (8006774 <UART_SetConfig+0x38c>)
 80065d8:	fba2 2303 	umull	r2, r3, r2, r3
 80065dc:	095b      	lsrs	r3, r3, #5
 80065de:	f003 0207 	and.w	r2, r3, #7
 80065e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4432      	add	r2, r6
 80065e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065ea:	e0b9      	b.n	8006760 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065ee:	461c      	mov	r4, r3
 80065f0:	f04f 0500 	mov.w	r5, #0
 80065f4:	4622      	mov	r2, r4
 80065f6:	462b      	mov	r3, r5
 80065f8:	1891      	adds	r1, r2, r2
 80065fa:	6139      	str	r1, [r7, #16]
 80065fc:	415b      	adcs	r3, r3
 80065fe:	617b      	str	r3, [r7, #20]
 8006600:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006604:	1912      	adds	r2, r2, r4
 8006606:	eb45 0303 	adc.w	r3, r5, r3
 800660a:	f04f 0000 	mov.w	r0, #0
 800660e:	f04f 0100 	mov.w	r1, #0
 8006612:	00d9      	lsls	r1, r3, #3
 8006614:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006618:	00d0      	lsls	r0, r2, #3
 800661a:	4602      	mov	r2, r0
 800661c:	460b      	mov	r3, r1
 800661e:	eb12 0804 	adds.w	r8, r2, r4
 8006622:	eb43 0905 	adc.w	r9, r3, r5
 8006626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	4618      	mov	r0, r3
 800662c:	f04f 0100 	mov.w	r1, #0
 8006630:	f04f 0200 	mov.w	r2, #0
 8006634:	f04f 0300 	mov.w	r3, #0
 8006638:	008b      	lsls	r3, r1, #2
 800663a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800663e:	0082      	lsls	r2, r0, #2
 8006640:	4640      	mov	r0, r8
 8006642:	4649      	mov	r1, r9
 8006644:	f7fa fb20 	bl	8000c88 <__aeabi_uldivmod>
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	4b49      	ldr	r3, [pc, #292]	; (8006774 <UART_SetConfig+0x38c>)
 800664e:	fba3 2302 	umull	r2, r3, r3, r2
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	011e      	lsls	r6, r3, #4
 8006656:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006658:	4618      	mov	r0, r3
 800665a:	f04f 0100 	mov.w	r1, #0
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	1894      	adds	r4, r2, r2
 8006664:	60bc      	str	r4, [r7, #8]
 8006666:	415b      	adcs	r3, r3
 8006668:	60fb      	str	r3, [r7, #12]
 800666a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800666e:	1812      	adds	r2, r2, r0
 8006670:	eb41 0303 	adc.w	r3, r1, r3
 8006674:	f04f 0400 	mov.w	r4, #0
 8006678:	f04f 0500 	mov.w	r5, #0
 800667c:	00dd      	lsls	r5, r3, #3
 800667e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006682:	00d4      	lsls	r4, r2, #3
 8006684:	4622      	mov	r2, r4
 8006686:	462b      	mov	r3, r5
 8006688:	1814      	adds	r4, r2, r0
 800668a:	64bc      	str	r4, [r7, #72]	; 0x48
 800668c:	414b      	adcs	r3, r1
 800668e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006690:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	4618      	mov	r0, r3
 8006696:	f04f 0100 	mov.w	r1, #0
 800669a:	f04f 0200 	mov.w	r2, #0
 800669e:	f04f 0300 	mov.w	r3, #0
 80066a2:	008b      	lsls	r3, r1, #2
 80066a4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80066a8:	0082      	lsls	r2, r0, #2
 80066aa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80066ae:	f7fa faeb 	bl	8000c88 <__aeabi_uldivmod>
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	4b2f      	ldr	r3, [pc, #188]	; (8006774 <UART_SetConfig+0x38c>)
 80066b8:	fba3 1302 	umull	r1, r3, r3, r2
 80066bc:	095b      	lsrs	r3, r3, #5
 80066be:	2164      	movs	r1, #100	; 0x64
 80066c0:	fb01 f303 	mul.w	r3, r1, r3
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	011b      	lsls	r3, r3, #4
 80066c8:	3332      	adds	r3, #50	; 0x32
 80066ca:	4a2a      	ldr	r2, [pc, #168]	; (8006774 <UART_SetConfig+0x38c>)
 80066cc:	fba2 2303 	umull	r2, r3, r2, r3
 80066d0:	095b      	lsrs	r3, r3, #5
 80066d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066d6:	441e      	add	r6, r3
 80066d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066da:	4618      	mov	r0, r3
 80066dc:	f04f 0100 	mov.w	r1, #0
 80066e0:	4602      	mov	r2, r0
 80066e2:	460b      	mov	r3, r1
 80066e4:	1894      	adds	r4, r2, r2
 80066e6:	603c      	str	r4, [r7, #0]
 80066e8:	415b      	adcs	r3, r3
 80066ea:	607b      	str	r3, [r7, #4]
 80066ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066f0:	1812      	adds	r2, r2, r0
 80066f2:	eb41 0303 	adc.w	r3, r1, r3
 80066f6:	f04f 0400 	mov.w	r4, #0
 80066fa:	f04f 0500 	mov.w	r5, #0
 80066fe:	00dd      	lsls	r5, r3, #3
 8006700:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006704:	00d4      	lsls	r4, r2, #3
 8006706:	4622      	mov	r2, r4
 8006708:	462b      	mov	r3, r5
 800670a:	eb12 0a00 	adds.w	sl, r2, r0
 800670e:	eb43 0b01 	adc.w	fp, r3, r1
 8006712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	4618      	mov	r0, r3
 8006718:	f04f 0100 	mov.w	r1, #0
 800671c:	f04f 0200 	mov.w	r2, #0
 8006720:	f04f 0300 	mov.w	r3, #0
 8006724:	008b      	lsls	r3, r1, #2
 8006726:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800672a:	0082      	lsls	r2, r0, #2
 800672c:	4650      	mov	r0, sl
 800672e:	4659      	mov	r1, fp
 8006730:	f7fa faaa 	bl	8000c88 <__aeabi_uldivmod>
 8006734:	4602      	mov	r2, r0
 8006736:	460b      	mov	r3, r1
 8006738:	4b0e      	ldr	r3, [pc, #56]	; (8006774 <UART_SetConfig+0x38c>)
 800673a:	fba3 1302 	umull	r1, r3, r3, r2
 800673e:	095b      	lsrs	r3, r3, #5
 8006740:	2164      	movs	r1, #100	; 0x64
 8006742:	fb01 f303 	mul.w	r3, r1, r3
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	011b      	lsls	r3, r3, #4
 800674a:	3332      	adds	r3, #50	; 0x32
 800674c:	4a09      	ldr	r2, [pc, #36]	; (8006774 <UART_SetConfig+0x38c>)
 800674e:	fba2 2303 	umull	r2, r3, r2, r3
 8006752:	095b      	lsrs	r3, r3, #5
 8006754:	f003 020f 	and.w	r2, r3, #15
 8006758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4432      	add	r2, r6
 800675e:	609a      	str	r2, [r3, #8]
}
 8006760:	bf00      	nop
 8006762:	377c      	adds	r7, #124	; 0x7c
 8006764:	46bd      	mov	sp, r7
 8006766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800676a:	bf00      	nop
 800676c:	40011000 	.word	0x40011000
 8006770:	40011400 	.word	0x40011400
 8006774:	51eb851f 	.word	0x51eb851f

08006778 <LIS3DSH_WriteIO>:

//Functions definitions
//Private functions
//1. Write IO
void LIS3DSH_WriteIO(uint8_t reg, uint8_t *dataW, uint8_t size)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	4603      	mov	r3, r0
 8006780:	6039      	str	r1, [r7, #0]
 8006782:	71fb      	strb	r3, [r7, #7]
 8006784:	4613      	mov	r3, r2
 8006786:	71bb      	strb	r3, [r7, #6]
	uint8_t spiReg = reg;
 8006788:	79fb      	ldrb	r3, [r7, #7]
 800678a:	73fb      	strb	r3, [r7, #15]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 800678c:	2200      	movs	r2, #0
 800678e:	2108      	movs	r1, #8
 8006790:	480c      	ldr	r0, [pc, #48]	; (80067c4 <LIS3DSH_WriteIO+0x4c>)
 8006792:	f7fd fed7 	bl	8004544 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, &spiReg, 1, 10);
 8006796:	f107 010f 	add.w	r1, r7, #15
 800679a:	230a      	movs	r3, #10
 800679c:	2201      	movs	r2, #1
 800679e:	480a      	ldr	r0, [pc, #40]	; (80067c8 <LIS3DSH_WriteIO+0x50>)
 80067a0:	f7fe ff48 	bl	8005634 <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Transmit(&accSPI_Handle, dataW, size, 10);
 80067a4:	79bb      	ldrb	r3, [r7, #6]
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	230a      	movs	r3, #10
 80067aa:	6839      	ldr	r1, [r7, #0]
 80067ac:	4806      	ldr	r0, [pc, #24]	; (80067c8 <LIS3DSH_WriteIO+0x50>)
 80067ae:	f7fe ff41 	bl	8005634 <HAL_SPI_Transmit>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 80067b2:	2201      	movs	r2, #1
 80067b4:	2108      	movs	r1, #8
 80067b6:	4803      	ldr	r0, [pc, #12]	; (80067c4 <LIS3DSH_WriteIO+0x4c>)
 80067b8:	f7fd fec4 	bl	8004544 <HAL_GPIO_WritePin>
}
 80067bc:	bf00      	nop
 80067be:	3710      	adds	r7, #16
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	40021000 	.word	0x40021000
 80067c8:	20000628 	.word	0x20000628

080067cc <LIS3DSH_ReadIO>:
//2. Read IO
void LIS3DSH_ReadIO(uint8_t reg, uint8_t *dataR, uint8_t size)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	4603      	mov	r3, r0
 80067d4:	6039      	str	r1, [r7, #0]
 80067d6:	71fb      	strb	r3, [r7, #7]
 80067d8:	4613      	mov	r3, r2
 80067da:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[4];
	spiBuf[0] = reg | 0x80;
 80067dc:	79fb      	ldrb	r3, [r7, #7]
 80067de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	723b      	strb	r3, [r7, #8]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 80067e6:	2200      	movs	r2, #0
 80067e8:	2108      	movs	r1, #8
 80067ea:	4819      	ldr	r0, [pc, #100]	; (8006850 <LIS3DSH_ReadIO+0x84>)
 80067ec:	f7fd feaa 	bl	8004544 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, spiBuf, 1, 10);
 80067f0:	f107 0108 	add.w	r1, r7, #8
 80067f4:	230a      	movs	r3, #10
 80067f6:	2201      	movs	r2, #1
 80067f8:	4816      	ldr	r0, [pc, #88]	; (8006854 <LIS3DSH_ReadIO+0x88>)
 80067fa:	f7fe ff1b 	bl	8005634 <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Receive(&accSPI_Handle, spiBuf, size, 10);
 80067fe:	79bb      	ldrb	r3, [r7, #6]
 8006800:	b29a      	uxth	r2, r3
 8006802:	f107 0108 	add.w	r1, r7, #8
 8006806:	230a      	movs	r3, #10
 8006808:	4812      	ldr	r0, [pc, #72]	; (8006854 <LIS3DSH_ReadIO+0x88>)
 800680a:	f7ff f84f 	bl	80058ac <HAL_SPI_Receive>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 800680e:	2201      	movs	r2, #1
 8006810:	2108      	movs	r1, #8
 8006812:	480f      	ldr	r0, [pc, #60]	; (8006850 <LIS3DSH_ReadIO+0x84>)
 8006814:	f7fd fe96 	bl	8004544 <HAL_GPIO_WritePin>
	
	for(uint8_t i=0; i<(size&0x3); i++)
 8006818:	2300      	movs	r3, #0
 800681a:	73fb      	strb	r3, [r7, #15]
 800681c:	e00c      	b.n	8006838 <LIS3DSH_ReadIO+0x6c>
	{
		dataR[i] = spiBuf[i];
 800681e:	7bfa      	ldrb	r2, [r7, #15]
 8006820:	7bfb      	ldrb	r3, [r7, #15]
 8006822:	6839      	ldr	r1, [r7, #0]
 8006824:	440b      	add	r3, r1
 8006826:	f107 0110 	add.w	r1, r7, #16
 800682a:	440a      	add	r2, r1
 800682c:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8006830:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0; i<(size&0x3); i++)
 8006832:	7bfb      	ldrb	r3, [r7, #15]
 8006834:	3301      	adds	r3, #1
 8006836:	73fb      	strb	r3, [r7, #15]
 8006838:	7bfa      	ldrb	r2, [r7, #15]
 800683a:	79bb      	ldrb	r3, [r7, #6]
 800683c:	f003 0303 	and.w	r3, r3, #3
 8006840:	429a      	cmp	r2, r3
 8006842:	dbec      	blt.n	800681e <LIS3DSH_ReadIO+0x52>
	}
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	40021000 	.word	0x40021000
 8006854:	20000628 	.word	0x20000628

08006858 <LIS3DSH_Init>:


//1. Accelerometer initialise function
void LIS3DSH_Init(SPI_HandleTypeDef *accSPI, LIS3DSH_InitTypeDef *accInitDef)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
	uint8_t spiData = 0;
 8006862:	2300      	movs	r3, #0
 8006864:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&accSPI_Handle, accSPI, sizeof(*accSPI));
 8006866:	2258      	movs	r2, #88	; 0x58
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	485b      	ldr	r0, [pc, #364]	; (80069d8 <LIS3DSH_Init+0x180>)
 800686c:	f000 f9c2 	bl	8006bf4 <memcpy>
	//** 1. Enable Axes and Output Data Rate **//
	//Set CTRL REG4 settings value
	spiData |= (accInitDef->enableAxes & 0x07);		//Enable Axes
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	78db      	ldrb	r3, [r3, #3]
 8006874:	b25b      	sxtb	r3, r3
 8006876:	f003 0307 	and.w	r3, r3, #7
 800687a:	b25a      	sxtb	r2, r3
 800687c:	7bfb      	ldrb	r3, [r7, #15]
 800687e:	b25b      	sxtb	r3, r3
 8006880:	4313      	orrs	r3, r2
 8006882:	b25b      	sxtb	r3, r3
 8006884:	b2db      	uxtb	r3, r3
 8006886:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->dataRate & 0xF0);			//Output Data Rate
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	b25b      	sxtb	r3, r3
 800688e:	f023 030f 	bic.w	r3, r3, #15
 8006892:	b25a      	sxtb	r2, r3
 8006894:	7bfb      	ldrb	r3, [r7, #15]
 8006896:	b25b      	sxtb	r3, r3
 8006898:	4313      	orrs	r3, r2
 800689a:	b25b      	sxtb	r3, r3
 800689c:	b2db      	uxtb	r3, r3
 800689e:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG4_ADDR, &spiData, 1);
 80068a0:	f107 030f 	add.w	r3, r7, #15
 80068a4:	2201      	movs	r2, #1
 80068a6:	4619      	mov	r1, r3
 80068a8:	2020      	movs	r0, #32
 80068aa:	f7ff ff65 	bl	8006778 <LIS3DSH_WriteIO>
	
	//** 2. Full-Scale selection, Anti-aliasing BW, self test and 4-wire SPI **//
	spiData = 0;
 80068ae:	2300      	movs	r3, #0
 80068b0:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->antiAliasingBW & 0xC0);		//Anti-aliasing BW
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	789b      	ldrb	r3, [r3, #2]
 80068b6:	b25b      	sxtb	r3, r3
 80068b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80068bc:	b25a      	sxtb	r2, r3
 80068be:	7bfb      	ldrb	r3, [r7, #15]
 80068c0:	b25b      	sxtb	r3, r3
 80068c2:	4313      	orrs	r3, r2
 80068c4:	b25b      	sxtb	r3, r3
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->fullScale & 0x38);				//Full-Scale
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	785b      	ldrb	r3, [r3, #1]
 80068ce:	b25b      	sxtb	r3, r3
 80068d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068d4:	b25a      	sxtb	r2, r3
 80068d6:	7bfb      	ldrb	r3, [r7, #15]
 80068d8:	b25b      	sxtb	r3, r3
 80068da:	4313      	orrs	r3, r2
 80068dc:	b25b      	sxtb	r3, r3
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG5_ADDR, &spiData, 1);
 80068e2:	f107 030f 	add.w	r3, r7, #15
 80068e6:	2201      	movs	r2, #1
 80068e8:	4619      	mov	r1, r3
 80068ea:	2024      	movs	r0, #36	; 0x24
 80068ec:	f7ff ff44 	bl	8006778 <LIS3DSH_WriteIO>
	
	//** 3. Interrupt Configuration **//
	if(accInitDef->interruptEnable)
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	791b      	ldrb	r3, [r3, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d008      	beq.n	800690a <LIS3DSH_Init+0xb2>
	{
		spiData = 0x88;
 80068f8:	2388      	movs	r3, #136	; 0x88
 80068fa:	73fb      	strb	r3, [r7, #15]
		//Write to accelerometer
		LIS3DSH_WriteIO(LIS3DSH_CTRL_REG3_ADDR, &spiData, 1);
 80068fc:	f107 030f 	add.w	r3, r7, #15
 8006900:	2201      	movs	r2, #1
 8006902:	4619      	mov	r1, r3
 8006904:	2023      	movs	r0, #35	; 0x23
 8006906:	f7ff ff37 	bl	8006778 <LIS3DSH_WriteIO>
	}
	
	//Assign sensor sensitivity (based on Full-Scale)
	switch(accInitDef->fullScale)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	785b      	ldrb	r3, [r3, #1]
 800690e:	2b20      	cmp	r3, #32
 8006910:	d858      	bhi.n	80069c4 <LIS3DSH_Init+0x16c>
 8006912:	a201      	add	r2, pc, #4	; (adr r2, 8006918 <LIS3DSH_Init+0xc0>)
 8006914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006918:	0800699d 	.word	0x0800699d
 800691c:	080069c5 	.word	0x080069c5
 8006920:	080069c5 	.word	0x080069c5
 8006924:	080069c5 	.word	0x080069c5
 8006928:	080069c5 	.word	0x080069c5
 800692c:	080069c5 	.word	0x080069c5
 8006930:	080069c5 	.word	0x080069c5
 8006934:	080069c5 	.word	0x080069c5
 8006938:	080069a5 	.word	0x080069a5
 800693c:	080069c5 	.word	0x080069c5
 8006940:	080069c5 	.word	0x080069c5
 8006944:	080069c5 	.word	0x080069c5
 8006948:	080069c5 	.word	0x080069c5
 800694c:	080069c5 	.word	0x080069c5
 8006950:	080069c5 	.word	0x080069c5
 8006954:	080069c5 	.word	0x080069c5
 8006958:	080069ad 	.word	0x080069ad
 800695c:	080069c5 	.word	0x080069c5
 8006960:	080069c5 	.word	0x080069c5
 8006964:	080069c5 	.word	0x080069c5
 8006968:	080069c5 	.word	0x080069c5
 800696c:	080069c5 	.word	0x080069c5
 8006970:	080069c5 	.word	0x080069c5
 8006974:	080069c5 	.word	0x080069c5
 8006978:	080069b5 	.word	0x080069b5
 800697c:	080069c5 	.word	0x080069c5
 8006980:	080069c5 	.word	0x080069c5
 8006984:	080069c5 	.word	0x080069c5
 8006988:	080069c5 	.word	0x080069c5
 800698c:	080069c5 	.word	0x080069c5
 8006990:	080069c5 	.word	0x080069c5
 8006994:	080069c5 	.word	0x080069c5
 8006998:	080069bd 	.word	0x080069bd
	{
		case LIS3DSH_FULLSCALE_2:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 800699c:	4b0f      	ldr	r3, [pc, #60]	; (80069dc <LIS3DSH_Init+0x184>)
 800699e:	4a10      	ldr	r2, [pc, #64]	; (80069e0 <LIS3DSH_Init+0x188>)
 80069a0:	601a      	str	r2, [r3, #0]
			break;
 80069a2:	e00f      	b.n	80069c4 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_4:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 80069a4:	4b0d      	ldr	r3, [pc, #52]	; (80069dc <LIS3DSH_Init+0x184>)
 80069a6:	4a0f      	ldr	r2, [pc, #60]	; (80069e4 <LIS3DSH_Init+0x18c>)
 80069a8:	601a      	str	r2, [r3, #0]
			break;
 80069aa:	e00b      	b.n	80069c4 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_6:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 80069ac:	4b0b      	ldr	r3, [pc, #44]	; (80069dc <LIS3DSH_Init+0x184>)
 80069ae:	4a0e      	ldr	r2, [pc, #56]	; (80069e8 <LIS3DSH_Init+0x190>)
 80069b0:	601a      	str	r2, [r3, #0]
			break;
 80069b2:	e007      	b.n	80069c4 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_8:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 80069b4:	4b09      	ldr	r3, [pc, #36]	; (80069dc <LIS3DSH_Init+0x184>)
 80069b6:	4a0d      	ldr	r2, [pc, #52]	; (80069ec <LIS3DSH_Init+0x194>)
 80069b8:	601a      	str	r2, [r3, #0]
			break;
 80069ba:	e003      	b.n	80069c4 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_16:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 80069bc:	4b07      	ldr	r3, [pc, #28]	; (80069dc <LIS3DSH_Init+0x184>)
 80069be:	4a0c      	ldr	r2, [pc, #48]	; (80069f0 <LIS3DSH_Init+0x198>)
 80069c0:	601a      	str	r2, [r3, #0]
			break;
 80069c2:	bf00      	nop
	}
	_LIS3DHS_CS_DISABLE;
 80069c4:	2201      	movs	r2, #1
 80069c6:	2108      	movs	r1, #8
 80069c8:	480a      	ldr	r0, [pc, #40]	; (80069f4 <LIS3DSH_Init+0x19c>)
 80069ca:	f7fd fdbb 	bl	8004544 <HAL_GPIO_WritePin>
}
 80069ce:	bf00      	nop
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000628 	.word	0x20000628
 80069dc:	2000000c 	.word	0x2000000c
 80069e0:	3d75c28f 	.word	0x3d75c28f
 80069e4:	3df5c28f 	.word	0x3df5c28f
 80069e8:	3e3851ec 	.word	0x3e3851ec
 80069ec:	3e75c28f 	.word	0x3e75c28f
 80069f0:	3f3ae148 	.word	0x3f3ae148
 80069f4:	40021000 	.word	0x40021000

080069f8 <LIS3DSH_GetDataRaw_x>:
	tempDataRaw.z = ((spiBuf[1] << 8) + spiBuf[0]);
	
	return tempDataRaw;
}//2.1 Get Accelerometer raw data
int16_t LIS3DSH_GetDataRaw_x(void)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
	uint8_t spiBuf[2];
	int16_t tempDataRaw;
	
	//Read X data
	LIS3DSH_ReadIO(LIS3DSH_OUT_X_L_ADDR, spiBuf, 2);
 80069fe:	1d3b      	adds	r3, r7, #4
 8006a00:	2202      	movs	r2, #2
 8006a02:	4619      	mov	r1, r3
 8006a04:	2028      	movs	r0, #40	; 0x28
 8006a06:	f7ff fee1 	bl	80067cc <LIS3DSH_ReadIO>
	tempDataRaw = ((spiBuf[1] << 8) + spiBuf[0]);
 8006a0a:	797b      	ldrb	r3, [r7, #5]
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	021b      	lsls	r3, r3, #8
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	793b      	ldrb	r3, [r7, #4]
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	4413      	add	r3, r2
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	80fb      	strh	r3, [r7, #6]

	return tempDataRaw;
 8006a1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <LIS3DSH_GetDataScaled_x>:

	return tempScaledData;
}
//3.1 Get Accelerometer mg data, axis X
float LIS3DSH_GetDataScaled_x(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
	//Read raw data
	int16_t x_tempRawData = LIS3DSH_GetDataRaw_x();;
 8006a2e:	f7ff ffe3 	bl	80069f8 <LIS3DSH_GetDataRaw_x>
 8006a32:	4603      	mov	r3, r0
 8006a34:	80fb      	strh	r3, [r7, #6]
	//Scale data and return
	float x_tempScaledData;
	x_tempScaledData = (x_tempRawData * lis3dsh_Sensitivity * __X_Scale) + 0.0f - __X_Bias;
 8006a36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a3a:	ee07 3a90 	vmov	s15, r3
 8006a3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a42:	4b0e      	ldr	r3, [pc, #56]	; (8006a7c <LIS3DSH_GetDataScaled_x+0x54>)
 8006a44:	edd3 7a00 	vldr	s15, [r3]
 8006a48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a4c:	4b0c      	ldr	r3, [pc, #48]	; (8006a80 <LIS3DSH_GetDataScaled_x+0x58>)
 8006a4e:	edd3 7a00 	vldr	s15, [r3]
 8006a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a56:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8006a84 <LIS3DSH_GetDataScaled_x+0x5c>
 8006a5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a5e:	4b0a      	ldr	r3, [pc, #40]	; (8006a88 <LIS3DSH_GetDataScaled_x+0x60>)
 8006a60:	edd3 7a00 	vldr	s15, [r3]
 8006a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a68:	edc7 7a00 	vstr	s15, [r7]
	/*tempScaledData.y = (tempRawData.y * lis3dsh_Sensitivity * __Y_Scale) + 0.0f - __Y_Bias;
	tempScaledData.z = (tempRawData.z * lis3dsh_Sensitivity * __Z_Scale) + 0.0f - __Z_Bias;*/
	
	return x_tempScaledData;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	ee07 3a90 	vmov	s15, r3
}
 8006a72:	eeb0 0a67 	vmov.f32	s0, s15
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	2000000c 	.word	0x2000000c
 8006a80:	20000010 	.word	0x20000010
 8006a84:	00000000 	.word	0x00000000
 8006a88:	20000680 	.word	0x20000680

08006a8c <LIS3DSH_X_calibrate>:
}

//** Calibration functions **//
//1. Set X-Axis calibrate
void LIS3DSH_X_calibrate(float x_min, float x_max)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	ed87 0a01 	vstr	s0, [r7, #4]
 8006a96:	edc7 0a00 	vstr	s1, [r7]
	__X_Bias = (x_max+x_min)/2.0f;
 8006a9a:	ed97 7a00 	vldr	s14, [r7]
 8006a9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006aa2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006aa6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006aaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006aae:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <LIS3DSH_X_calibrate+0x50>)
 8006ab0:	edc3 7a00 	vstr	s15, [r3]
	__X_Scale = (2*1000)/(x_max - x_min);
 8006ab4:	ed97 7a00 	vldr	s14, [r7]
 8006ab8:	edd7 7a01 	vldr	s15, [r7, #4]
 8006abc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006ac0:	eddf 6a07 	vldr	s13, [pc, #28]	; 8006ae0 <LIS3DSH_X_calibrate+0x54>
 8006ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ac8:	4b06      	ldr	r3, [pc, #24]	; (8006ae4 <LIS3DSH_X_calibrate+0x58>)
 8006aca:	edc3 7a00 	vstr	s15, [r3]
}
 8006ace:	bf00      	nop
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	20000680 	.word	0x20000680
 8006ae0:	44fa0000 	.word	0x44fa0000
 8006ae4:	20000010 	.word	0x20000010

08006ae8 <LIS3DSH_Y_calibrate>:
//2. Set Y-Axis calibrate
void LIS3DSH_Y_calibrate(float y_min, float y_max)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	ed87 0a01 	vstr	s0, [r7, #4]
 8006af2:	edc7 0a00 	vstr	s1, [r7]
	__Y_Bias = (y_max+y_min)/2.0f;
 8006af6:	ed97 7a00 	vldr	s14, [r7]
 8006afa:	edd7 7a01 	vldr	s15, [r7, #4]
 8006afe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b02:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006b06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b0a:	4b0b      	ldr	r3, [pc, #44]	; (8006b38 <LIS3DSH_Y_calibrate+0x50>)
 8006b0c:	edc3 7a00 	vstr	s15, [r3]
	__Y_Scale = (2*1000)/(y_max - y_min);
 8006b10:	ed97 7a00 	vldr	s14, [r7]
 8006b14:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006b1c:	eddf 6a07 	vldr	s13, [pc, #28]	; 8006b3c <LIS3DSH_Y_calibrate+0x54>
 8006b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b24:	4b06      	ldr	r3, [pc, #24]	; (8006b40 <LIS3DSH_Y_calibrate+0x58>)
 8006b26:	edc3 7a00 	vstr	s15, [r3]
}
 8006b2a:	bf00      	nop
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr
 8006b36:	bf00      	nop
 8006b38:	20000684 	.word	0x20000684
 8006b3c:	44fa0000 	.word	0x44fa0000
 8006b40:	20000014 	.word	0x20000014

08006b44 <LIS3DSH_Z_calibrate>:
//3. Set Z-Axis calibrate
void LIS3DSH_Z_calibrate(float z_min, float z_max)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	ed87 0a01 	vstr	s0, [r7, #4]
 8006b4e:	edc7 0a00 	vstr	s1, [r7]
	__Z_Bias = (z_max+z_min)/2.0f;
 8006b52:	ed97 7a00 	vldr	s14, [r7]
 8006b56:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b5e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006b62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b66:	4b0b      	ldr	r3, [pc, #44]	; (8006b94 <LIS3DSH_Z_calibrate+0x50>)
 8006b68:	edc3 7a00 	vstr	s15, [r3]
	__Z_Scale = (2*1000)/(z_max - z_min);
 8006b6c:	ed97 7a00 	vldr	s14, [r7]
 8006b70:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006b78:	eddf 6a07 	vldr	s13, [pc, #28]	; 8006b98 <LIS3DSH_Z_calibrate+0x54>
 8006b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b80:	4b06      	ldr	r3, [pc, #24]	; (8006b9c <LIS3DSH_Z_calibrate+0x58>)
 8006b82:	edc3 7a00 	vstr	s15, [r3]
}
 8006b86:	bf00      	nop
 8006b88:	370c      	adds	r7, #12
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	20000688 	.word	0x20000688
 8006b98:	44fa0000 	.word	0x44fa0000
 8006b9c:	20000018 	.word	0x20000018

08006ba0 <__errno>:
 8006ba0:	4b01      	ldr	r3, [pc, #4]	; (8006ba8 <__errno+0x8>)
 8006ba2:	6818      	ldr	r0, [r3, #0]
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	2000001c 	.word	0x2000001c

08006bac <__libc_init_array>:
 8006bac:	b570      	push	{r4, r5, r6, lr}
 8006bae:	4d0d      	ldr	r5, [pc, #52]	; (8006be4 <__libc_init_array+0x38>)
 8006bb0:	4c0d      	ldr	r4, [pc, #52]	; (8006be8 <__libc_init_array+0x3c>)
 8006bb2:	1b64      	subs	r4, r4, r5
 8006bb4:	10a4      	asrs	r4, r4, #2
 8006bb6:	2600      	movs	r6, #0
 8006bb8:	42a6      	cmp	r6, r4
 8006bba:	d109      	bne.n	8006bd0 <__libc_init_array+0x24>
 8006bbc:	4d0b      	ldr	r5, [pc, #44]	; (8006bec <__libc_init_array+0x40>)
 8006bbe:	4c0c      	ldr	r4, [pc, #48]	; (8006bf0 <__libc_init_array+0x44>)
 8006bc0:	f004 fc46 	bl	800b450 <_init>
 8006bc4:	1b64      	subs	r4, r4, r5
 8006bc6:	10a4      	asrs	r4, r4, #2
 8006bc8:	2600      	movs	r6, #0
 8006bca:	42a6      	cmp	r6, r4
 8006bcc:	d105      	bne.n	8006bda <__libc_init_array+0x2e>
 8006bce:	bd70      	pop	{r4, r5, r6, pc}
 8006bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bd4:	4798      	blx	r3
 8006bd6:	3601      	adds	r6, #1
 8006bd8:	e7ee      	b.n	8006bb8 <__libc_init_array+0xc>
 8006bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bde:	4798      	blx	r3
 8006be0:	3601      	adds	r6, #1
 8006be2:	e7f2      	b.n	8006bca <__libc_init_array+0x1e>
 8006be4:	0800edd4 	.word	0x0800edd4
 8006be8:	0800edd4 	.word	0x0800edd4
 8006bec:	0800edd4 	.word	0x0800edd4
 8006bf0:	0800edd8 	.word	0x0800edd8

08006bf4 <memcpy>:
 8006bf4:	440a      	add	r2, r1
 8006bf6:	4291      	cmp	r1, r2
 8006bf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bfc:	d100      	bne.n	8006c00 <memcpy+0xc>
 8006bfe:	4770      	bx	lr
 8006c00:	b510      	push	{r4, lr}
 8006c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c0a:	4291      	cmp	r1, r2
 8006c0c:	d1f9      	bne.n	8006c02 <memcpy+0xe>
 8006c0e:	bd10      	pop	{r4, pc}

08006c10 <memset>:
 8006c10:	4402      	add	r2, r0
 8006c12:	4603      	mov	r3, r0
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d100      	bne.n	8006c1a <memset+0xa>
 8006c18:	4770      	bx	lr
 8006c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c1e:	e7f9      	b.n	8006c14 <memset+0x4>

08006c20 <__cvt>:
 8006c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c24:	ec55 4b10 	vmov	r4, r5, d0
 8006c28:	2d00      	cmp	r5, #0
 8006c2a:	460e      	mov	r6, r1
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	462b      	mov	r3, r5
 8006c30:	bfbb      	ittet	lt
 8006c32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006c36:	461d      	movlt	r5, r3
 8006c38:	2300      	movge	r3, #0
 8006c3a:	232d      	movlt	r3, #45	; 0x2d
 8006c3c:	700b      	strb	r3, [r1, #0]
 8006c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c44:	4691      	mov	r9, r2
 8006c46:	f023 0820 	bic.w	r8, r3, #32
 8006c4a:	bfbc      	itt	lt
 8006c4c:	4622      	movlt	r2, r4
 8006c4e:	4614      	movlt	r4, r2
 8006c50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c54:	d005      	beq.n	8006c62 <__cvt+0x42>
 8006c56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c5a:	d100      	bne.n	8006c5e <__cvt+0x3e>
 8006c5c:	3601      	adds	r6, #1
 8006c5e:	2102      	movs	r1, #2
 8006c60:	e000      	b.n	8006c64 <__cvt+0x44>
 8006c62:	2103      	movs	r1, #3
 8006c64:	ab03      	add	r3, sp, #12
 8006c66:	9301      	str	r3, [sp, #4]
 8006c68:	ab02      	add	r3, sp, #8
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	ec45 4b10 	vmov	d0, r4, r5
 8006c70:	4653      	mov	r3, sl
 8006c72:	4632      	mov	r2, r6
 8006c74:	f001 fdb4 	bl	80087e0 <_dtoa_r>
 8006c78:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c7c:	4607      	mov	r7, r0
 8006c7e:	d102      	bne.n	8006c86 <__cvt+0x66>
 8006c80:	f019 0f01 	tst.w	r9, #1
 8006c84:	d022      	beq.n	8006ccc <__cvt+0xac>
 8006c86:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c8a:	eb07 0906 	add.w	r9, r7, r6
 8006c8e:	d110      	bne.n	8006cb2 <__cvt+0x92>
 8006c90:	783b      	ldrb	r3, [r7, #0]
 8006c92:	2b30      	cmp	r3, #48	; 0x30
 8006c94:	d10a      	bne.n	8006cac <__cvt+0x8c>
 8006c96:	2200      	movs	r2, #0
 8006c98:	2300      	movs	r3, #0
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	f7f9 ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ca2:	b918      	cbnz	r0, 8006cac <__cvt+0x8c>
 8006ca4:	f1c6 0601 	rsb	r6, r6, #1
 8006ca8:	f8ca 6000 	str.w	r6, [sl]
 8006cac:	f8da 3000 	ldr.w	r3, [sl]
 8006cb0:	4499      	add	r9, r3
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	4629      	mov	r1, r5
 8006cba:	f7f9 ff05 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cbe:	b108      	cbz	r0, 8006cc4 <__cvt+0xa4>
 8006cc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006cc4:	2230      	movs	r2, #48	; 0x30
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	454b      	cmp	r3, r9
 8006cca:	d307      	bcc.n	8006cdc <__cvt+0xbc>
 8006ccc:	9b03      	ldr	r3, [sp, #12]
 8006cce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cd0:	1bdb      	subs	r3, r3, r7
 8006cd2:	4638      	mov	r0, r7
 8006cd4:	6013      	str	r3, [r2, #0]
 8006cd6:	b004      	add	sp, #16
 8006cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cdc:	1c59      	adds	r1, r3, #1
 8006cde:	9103      	str	r1, [sp, #12]
 8006ce0:	701a      	strb	r2, [r3, #0]
 8006ce2:	e7f0      	b.n	8006cc6 <__cvt+0xa6>

08006ce4 <__exponent>:
 8006ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2900      	cmp	r1, #0
 8006cea:	bfb8      	it	lt
 8006cec:	4249      	neglt	r1, r1
 8006cee:	f803 2b02 	strb.w	r2, [r3], #2
 8006cf2:	bfb4      	ite	lt
 8006cf4:	222d      	movlt	r2, #45	; 0x2d
 8006cf6:	222b      	movge	r2, #43	; 0x2b
 8006cf8:	2909      	cmp	r1, #9
 8006cfa:	7042      	strb	r2, [r0, #1]
 8006cfc:	dd2a      	ble.n	8006d54 <__exponent+0x70>
 8006cfe:	f10d 0407 	add.w	r4, sp, #7
 8006d02:	46a4      	mov	ip, r4
 8006d04:	270a      	movs	r7, #10
 8006d06:	46a6      	mov	lr, r4
 8006d08:	460a      	mov	r2, r1
 8006d0a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006d0e:	fb07 1516 	mls	r5, r7, r6, r1
 8006d12:	3530      	adds	r5, #48	; 0x30
 8006d14:	2a63      	cmp	r2, #99	; 0x63
 8006d16:	f104 34ff 	add.w	r4, r4, #4294967295
 8006d1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006d1e:	4631      	mov	r1, r6
 8006d20:	dcf1      	bgt.n	8006d06 <__exponent+0x22>
 8006d22:	3130      	adds	r1, #48	; 0x30
 8006d24:	f1ae 0502 	sub.w	r5, lr, #2
 8006d28:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d2c:	1c44      	adds	r4, r0, #1
 8006d2e:	4629      	mov	r1, r5
 8006d30:	4561      	cmp	r1, ip
 8006d32:	d30a      	bcc.n	8006d4a <__exponent+0x66>
 8006d34:	f10d 0209 	add.w	r2, sp, #9
 8006d38:	eba2 020e 	sub.w	r2, r2, lr
 8006d3c:	4565      	cmp	r5, ip
 8006d3e:	bf88      	it	hi
 8006d40:	2200      	movhi	r2, #0
 8006d42:	4413      	add	r3, r2
 8006d44:	1a18      	subs	r0, r3, r0
 8006d46:	b003      	add	sp, #12
 8006d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d4e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d52:	e7ed      	b.n	8006d30 <__exponent+0x4c>
 8006d54:	2330      	movs	r3, #48	; 0x30
 8006d56:	3130      	adds	r1, #48	; 0x30
 8006d58:	7083      	strb	r3, [r0, #2]
 8006d5a:	70c1      	strb	r1, [r0, #3]
 8006d5c:	1d03      	adds	r3, r0, #4
 8006d5e:	e7f1      	b.n	8006d44 <__exponent+0x60>

08006d60 <_printf_float>:
 8006d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d64:	ed2d 8b02 	vpush	{d8}
 8006d68:	b08d      	sub	sp, #52	; 0x34
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d70:	4616      	mov	r6, r2
 8006d72:	461f      	mov	r7, r3
 8006d74:	4605      	mov	r5, r0
 8006d76:	f002 fe8f 	bl	8009a98 <_localeconv_r>
 8006d7a:	f8d0 a000 	ldr.w	sl, [r0]
 8006d7e:	4650      	mov	r0, sl
 8006d80:	f7f9 fa26 	bl	80001d0 <strlen>
 8006d84:	2300      	movs	r3, #0
 8006d86:	930a      	str	r3, [sp, #40]	; 0x28
 8006d88:	6823      	ldr	r3, [r4, #0]
 8006d8a:	9305      	str	r3, [sp, #20]
 8006d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8006d90:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d94:	3307      	adds	r3, #7
 8006d96:	f023 0307 	bic.w	r3, r3, #7
 8006d9a:	f103 0208 	add.w	r2, r3, #8
 8006d9e:	f8c8 2000 	str.w	r2, [r8]
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006daa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006dae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006db2:	9307      	str	r3, [sp, #28]
 8006db4:	f8cd 8018 	str.w	r8, [sp, #24]
 8006db8:	ee08 0a10 	vmov	s16, r0
 8006dbc:	4b9f      	ldr	r3, [pc, #636]	; (800703c <_printf_float+0x2dc>)
 8006dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc6:	f7f9 feb1 	bl	8000b2c <__aeabi_dcmpun>
 8006dca:	bb88      	cbnz	r0, 8006e30 <_printf_float+0xd0>
 8006dcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dd0:	4b9a      	ldr	r3, [pc, #616]	; (800703c <_printf_float+0x2dc>)
 8006dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd6:	f7f9 fe8b 	bl	8000af0 <__aeabi_dcmple>
 8006dda:	bb48      	cbnz	r0, 8006e30 <_printf_float+0xd0>
 8006ddc:	2200      	movs	r2, #0
 8006dde:	2300      	movs	r3, #0
 8006de0:	4640      	mov	r0, r8
 8006de2:	4649      	mov	r1, r9
 8006de4:	f7f9 fe7a 	bl	8000adc <__aeabi_dcmplt>
 8006de8:	b110      	cbz	r0, 8006df0 <_printf_float+0x90>
 8006dea:	232d      	movs	r3, #45	; 0x2d
 8006dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006df0:	4b93      	ldr	r3, [pc, #588]	; (8007040 <_printf_float+0x2e0>)
 8006df2:	4894      	ldr	r0, [pc, #592]	; (8007044 <_printf_float+0x2e4>)
 8006df4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006df8:	bf94      	ite	ls
 8006dfa:	4698      	movls	r8, r3
 8006dfc:	4680      	movhi	r8, r0
 8006dfe:	2303      	movs	r3, #3
 8006e00:	6123      	str	r3, [r4, #16]
 8006e02:	9b05      	ldr	r3, [sp, #20]
 8006e04:	f023 0204 	bic.w	r2, r3, #4
 8006e08:	6022      	str	r2, [r4, #0]
 8006e0a:	f04f 0900 	mov.w	r9, #0
 8006e0e:	9700      	str	r7, [sp, #0]
 8006e10:	4633      	mov	r3, r6
 8006e12:	aa0b      	add	r2, sp, #44	; 0x2c
 8006e14:	4621      	mov	r1, r4
 8006e16:	4628      	mov	r0, r5
 8006e18:	f000 f9d8 	bl	80071cc <_printf_common>
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	f040 8090 	bne.w	8006f42 <_printf_float+0x1e2>
 8006e22:	f04f 30ff 	mov.w	r0, #4294967295
 8006e26:	b00d      	add	sp, #52	; 0x34
 8006e28:	ecbd 8b02 	vpop	{d8}
 8006e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e30:	4642      	mov	r2, r8
 8006e32:	464b      	mov	r3, r9
 8006e34:	4640      	mov	r0, r8
 8006e36:	4649      	mov	r1, r9
 8006e38:	f7f9 fe78 	bl	8000b2c <__aeabi_dcmpun>
 8006e3c:	b140      	cbz	r0, 8006e50 <_printf_float+0xf0>
 8006e3e:	464b      	mov	r3, r9
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	bfbc      	itt	lt
 8006e44:	232d      	movlt	r3, #45	; 0x2d
 8006e46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e4a:	487f      	ldr	r0, [pc, #508]	; (8007048 <_printf_float+0x2e8>)
 8006e4c:	4b7f      	ldr	r3, [pc, #508]	; (800704c <_printf_float+0x2ec>)
 8006e4e:	e7d1      	b.n	8006df4 <_printf_float+0x94>
 8006e50:	6863      	ldr	r3, [r4, #4]
 8006e52:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e56:	9206      	str	r2, [sp, #24]
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	d13f      	bne.n	8006edc <_printf_float+0x17c>
 8006e5c:	2306      	movs	r3, #6
 8006e5e:	6063      	str	r3, [r4, #4]
 8006e60:	9b05      	ldr	r3, [sp, #20]
 8006e62:	6861      	ldr	r1, [r4, #4]
 8006e64:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e68:	2300      	movs	r3, #0
 8006e6a:	9303      	str	r3, [sp, #12]
 8006e6c:	ab0a      	add	r3, sp, #40	; 0x28
 8006e6e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e72:	ab09      	add	r3, sp, #36	; 0x24
 8006e74:	ec49 8b10 	vmov	d0, r8, r9
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	6022      	str	r2, [r4, #0]
 8006e7c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e80:	4628      	mov	r0, r5
 8006e82:	f7ff fecd 	bl	8006c20 <__cvt>
 8006e86:	9b06      	ldr	r3, [sp, #24]
 8006e88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e8a:	2b47      	cmp	r3, #71	; 0x47
 8006e8c:	4680      	mov	r8, r0
 8006e8e:	d108      	bne.n	8006ea2 <_printf_float+0x142>
 8006e90:	1cc8      	adds	r0, r1, #3
 8006e92:	db02      	blt.n	8006e9a <_printf_float+0x13a>
 8006e94:	6863      	ldr	r3, [r4, #4]
 8006e96:	4299      	cmp	r1, r3
 8006e98:	dd41      	ble.n	8006f1e <_printf_float+0x1be>
 8006e9a:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e9e:	fa5f fb8b 	uxtb.w	fp, fp
 8006ea2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ea6:	d820      	bhi.n	8006eea <_printf_float+0x18a>
 8006ea8:	3901      	subs	r1, #1
 8006eaa:	465a      	mov	r2, fp
 8006eac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006eb0:	9109      	str	r1, [sp, #36]	; 0x24
 8006eb2:	f7ff ff17 	bl	8006ce4 <__exponent>
 8006eb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eb8:	1813      	adds	r3, r2, r0
 8006eba:	2a01      	cmp	r2, #1
 8006ebc:	4681      	mov	r9, r0
 8006ebe:	6123      	str	r3, [r4, #16]
 8006ec0:	dc02      	bgt.n	8006ec8 <_printf_float+0x168>
 8006ec2:	6822      	ldr	r2, [r4, #0]
 8006ec4:	07d2      	lsls	r2, r2, #31
 8006ec6:	d501      	bpl.n	8006ecc <_printf_float+0x16c>
 8006ec8:	3301      	adds	r3, #1
 8006eca:	6123      	str	r3, [r4, #16]
 8006ecc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d09c      	beq.n	8006e0e <_printf_float+0xae>
 8006ed4:	232d      	movs	r3, #45	; 0x2d
 8006ed6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eda:	e798      	b.n	8006e0e <_printf_float+0xae>
 8006edc:	9a06      	ldr	r2, [sp, #24]
 8006ede:	2a47      	cmp	r2, #71	; 0x47
 8006ee0:	d1be      	bne.n	8006e60 <_printf_float+0x100>
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d1bc      	bne.n	8006e60 <_printf_float+0x100>
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e7b9      	b.n	8006e5e <_printf_float+0xfe>
 8006eea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006eee:	d118      	bne.n	8006f22 <_printf_float+0x1c2>
 8006ef0:	2900      	cmp	r1, #0
 8006ef2:	6863      	ldr	r3, [r4, #4]
 8006ef4:	dd0b      	ble.n	8006f0e <_printf_float+0x1ae>
 8006ef6:	6121      	str	r1, [r4, #16]
 8006ef8:	b913      	cbnz	r3, 8006f00 <_printf_float+0x1a0>
 8006efa:	6822      	ldr	r2, [r4, #0]
 8006efc:	07d0      	lsls	r0, r2, #31
 8006efe:	d502      	bpl.n	8006f06 <_printf_float+0x1a6>
 8006f00:	3301      	adds	r3, #1
 8006f02:	440b      	add	r3, r1
 8006f04:	6123      	str	r3, [r4, #16]
 8006f06:	65a1      	str	r1, [r4, #88]	; 0x58
 8006f08:	f04f 0900 	mov.w	r9, #0
 8006f0c:	e7de      	b.n	8006ecc <_printf_float+0x16c>
 8006f0e:	b913      	cbnz	r3, 8006f16 <_printf_float+0x1b6>
 8006f10:	6822      	ldr	r2, [r4, #0]
 8006f12:	07d2      	lsls	r2, r2, #31
 8006f14:	d501      	bpl.n	8006f1a <_printf_float+0x1ba>
 8006f16:	3302      	adds	r3, #2
 8006f18:	e7f4      	b.n	8006f04 <_printf_float+0x1a4>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e7f2      	b.n	8006f04 <_printf_float+0x1a4>
 8006f1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f24:	4299      	cmp	r1, r3
 8006f26:	db05      	blt.n	8006f34 <_printf_float+0x1d4>
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	6121      	str	r1, [r4, #16]
 8006f2c:	07d8      	lsls	r0, r3, #31
 8006f2e:	d5ea      	bpl.n	8006f06 <_printf_float+0x1a6>
 8006f30:	1c4b      	adds	r3, r1, #1
 8006f32:	e7e7      	b.n	8006f04 <_printf_float+0x1a4>
 8006f34:	2900      	cmp	r1, #0
 8006f36:	bfd4      	ite	le
 8006f38:	f1c1 0202 	rsble	r2, r1, #2
 8006f3c:	2201      	movgt	r2, #1
 8006f3e:	4413      	add	r3, r2
 8006f40:	e7e0      	b.n	8006f04 <_printf_float+0x1a4>
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	055a      	lsls	r2, r3, #21
 8006f46:	d407      	bmi.n	8006f58 <_printf_float+0x1f8>
 8006f48:	6923      	ldr	r3, [r4, #16]
 8006f4a:	4642      	mov	r2, r8
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	d12c      	bne.n	8006fb0 <_printf_float+0x250>
 8006f56:	e764      	b.n	8006e22 <_printf_float+0xc2>
 8006f58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f5c:	f240 80e0 	bls.w	8007120 <_printf_float+0x3c0>
 8006f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f64:	2200      	movs	r2, #0
 8006f66:	2300      	movs	r3, #0
 8006f68:	f7f9 fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d034      	beq.n	8006fda <_printf_float+0x27a>
 8006f70:	4a37      	ldr	r2, [pc, #220]	; (8007050 <_printf_float+0x2f0>)
 8006f72:	2301      	movs	r3, #1
 8006f74:	4631      	mov	r1, r6
 8006f76:	4628      	mov	r0, r5
 8006f78:	47b8      	blx	r7
 8006f7a:	3001      	adds	r0, #1
 8006f7c:	f43f af51 	beq.w	8006e22 <_printf_float+0xc2>
 8006f80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f84:	429a      	cmp	r2, r3
 8006f86:	db02      	blt.n	8006f8e <_printf_float+0x22e>
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	07d8      	lsls	r0, r3, #31
 8006f8c:	d510      	bpl.n	8006fb0 <_printf_float+0x250>
 8006f8e:	ee18 3a10 	vmov	r3, s16
 8006f92:	4652      	mov	r2, sl
 8006f94:	4631      	mov	r1, r6
 8006f96:	4628      	mov	r0, r5
 8006f98:	47b8      	blx	r7
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	f43f af41 	beq.w	8006e22 <_printf_float+0xc2>
 8006fa0:	f04f 0800 	mov.w	r8, #0
 8006fa4:	f104 091a 	add.w	r9, r4, #26
 8006fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006faa:	3b01      	subs	r3, #1
 8006fac:	4543      	cmp	r3, r8
 8006fae:	dc09      	bgt.n	8006fc4 <_printf_float+0x264>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	079b      	lsls	r3, r3, #30
 8006fb4:	f100 8105 	bmi.w	80071c2 <_printf_float+0x462>
 8006fb8:	68e0      	ldr	r0, [r4, #12]
 8006fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fbc:	4298      	cmp	r0, r3
 8006fbe:	bfb8      	it	lt
 8006fc0:	4618      	movlt	r0, r3
 8006fc2:	e730      	b.n	8006e26 <_printf_float+0xc6>
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	464a      	mov	r2, r9
 8006fc8:	4631      	mov	r1, r6
 8006fca:	4628      	mov	r0, r5
 8006fcc:	47b8      	blx	r7
 8006fce:	3001      	adds	r0, #1
 8006fd0:	f43f af27 	beq.w	8006e22 <_printf_float+0xc2>
 8006fd4:	f108 0801 	add.w	r8, r8, #1
 8006fd8:	e7e6      	b.n	8006fa8 <_printf_float+0x248>
 8006fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	dc39      	bgt.n	8007054 <_printf_float+0x2f4>
 8006fe0:	4a1b      	ldr	r2, [pc, #108]	; (8007050 <_printf_float+0x2f0>)
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4631      	mov	r1, r6
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	47b8      	blx	r7
 8006fea:	3001      	adds	r0, #1
 8006fec:	f43f af19 	beq.w	8006e22 <_printf_float+0xc2>
 8006ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	d102      	bne.n	8006ffe <_printf_float+0x29e>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	07d9      	lsls	r1, r3, #31
 8006ffc:	d5d8      	bpl.n	8006fb0 <_printf_float+0x250>
 8006ffe:	ee18 3a10 	vmov	r3, s16
 8007002:	4652      	mov	r2, sl
 8007004:	4631      	mov	r1, r6
 8007006:	4628      	mov	r0, r5
 8007008:	47b8      	blx	r7
 800700a:	3001      	adds	r0, #1
 800700c:	f43f af09 	beq.w	8006e22 <_printf_float+0xc2>
 8007010:	f04f 0900 	mov.w	r9, #0
 8007014:	f104 0a1a 	add.w	sl, r4, #26
 8007018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800701a:	425b      	negs	r3, r3
 800701c:	454b      	cmp	r3, r9
 800701e:	dc01      	bgt.n	8007024 <_printf_float+0x2c4>
 8007020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007022:	e792      	b.n	8006f4a <_printf_float+0x1ea>
 8007024:	2301      	movs	r3, #1
 8007026:	4652      	mov	r2, sl
 8007028:	4631      	mov	r1, r6
 800702a:	4628      	mov	r0, r5
 800702c:	47b8      	blx	r7
 800702e:	3001      	adds	r0, #1
 8007030:	f43f aef7 	beq.w	8006e22 <_printf_float+0xc2>
 8007034:	f109 0901 	add.w	r9, r9, #1
 8007038:	e7ee      	b.n	8007018 <_printf_float+0x2b8>
 800703a:	bf00      	nop
 800703c:	7fefffff 	.word	0x7fefffff
 8007040:	0800e91c 	.word	0x0800e91c
 8007044:	0800e920 	.word	0x0800e920
 8007048:	0800e928 	.word	0x0800e928
 800704c:	0800e924 	.word	0x0800e924
 8007050:	0800e92c 	.word	0x0800e92c
 8007054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007056:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007058:	429a      	cmp	r2, r3
 800705a:	bfa8      	it	ge
 800705c:	461a      	movge	r2, r3
 800705e:	2a00      	cmp	r2, #0
 8007060:	4691      	mov	r9, r2
 8007062:	dc37      	bgt.n	80070d4 <_printf_float+0x374>
 8007064:	f04f 0b00 	mov.w	fp, #0
 8007068:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800706c:	f104 021a 	add.w	r2, r4, #26
 8007070:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007072:	9305      	str	r3, [sp, #20]
 8007074:	eba3 0309 	sub.w	r3, r3, r9
 8007078:	455b      	cmp	r3, fp
 800707a:	dc33      	bgt.n	80070e4 <_printf_float+0x384>
 800707c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007080:	429a      	cmp	r2, r3
 8007082:	db3b      	blt.n	80070fc <_printf_float+0x39c>
 8007084:	6823      	ldr	r3, [r4, #0]
 8007086:	07da      	lsls	r2, r3, #31
 8007088:	d438      	bmi.n	80070fc <_printf_float+0x39c>
 800708a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800708c:	9b05      	ldr	r3, [sp, #20]
 800708e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	eba2 0901 	sub.w	r9, r2, r1
 8007096:	4599      	cmp	r9, r3
 8007098:	bfa8      	it	ge
 800709a:	4699      	movge	r9, r3
 800709c:	f1b9 0f00 	cmp.w	r9, #0
 80070a0:	dc35      	bgt.n	800710e <_printf_float+0x3ae>
 80070a2:	f04f 0800 	mov.w	r8, #0
 80070a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070aa:	f104 0a1a 	add.w	sl, r4, #26
 80070ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070b2:	1a9b      	subs	r3, r3, r2
 80070b4:	eba3 0309 	sub.w	r3, r3, r9
 80070b8:	4543      	cmp	r3, r8
 80070ba:	f77f af79 	ble.w	8006fb0 <_printf_float+0x250>
 80070be:	2301      	movs	r3, #1
 80070c0:	4652      	mov	r2, sl
 80070c2:	4631      	mov	r1, r6
 80070c4:	4628      	mov	r0, r5
 80070c6:	47b8      	blx	r7
 80070c8:	3001      	adds	r0, #1
 80070ca:	f43f aeaa 	beq.w	8006e22 <_printf_float+0xc2>
 80070ce:	f108 0801 	add.w	r8, r8, #1
 80070d2:	e7ec      	b.n	80070ae <_printf_float+0x34e>
 80070d4:	4613      	mov	r3, r2
 80070d6:	4631      	mov	r1, r6
 80070d8:	4642      	mov	r2, r8
 80070da:	4628      	mov	r0, r5
 80070dc:	47b8      	blx	r7
 80070de:	3001      	adds	r0, #1
 80070e0:	d1c0      	bne.n	8007064 <_printf_float+0x304>
 80070e2:	e69e      	b.n	8006e22 <_printf_float+0xc2>
 80070e4:	2301      	movs	r3, #1
 80070e6:	4631      	mov	r1, r6
 80070e8:	4628      	mov	r0, r5
 80070ea:	9205      	str	r2, [sp, #20]
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	f43f ae97 	beq.w	8006e22 <_printf_float+0xc2>
 80070f4:	9a05      	ldr	r2, [sp, #20]
 80070f6:	f10b 0b01 	add.w	fp, fp, #1
 80070fa:	e7b9      	b.n	8007070 <_printf_float+0x310>
 80070fc:	ee18 3a10 	vmov	r3, s16
 8007100:	4652      	mov	r2, sl
 8007102:	4631      	mov	r1, r6
 8007104:	4628      	mov	r0, r5
 8007106:	47b8      	blx	r7
 8007108:	3001      	adds	r0, #1
 800710a:	d1be      	bne.n	800708a <_printf_float+0x32a>
 800710c:	e689      	b.n	8006e22 <_printf_float+0xc2>
 800710e:	9a05      	ldr	r2, [sp, #20]
 8007110:	464b      	mov	r3, r9
 8007112:	4442      	add	r2, r8
 8007114:	4631      	mov	r1, r6
 8007116:	4628      	mov	r0, r5
 8007118:	47b8      	blx	r7
 800711a:	3001      	adds	r0, #1
 800711c:	d1c1      	bne.n	80070a2 <_printf_float+0x342>
 800711e:	e680      	b.n	8006e22 <_printf_float+0xc2>
 8007120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007122:	2a01      	cmp	r2, #1
 8007124:	dc01      	bgt.n	800712a <_printf_float+0x3ca>
 8007126:	07db      	lsls	r3, r3, #31
 8007128:	d538      	bpl.n	800719c <_printf_float+0x43c>
 800712a:	2301      	movs	r3, #1
 800712c:	4642      	mov	r2, r8
 800712e:	4631      	mov	r1, r6
 8007130:	4628      	mov	r0, r5
 8007132:	47b8      	blx	r7
 8007134:	3001      	adds	r0, #1
 8007136:	f43f ae74 	beq.w	8006e22 <_printf_float+0xc2>
 800713a:	ee18 3a10 	vmov	r3, s16
 800713e:	4652      	mov	r2, sl
 8007140:	4631      	mov	r1, r6
 8007142:	4628      	mov	r0, r5
 8007144:	47b8      	blx	r7
 8007146:	3001      	adds	r0, #1
 8007148:	f43f ae6b 	beq.w	8006e22 <_printf_float+0xc2>
 800714c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007150:	2200      	movs	r2, #0
 8007152:	2300      	movs	r3, #0
 8007154:	f7f9 fcb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007158:	b9d8      	cbnz	r0, 8007192 <_printf_float+0x432>
 800715a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800715c:	f108 0201 	add.w	r2, r8, #1
 8007160:	3b01      	subs	r3, #1
 8007162:	4631      	mov	r1, r6
 8007164:	4628      	mov	r0, r5
 8007166:	47b8      	blx	r7
 8007168:	3001      	adds	r0, #1
 800716a:	d10e      	bne.n	800718a <_printf_float+0x42a>
 800716c:	e659      	b.n	8006e22 <_printf_float+0xc2>
 800716e:	2301      	movs	r3, #1
 8007170:	4652      	mov	r2, sl
 8007172:	4631      	mov	r1, r6
 8007174:	4628      	mov	r0, r5
 8007176:	47b8      	blx	r7
 8007178:	3001      	adds	r0, #1
 800717a:	f43f ae52 	beq.w	8006e22 <_printf_float+0xc2>
 800717e:	f108 0801 	add.w	r8, r8, #1
 8007182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007184:	3b01      	subs	r3, #1
 8007186:	4543      	cmp	r3, r8
 8007188:	dcf1      	bgt.n	800716e <_printf_float+0x40e>
 800718a:	464b      	mov	r3, r9
 800718c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007190:	e6dc      	b.n	8006f4c <_printf_float+0x1ec>
 8007192:	f04f 0800 	mov.w	r8, #0
 8007196:	f104 0a1a 	add.w	sl, r4, #26
 800719a:	e7f2      	b.n	8007182 <_printf_float+0x422>
 800719c:	2301      	movs	r3, #1
 800719e:	4642      	mov	r2, r8
 80071a0:	e7df      	b.n	8007162 <_printf_float+0x402>
 80071a2:	2301      	movs	r3, #1
 80071a4:	464a      	mov	r2, r9
 80071a6:	4631      	mov	r1, r6
 80071a8:	4628      	mov	r0, r5
 80071aa:	47b8      	blx	r7
 80071ac:	3001      	adds	r0, #1
 80071ae:	f43f ae38 	beq.w	8006e22 <_printf_float+0xc2>
 80071b2:	f108 0801 	add.w	r8, r8, #1
 80071b6:	68e3      	ldr	r3, [r4, #12]
 80071b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80071ba:	1a5b      	subs	r3, r3, r1
 80071bc:	4543      	cmp	r3, r8
 80071be:	dcf0      	bgt.n	80071a2 <_printf_float+0x442>
 80071c0:	e6fa      	b.n	8006fb8 <_printf_float+0x258>
 80071c2:	f04f 0800 	mov.w	r8, #0
 80071c6:	f104 0919 	add.w	r9, r4, #25
 80071ca:	e7f4      	b.n	80071b6 <_printf_float+0x456>

080071cc <_printf_common>:
 80071cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071d0:	4616      	mov	r6, r2
 80071d2:	4699      	mov	r9, r3
 80071d4:	688a      	ldr	r2, [r1, #8]
 80071d6:	690b      	ldr	r3, [r1, #16]
 80071d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071dc:	4293      	cmp	r3, r2
 80071de:	bfb8      	it	lt
 80071e0:	4613      	movlt	r3, r2
 80071e2:	6033      	str	r3, [r6, #0]
 80071e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071e8:	4607      	mov	r7, r0
 80071ea:	460c      	mov	r4, r1
 80071ec:	b10a      	cbz	r2, 80071f2 <_printf_common+0x26>
 80071ee:	3301      	adds	r3, #1
 80071f0:	6033      	str	r3, [r6, #0]
 80071f2:	6823      	ldr	r3, [r4, #0]
 80071f4:	0699      	lsls	r1, r3, #26
 80071f6:	bf42      	ittt	mi
 80071f8:	6833      	ldrmi	r3, [r6, #0]
 80071fa:	3302      	addmi	r3, #2
 80071fc:	6033      	strmi	r3, [r6, #0]
 80071fe:	6825      	ldr	r5, [r4, #0]
 8007200:	f015 0506 	ands.w	r5, r5, #6
 8007204:	d106      	bne.n	8007214 <_printf_common+0x48>
 8007206:	f104 0a19 	add.w	sl, r4, #25
 800720a:	68e3      	ldr	r3, [r4, #12]
 800720c:	6832      	ldr	r2, [r6, #0]
 800720e:	1a9b      	subs	r3, r3, r2
 8007210:	42ab      	cmp	r3, r5
 8007212:	dc26      	bgt.n	8007262 <_printf_common+0x96>
 8007214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007218:	1e13      	subs	r3, r2, #0
 800721a:	6822      	ldr	r2, [r4, #0]
 800721c:	bf18      	it	ne
 800721e:	2301      	movne	r3, #1
 8007220:	0692      	lsls	r2, r2, #26
 8007222:	d42b      	bmi.n	800727c <_printf_common+0xb0>
 8007224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007228:	4649      	mov	r1, r9
 800722a:	4638      	mov	r0, r7
 800722c:	47c0      	blx	r8
 800722e:	3001      	adds	r0, #1
 8007230:	d01e      	beq.n	8007270 <_printf_common+0xa4>
 8007232:	6823      	ldr	r3, [r4, #0]
 8007234:	68e5      	ldr	r5, [r4, #12]
 8007236:	6832      	ldr	r2, [r6, #0]
 8007238:	f003 0306 	and.w	r3, r3, #6
 800723c:	2b04      	cmp	r3, #4
 800723e:	bf08      	it	eq
 8007240:	1aad      	subeq	r5, r5, r2
 8007242:	68a3      	ldr	r3, [r4, #8]
 8007244:	6922      	ldr	r2, [r4, #16]
 8007246:	bf0c      	ite	eq
 8007248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800724c:	2500      	movne	r5, #0
 800724e:	4293      	cmp	r3, r2
 8007250:	bfc4      	itt	gt
 8007252:	1a9b      	subgt	r3, r3, r2
 8007254:	18ed      	addgt	r5, r5, r3
 8007256:	2600      	movs	r6, #0
 8007258:	341a      	adds	r4, #26
 800725a:	42b5      	cmp	r5, r6
 800725c:	d11a      	bne.n	8007294 <_printf_common+0xc8>
 800725e:	2000      	movs	r0, #0
 8007260:	e008      	b.n	8007274 <_printf_common+0xa8>
 8007262:	2301      	movs	r3, #1
 8007264:	4652      	mov	r2, sl
 8007266:	4649      	mov	r1, r9
 8007268:	4638      	mov	r0, r7
 800726a:	47c0      	blx	r8
 800726c:	3001      	adds	r0, #1
 800726e:	d103      	bne.n	8007278 <_printf_common+0xac>
 8007270:	f04f 30ff 	mov.w	r0, #4294967295
 8007274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007278:	3501      	adds	r5, #1
 800727a:	e7c6      	b.n	800720a <_printf_common+0x3e>
 800727c:	18e1      	adds	r1, r4, r3
 800727e:	1c5a      	adds	r2, r3, #1
 8007280:	2030      	movs	r0, #48	; 0x30
 8007282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007286:	4422      	add	r2, r4
 8007288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800728c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007290:	3302      	adds	r3, #2
 8007292:	e7c7      	b.n	8007224 <_printf_common+0x58>
 8007294:	2301      	movs	r3, #1
 8007296:	4622      	mov	r2, r4
 8007298:	4649      	mov	r1, r9
 800729a:	4638      	mov	r0, r7
 800729c:	47c0      	blx	r8
 800729e:	3001      	adds	r0, #1
 80072a0:	d0e6      	beq.n	8007270 <_printf_common+0xa4>
 80072a2:	3601      	adds	r6, #1
 80072a4:	e7d9      	b.n	800725a <_printf_common+0x8e>
	...

080072a8 <_printf_i>:
 80072a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072ac:	460c      	mov	r4, r1
 80072ae:	4691      	mov	r9, r2
 80072b0:	7e27      	ldrb	r7, [r4, #24]
 80072b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80072b4:	2f78      	cmp	r7, #120	; 0x78
 80072b6:	4680      	mov	r8, r0
 80072b8:	469a      	mov	sl, r3
 80072ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072be:	d807      	bhi.n	80072d0 <_printf_i+0x28>
 80072c0:	2f62      	cmp	r7, #98	; 0x62
 80072c2:	d80a      	bhi.n	80072da <_printf_i+0x32>
 80072c4:	2f00      	cmp	r7, #0
 80072c6:	f000 80d8 	beq.w	800747a <_printf_i+0x1d2>
 80072ca:	2f58      	cmp	r7, #88	; 0x58
 80072cc:	f000 80a3 	beq.w	8007416 <_printf_i+0x16e>
 80072d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80072d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072d8:	e03a      	b.n	8007350 <_printf_i+0xa8>
 80072da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072de:	2b15      	cmp	r3, #21
 80072e0:	d8f6      	bhi.n	80072d0 <_printf_i+0x28>
 80072e2:	a001      	add	r0, pc, #4	; (adr r0, 80072e8 <_printf_i+0x40>)
 80072e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80072e8:	08007341 	.word	0x08007341
 80072ec:	08007355 	.word	0x08007355
 80072f0:	080072d1 	.word	0x080072d1
 80072f4:	080072d1 	.word	0x080072d1
 80072f8:	080072d1 	.word	0x080072d1
 80072fc:	080072d1 	.word	0x080072d1
 8007300:	08007355 	.word	0x08007355
 8007304:	080072d1 	.word	0x080072d1
 8007308:	080072d1 	.word	0x080072d1
 800730c:	080072d1 	.word	0x080072d1
 8007310:	080072d1 	.word	0x080072d1
 8007314:	08007461 	.word	0x08007461
 8007318:	08007385 	.word	0x08007385
 800731c:	08007443 	.word	0x08007443
 8007320:	080072d1 	.word	0x080072d1
 8007324:	080072d1 	.word	0x080072d1
 8007328:	08007483 	.word	0x08007483
 800732c:	080072d1 	.word	0x080072d1
 8007330:	08007385 	.word	0x08007385
 8007334:	080072d1 	.word	0x080072d1
 8007338:	080072d1 	.word	0x080072d1
 800733c:	0800744b 	.word	0x0800744b
 8007340:	680b      	ldr	r3, [r1, #0]
 8007342:	1d1a      	adds	r2, r3, #4
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	600a      	str	r2, [r1, #0]
 8007348:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800734c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007350:	2301      	movs	r3, #1
 8007352:	e0a3      	b.n	800749c <_printf_i+0x1f4>
 8007354:	6825      	ldr	r5, [r4, #0]
 8007356:	6808      	ldr	r0, [r1, #0]
 8007358:	062e      	lsls	r6, r5, #24
 800735a:	f100 0304 	add.w	r3, r0, #4
 800735e:	d50a      	bpl.n	8007376 <_printf_i+0xce>
 8007360:	6805      	ldr	r5, [r0, #0]
 8007362:	600b      	str	r3, [r1, #0]
 8007364:	2d00      	cmp	r5, #0
 8007366:	da03      	bge.n	8007370 <_printf_i+0xc8>
 8007368:	232d      	movs	r3, #45	; 0x2d
 800736a:	426d      	negs	r5, r5
 800736c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007370:	485e      	ldr	r0, [pc, #376]	; (80074ec <_printf_i+0x244>)
 8007372:	230a      	movs	r3, #10
 8007374:	e019      	b.n	80073aa <_printf_i+0x102>
 8007376:	f015 0f40 	tst.w	r5, #64	; 0x40
 800737a:	6805      	ldr	r5, [r0, #0]
 800737c:	600b      	str	r3, [r1, #0]
 800737e:	bf18      	it	ne
 8007380:	b22d      	sxthne	r5, r5
 8007382:	e7ef      	b.n	8007364 <_printf_i+0xbc>
 8007384:	680b      	ldr	r3, [r1, #0]
 8007386:	6825      	ldr	r5, [r4, #0]
 8007388:	1d18      	adds	r0, r3, #4
 800738a:	6008      	str	r0, [r1, #0]
 800738c:	0628      	lsls	r0, r5, #24
 800738e:	d501      	bpl.n	8007394 <_printf_i+0xec>
 8007390:	681d      	ldr	r5, [r3, #0]
 8007392:	e002      	b.n	800739a <_printf_i+0xf2>
 8007394:	0669      	lsls	r1, r5, #25
 8007396:	d5fb      	bpl.n	8007390 <_printf_i+0xe8>
 8007398:	881d      	ldrh	r5, [r3, #0]
 800739a:	4854      	ldr	r0, [pc, #336]	; (80074ec <_printf_i+0x244>)
 800739c:	2f6f      	cmp	r7, #111	; 0x6f
 800739e:	bf0c      	ite	eq
 80073a0:	2308      	moveq	r3, #8
 80073a2:	230a      	movne	r3, #10
 80073a4:	2100      	movs	r1, #0
 80073a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073aa:	6866      	ldr	r6, [r4, #4]
 80073ac:	60a6      	str	r6, [r4, #8]
 80073ae:	2e00      	cmp	r6, #0
 80073b0:	bfa2      	ittt	ge
 80073b2:	6821      	ldrge	r1, [r4, #0]
 80073b4:	f021 0104 	bicge.w	r1, r1, #4
 80073b8:	6021      	strge	r1, [r4, #0]
 80073ba:	b90d      	cbnz	r5, 80073c0 <_printf_i+0x118>
 80073bc:	2e00      	cmp	r6, #0
 80073be:	d04d      	beq.n	800745c <_printf_i+0x1b4>
 80073c0:	4616      	mov	r6, r2
 80073c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80073c6:	fb03 5711 	mls	r7, r3, r1, r5
 80073ca:	5dc7      	ldrb	r7, [r0, r7]
 80073cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073d0:	462f      	mov	r7, r5
 80073d2:	42bb      	cmp	r3, r7
 80073d4:	460d      	mov	r5, r1
 80073d6:	d9f4      	bls.n	80073c2 <_printf_i+0x11a>
 80073d8:	2b08      	cmp	r3, #8
 80073da:	d10b      	bne.n	80073f4 <_printf_i+0x14c>
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	07df      	lsls	r7, r3, #31
 80073e0:	d508      	bpl.n	80073f4 <_printf_i+0x14c>
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	6861      	ldr	r1, [r4, #4]
 80073e6:	4299      	cmp	r1, r3
 80073e8:	bfde      	ittt	le
 80073ea:	2330      	movle	r3, #48	; 0x30
 80073ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80073f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80073f4:	1b92      	subs	r2, r2, r6
 80073f6:	6122      	str	r2, [r4, #16]
 80073f8:	f8cd a000 	str.w	sl, [sp]
 80073fc:	464b      	mov	r3, r9
 80073fe:	aa03      	add	r2, sp, #12
 8007400:	4621      	mov	r1, r4
 8007402:	4640      	mov	r0, r8
 8007404:	f7ff fee2 	bl	80071cc <_printf_common>
 8007408:	3001      	adds	r0, #1
 800740a:	d14c      	bne.n	80074a6 <_printf_i+0x1fe>
 800740c:	f04f 30ff 	mov.w	r0, #4294967295
 8007410:	b004      	add	sp, #16
 8007412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007416:	4835      	ldr	r0, [pc, #212]	; (80074ec <_printf_i+0x244>)
 8007418:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800741c:	6823      	ldr	r3, [r4, #0]
 800741e:	680e      	ldr	r6, [r1, #0]
 8007420:	061f      	lsls	r7, r3, #24
 8007422:	f856 5b04 	ldr.w	r5, [r6], #4
 8007426:	600e      	str	r6, [r1, #0]
 8007428:	d514      	bpl.n	8007454 <_printf_i+0x1ac>
 800742a:	07d9      	lsls	r1, r3, #31
 800742c:	bf44      	itt	mi
 800742e:	f043 0320 	orrmi.w	r3, r3, #32
 8007432:	6023      	strmi	r3, [r4, #0]
 8007434:	b91d      	cbnz	r5, 800743e <_printf_i+0x196>
 8007436:	6823      	ldr	r3, [r4, #0]
 8007438:	f023 0320 	bic.w	r3, r3, #32
 800743c:	6023      	str	r3, [r4, #0]
 800743e:	2310      	movs	r3, #16
 8007440:	e7b0      	b.n	80073a4 <_printf_i+0xfc>
 8007442:	6823      	ldr	r3, [r4, #0]
 8007444:	f043 0320 	orr.w	r3, r3, #32
 8007448:	6023      	str	r3, [r4, #0]
 800744a:	2378      	movs	r3, #120	; 0x78
 800744c:	4828      	ldr	r0, [pc, #160]	; (80074f0 <_printf_i+0x248>)
 800744e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007452:	e7e3      	b.n	800741c <_printf_i+0x174>
 8007454:	065e      	lsls	r6, r3, #25
 8007456:	bf48      	it	mi
 8007458:	b2ad      	uxthmi	r5, r5
 800745a:	e7e6      	b.n	800742a <_printf_i+0x182>
 800745c:	4616      	mov	r6, r2
 800745e:	e7bb      	b.n	80073d8 <_printf_i+0x130>
 8007460:	680b      	ldr	r3, [r1, #0]
 8007462:	6826      	ldr	r6, [r4, #0]
 8007464:	6960      	ldr	r0, [r4, #20]
 8007466:	1d1d      	adds	r5, r3, #4
 8007468:	600d      	str	r5, [r1, #0]
 800746a:	0635      	lsls	r5, r6, #24
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	d501      	bpl.n	8007474 <_printf_i+0x1cc>
 8007470:	6018      	str	r0, [r3, #0]
 8007472:	e002      	b.n	800747a <_printf_i+0x1d2>
 8007474:	0671      	lsls	r1, r6, #25
 8007476:	d5fb      	bpl.n	8007470 <_printf_i+0x1c8>
 8007478:	8018      	strh	r0, [r3, #0]
 800747a:	2300      	movs	r3, #0
 800747c:	6123      	str	r3, [r4, #16]
 800747e:	4616      	mov	r6, r2
 8007480:	e7ba      	b.n	80073f8 <_printf_i+0x150>
 8007482:	680b      	ldr	r3, [r1, #0]
 8007484:	1d1a      	adds	r2, r3, #4
 8007486:	600a      	str	r2, [r1, #0]
 8007488:	681e      	ldr	r6, [r3, #0]
 800748a:	6862      	ldr	r2, [r4, #4]
 800748c:	2100      	movs	r1, #0
 800748e:	4630      	mov	r0, r6
 8007490:	f7f8 fea6 	bl	80001e0 <memchr>
 8007494:	b108      	cbz	r0, 800749a <_printf_i+0x1f2>
 8007496:	1b80      	subs	r0, r0, r6
 8007498:	6060      	str	r0, [r4, #4]
 800749a:	6863      	ldr	r3, [r4, #4]
 800749c:	6123      	str	r3, [r4, #16]
 800749e:	2300      	movs	r3, #0
 80074a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074a4:	e7a8      	b.n	80073f8 <_printf_i+0x150>
 80074a6:	6923      	ldr	r3, [r4, #16]
 80074a8:	4632      	mov	r2, r6
 80074aa:	4649      	mov	r1, r9
 80074ac:	4640      	mov	r0, r8
 80074ae:	47d0      	blx	sl
 80074b0:	3001      	adds	r0, #1
 80074b2:	d0ab      	beq.n	800740c <_printf_i+0x164>
 80074b4:	6823      	ldr	r3, [r4, #0]
 80074b6:	079b      	lsls	r3, r3, #30
 80074b8:	d413      	bmi.n	80074e2 <_printf_i+0x23a>
 80074ba:	68e0      	ldr	r0, [r4, #12]
 80074bc:	9b03      	ldr	r3, [sp, #12]
 80074be:	4298      	cmp	r0, r3
 80074c0:	bfb8      	it	lt
 80074c2:	4618      	movlt	r0, r3
 80074c4:	e7a4      	b.n	8007410 <_printf_i+0x168>
 80074c6:	2301      	movs	r3, #1
 80074c8:	4632      	mov	r2, r6
 80074ca:	4649      	mov	r1, r9
 80074cc:	4640      	mov	r0, r8
 80074ce:	47d0      	blx	sl
 80074d0:	3001      	adds	r0, #1
 80074d2:	d09b      	beq.n	800740c <_printf_i+0x164>
 80074d4:	3501      	adds	r5, #1
 80074d6:	68e3      	ldr	r3, [r4, #12]
 80074d8:	9903      	ldr	r1, [sp, #12]
 80074da:	1a5b      	subs	r3, r3, r1
 80074dc:	42ab      	cmp	r3, r5
 80074de:	dcf2      	bgt.n	80074c6 <_printf_i+0x21e>
 80074e0:	e7eb      	b.n	80074ba <_printf_i+0x212>
 80074e2:	2500      	movs	r5, #0
 80074e4:	f104 0619 	add.w	r6, r4, #25
 80074e8:	e7f5      	b.n	80074d6 <_printf_i+0x22e>
 80074ea:	bf00      	nop
 80074ec:	0800e92e 	.word	0x0800e92e
 80074f0:	0800e93f 	.word	0x0800e93f

080074f4 <_scanf_float>:
 80074f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f8:	b087      	sub	sp, #28
 80074fa:	4617      	mov	r7, r2
 80074fc:	9303      	str	r3, [sp, #12]
 80074fe:	688b      	ldr	r3, [r1, #8]
 8007500:	1e5a      	subs	r2, r3, #1
 8007502:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007506:	bf83      	ittte	hi
 8007508:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800750c:	195b      	addhi	r3, r3, r5
 800750e:	9302      	strhi	r3, [sp, #8]
 8007510:	2300      	movls	r3, #0
 8007512:	bf86      	itte	hi
 8007514:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007518:	608b      	strhi	r3, [r1, #8]
 800751a:	9302      	strls	r3, [sp, #8]
 800751c:	680b      	ldr	r3, [r1, #0]
 800751e:	468b      	mov	fp, r1
 8007520:	2500      	movs	r5, #0
 8007522:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007526:	f84b 3b1c 	str.w	r3, [fp], #28
 800752a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800752e:	4680      	mov	r8, r0
 8007530:	460c      	mov	r4, r1
 8007532:	465e      	mov	r6, fp
 8007534:	46aa      	mov	sl, r5
 8007536:	46a9      	mov	r9, r5
 8007538:	9501      	str	r5, [sp, #4]
 800753a:	68a2      	ldr	r2, [r4, #8]
 800753c:	b152      	cbz	r2, 8007554 <_scanf_float+0x60>
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	2b4e      	cmp	r3, #78	; 0x4e
 8007544:	d864      	bhi.n	8007610 <_scanf_float+0x11c>
 8007546:	2b40      	cmp	r3, #64	; 0x40
 8007548:	d83c      	bhi.n	80075c4 <_scanf_float+0xd0>
 800754a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800754e:	b2c8      	uxtb	r0, r1
 8007550:	280e      	cmp	r0, #14
 8007552:	d93a      	bls.n	80075ca <_scanf_float+0xd6>
 8007554:	f1b9 0f00 	cmp.w	r9, #0
 8007558:	d003      	beq.n	8007562 <_scanf_float+0x6e>
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007566:	f1ba 0f01 	cmp.w	sl, #1
 800756a:	f200 8113 	bhi.w	8007794 <_scanf_float+0x2a0>
 800756e:	455e      	cmp	r6, fp
 8007570:	f200 8105 	bhi.w	800777e <_scanf_float+0x28a>
 8007574:	2501      	movs	r5, #1
 8007576:	4628      	mov	r0, r5
 8007578:	b007      	add	sp, #28
 800757a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007582:	2a0d      	cmp	r2, #13
 8007584:	d8e6      	bhi.n	8007554 <_scanf_float+0x60>
 8007586:	a101      	add	r1, pc, #4	; (adr r1, 800758c <_scanf_float+0x98>)
 8007588:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800758c:	080076cb 	.word	0x080076cb
 8007590:	08007555 	.word	0x08007555
 8007594:	08007555 	.word	0x08007555
 8007598:	08007555 	.word	0x08007555
 800759c:	0800772b 	.word	0x0800772b
 80075a0:	08007703 	.word	0x08007703
 80075a4:	08007555 	.word	0x08007555
 80075a8:	08007555 	.word	0x08007555
 80075ac:	080076d9 	.word	0x080076d9
 80075b0:	08007555 	.word	0x08007555
 80075b4:	08007555 	.word	0x08007555
 80075b8:	08007555 	.word	0x08007555
 80075bc:	08007555 	.word	0x08007555
 80075c0:	08007691 	.word	0x08007691
 80075c4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80075c8:	e7db      	b.n	8007582 <_scanf_float+0x8e>
 80075ca:	290e      	cmp	r1, #14
 80075cc:	d8c2      	bhi.n	8007554 <_scanf_float+0x60>
 80075ce:	a001      	add	r0, pc, #4	; (adr r0, 80075d4 <_scanf_float+0xe0>)
 80075d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80075d4:	08007683 	.word	0x08007683
 80075d8:	08007555 	.word	0x08007555
 80075dc:	08007683 	.word	0x08007683
 80075e0:	08007717 	.word	0x08007717
 80075e4:	08007555 	.word	0x08007555
 80075e8:	08007631 	.word	0x08007631
 80075ec:	0800766d 	.word	0x0800766d
 80075f0:	0800766d 	.word	0x0800766d
 80075f4:	0800766d 	.word	0x0800766d
 80075f8:	0800766d 	.word	0x0800766d
 80075fc:	0800766d 	.word	0x0800766d
 8007600:	0800766d 	.word	0x0800766d
 8007604:	0800766d 	.word	0x0800766d
 8007608:	0800766d 	.word	0x0800766d
 800760c:	0800766d 	.word	0x0800766d
 8007610:	2b6e      	cmp	r3, #110	; 0x6e
 8007612:	d809      	bhi.n	8007628 <_scanf_float+0x134>
 8007614:	2b60      	cmp	r3, #96	; 0x60
 8007616:	d8b2      	bhi.n	800757e <_scanf_float+0x8a>
 8007618:	2b54      	cmp	r3, #84	; 0x54
 800761a:	d077      	beq.n	800770c <_scanf_float+0x218>
 800761c:	2b59      	cmp	r3, #89	; 0x59
 800761e:	d199      	bne.n	8007554 <_scanf_float+0x60>
 8007620:	2d07      	cmp	r5, #7
 8007622:	d197      	bne.n	8007554 <_scanf_float+0x60>
 8007624:	2508      	movs	r5, #8
 8007626:	e029      	b.n	800767c <_scanf_float+0x188>
 8007628:	2b74      	cmp	r3, #116	; 0x74
 800762a:	d06f      	beq.n	800770c <_scanf_float+0x218>
 800762c:	2b79      	cmp	r3, #121	; 0x79
 800762e:	e7f6      	b.n	800761e <_scanf_float+0x12a>
 8007630:	6821      	ldr	r1, [r4, #0]
 8007632:	05c8      	lsls	r0, r1, #23
 8007634:	d51a      	bpl.n	800766c <_scanf_float+0x178>
 8007636:	9b02      	ldr	r3, [sp, #8]
 8007638:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800763c:	6021      	str	r1, [r4, #0]
 800763e:	f109 0901 	add.w	r9, r9, #1
 8007642:	b11b      	cbz	r3, 800764c <_scanf_float+0x158>
 8007644:	3b01      	subs	r3, #1
 8007646:	3201      	adds	r2, #1
 8007648:	9302      	str	r3, [sp, #8]
 800764a:	60a2      	str	r2, [r4, #8]
 800764c:	68a3      	ldr	r3, [r4, #8]
 800764e:	3b01      	subs	r3, #1
 8007650:	60a3      	str	r3, [r4, #8]
 8007652:	6923      	ldr	r3, [r4, #16]
 8007654:	3301      	adds	r3, #1
 8007656:	6123      	str	r3, [r4, #16]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	3b01      	subs	r3, #1
 800765c:	2b00      	cmp	r3, #0
 800765e:	607b      	str	r3, [r7, #4]
 8007660:	f340 8084 	ble.w	800776c <_scanf_float+0x278>
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	3301      	adds	r3, #1
 8007668:	603b      	str	r3, [r7, #0]
 800766a:	e766      	b.n	800753a <_scanf_float+0x46>
 800766c:	eb1a 0f05 	cmn.w	sl, r5
 8007670:	f47f af70 	bne.w	8007554 <_scanf_float+0x60>
 8007674:	6822      	ldr	r2, [r4, #0]
 8007676:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800767a:	6022      	str	r2, [r4, #0]
 800767c:	f806 3b01 	strb.w	r3, [r6], #1
 8007680:	e7e4      	b.n	800764c <_scanf_float+0x158>
 8007682:	6822      	ldr	r2, [r4, #0]
 8007684:	0610      	lsls	r0, r2, #24
 8007686:	f57f af65 	bpl.w	8007554 <_scanf_float+0x60>
 800768a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800768e:	e7f4      	b.n	800767a <_scanf_float+0x186>
 8007690:	f1ba 0f00 	cmp.w	sl, #0
 8007694:	d10e      	bne.n	80076b4 <_scanf_float+0x1c0>
 8007696:	f1b9 0f00 	cmp.w	r9, #0
 800769a:	d10e      	bne.n	80076ba <_scanf_float+0x1c6>
 800769c:	6822      	ldr	r2, [r4, #0]
 800769e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80076a2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80076a6:	d108      	bne.n	80076ba <_scanf_float+0x1c6>
 80076a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80076ac:	6022      	str	r2, [r4, #0]
 80076ae:	f04f 0a01 	mov.w	sl, #1
 80076b2:	e7e3      	b.n	800767c <_scanf_float+0x188>
 80076b4:	f1ba 0f02 	cmp.w	sl, #2
 80076b8:	d055      	beq.n	8007766 <_scanf_float+0x272>
 80076ba:	2d01      	cmp	r5, #1
 80076bc:	d002      	beq.n	80076c4 <_scanf_float+0x1d0>
 80076be:	2d04      	cmp	r5, #4
 80076c0:	f47f af48 	bne.w	8007554 <_scanf_float+0x60>
 80076c4:	3501      	adds	r5, #1
 80076c6:	b2ed      	uxtb	r5, r5
 80076c8:	e7d8      	b.n	800767c <_scanf_float+0x188>
 80076ca:	f1ba 0f01 	cmp.w	sl, #1
 80076ce:	f47f af41 	bne.w	8007554 <_scanf_float+0x60>
 80076d2:	f04f 0a02 	mov.w	sl, #2
 80076d6:	e7d1      	b.n	800767c <_scanf_float+0x188>
 80076d8:	b97d      	cbnz	r5, 80076fa <_scanf_float+0x206>
 80076da:	f1b9 0f00 	cmp.w	r9, #0
 80076de:	f47f af3c 	bne.w	800755a <_scanf_float+0x66>
 80076e2:	6822      	ldr	r2, [r4, #0]
 80076e4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80076e8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80076ec:	f47f af39 	bne.w	8007562 <_scanf_float+0x6e>
 80076f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80076f4:	6022      	str	r2, [r4, #0]
 80076f6:	2501      	movs	r5, #1
 80076f8:	e7c0      	b.n	800767c <_scanf_float+0x188>
 80076fa:	2d03      	cmp	r5, #3
 80076fc:	d0e2      	beq.n	80076c4 <_scanf_float+0x1d0>
 80076fe:	2d05      	cmp	r5, #5
 8007700:	e7de      	b.n	80076c0 <_scanf_float+0x1cc>
 8007702:	2d02      	cmp	r5, #2
 8007704:	f47f af26 	bne.w	8007554 <_scanf_float+0x60>
 8007708:	2503      	movs	r5, #3
 800770a:	e7b7      	b.n	800767c <_scanf_float+0x188>
 800770c:	2d06      	cmp	r5, #6
 800770e:	f47f af21 	bne.w	8007554 <_scanf_float+0x60>
 8007712:	2507      	movs	r5, #7
 8007714:	e7b2      	b.n	800767c <_scanf_float+0x188>
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	0591      	lsls	r1, r2, #22
 800771a:	f57f af1b 	bpl.w	8007554 <_scanf_float+0x60>
 800771e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007722:	6022      	str	r2, [r4, #0]
 8007724:	f8cd 9004 	str.w	r9, [sp, #4]
 8007728:	e7a8      	b.n	800767c <_scanf_float+0x188>
 800772a:	6822      	ldr	r2, [r4, #0]
 800772c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007730:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007734:	d006      	beq.n	8007744 <_scanf_float+0x250>
 8007736:	0550      	lsls	r0, r2, #21
 8007738:	f57f af0c 	bpl.w	8007554 <_scanf_float+0x60>
 800773c:	f1b9 0f00 	cmp.w	r9, #0
 8007740:	f43f af0f 	beq.w	8007562 <_scanf_float+0x6e>
 8007744:	0591      	lsls	r1, r2, #22
 8007746:	bf58      	it	pl
 8007748:	9901      	ldrpl	r1, [sp, #4]
 800774a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800774e:	bf58      	it	pl
 8007750:	eba9 0101 	subpl.w	r1, r9, r1
 8007754:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007758:	bf58      	it	pl
 800775a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800775e:	6022      	str	r2, [r4, #0]
 8007760:	f04f 0900 	mov.w	r9, #0
 8007764:	e78a      	b.n	800767c <_scanf_float+0x188>
 8007766:	f04f 0a03 	mov.w	sl, #3
 800776a:	e787      	b.n	800767c <_scanf_float+0x188>
 800776c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007770:	4639      	mov	r1, r7
 8007772:	4640      	mov	r0, r8
 8007774:	4798      	blx	r3
 8007776:	2800      	cmp	r0, #0
 8007778:	f43f aedf 	beq.w	800753a <_scanf_float+0x46>
 800777c:	e6ea      	b.n	8007554 <_scanf_float+0x60>
 800777e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007782:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007786:	463a      	mov	r2, r7
 8007788:	4640      	mov	r0, r8
 800778a:	4798      	blx	r3
 800778c:	6923      	ldr	r3, [r4, #16]
 800778e:	3b01      	subs	r3, #1
 8007790:	6123      	str	r3, [r4, #16]
 8007792:	e6ec      	b.n	800756e <_scanf_float+0x7a>
 8007794:	1e6b      	subs	r3, r5, #1
 8007796:	2b06      	cmp	r3, #6
 8007798:	d825      	bhi.n	80077e6 <_scanf_float+0x2f2>
 800779a:	2d02      	cmp	r5, #2
 800779c:	d836      	bhi.n	800780c <_scanf_float+0x318>
 800779e:	455e      	cmp	r6, fp
 80077a0:	f67f aee8 	bls.w	8007574 <_scanf_float+0x80>
 80077a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077ac:	463a      	mov	r2, r7
 80077ae:	4640      	mov	r0, r8
 80077b0:	4798      	blx	r3
 80077b2:	6923      	ldr	r3, [r4, #16]
 80077b4:	3b01      	subs	r3, #1
 80077b6:	6123      	str	r3, [r4, #16]
 80077b8:	e7f1      	b.n	800779e <_scanf_float+0x2aa>
 80077ba:	9802      	ldr	r0, [sp, #8]
 80077bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077c0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	463a      	mov	r2, r7
 80077c8:	4640      	mov	r0, r8
 80077ca:	4798      	blx	r3
 80077cc:	6923      	ldr	r3, [r4, #16]
 80077ce:	3b01      	subs	r3, #1
 80077d0:	6123      	str	r3, [r4, #16]
 80077d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077d6:	fa5f fa8a 	uxtb.w	sl, sl
 80077da:	f1ba 0f02 	cmp.w	sl, #2
 80077de:	d1ec      	bne.n	80077ba <_scanf_float+0x2c6>
 80077e0:	3d03      	subs	r5, #3
 80077e2:	b2ed      	uxtb	r5, r5
 80077e4:	1b76      	subs	r6, r6, r5
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	05da      	lsls	r2, r3, #23
 80077ea:	d52f      	bpl.n	800784c <_scanf_float+0x358>
 80077ec:	055b      	lsls	r3, r3, #21
 80077ee:	d510      	bpl.n	8007812 <_scanf_float+0x31e>
 80077f0:	455e      	cmp	r6, fp
 80077f2:	f67f aebf 	bls.w	8007574 <_scanf_float+0x80>
 80077f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077fe:	463a      	mov	r2, r7
 8007800:	4640      	mov	r0, r8
 8007802:	4798      	blx	r3
 8007804:	6923      	ldr	r3, [r4, #16]
 8007806:	3b01      	subs	r3, #1
 8007808:	6123      	str	r3, [r4, #16]
 800780a:	e7f1      	b.n	80077f0 <_scanf_float+0x2fc>
 800780c:	46aa      	mov	sl, r5
 800780e:	9602      	str	r6, [sp, #8]
 8007810:	e7df      	b.n	80077d2 <_scanf_float+0x2de>
 8007812:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007816:	6923      	ldr	r3, [r4, #16]
 8007818:	2965      	cmp	r1, #101	; 0x65
 800781a:	f103 33ff 	add.w	r3, r3, #4294967295
 800781e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007822:	6123      	str	r3, [r4, #16]
 8007824:	d00c      	beq.n	8007840 <_scanf_float+0x34c>
 8007826:	2945      	cmp	r1, #69	; 0x45
 8007828:	d00a      	beq.n	8007840 <_scanf_float+0x34c>
 800782a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800782e:	463a      	mov	r2, r7
 8007830:	4640      	mov	r0, r8
 8007832:	4798      	blx	r3
 8007834:	6923      	ldr	r3, [r4, #16]
 8007836:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800783a:	3b01      	subs	r3, #1
 800783c:	1eb5      	subs	r5, r6, #2
 800783e:	6123      	str	r3, [r4, #16]
 8007840:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007844:	463a      	mov	r2, r7
 8007846:	4640      	mov	r0, r8
 8007848:	4798      	blx	r3
 800784a:	462e      	mov	r6, r5
 800784c:	6825      	ldr	r5, [r4, #0]
 800784e:	f015 0510 	ands.w	r5, r5, #16
 8007852:	d158      	bne.n	8007906 <_scanf_float+0x412>
 8007854:	7035      	strb	r5, [r6, #0]
 8007856:	6823      	ldr	r3, [r4, #0]
 8007858:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800785c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007860:	d11c      	bne.n	800789c <_scanf_float+0x3a8>
 8007862:	9b01      	ldr	r3, [sp, #4]
 8007864:	454b      	cmp	r3, r9
 8007866:	eba3 0209 	sub.w	r2, r3, r9
 800786a:	d124      	bne.n	80078b6 <_scanf_float+0x3c2>
 800786c:	2200      	movs	r2, #0
 800786e:	4659      	mov	r1, fp
 8007870:	4640      	mov	r0, r8
 8007872:	f000 fe9b 	bl	80085ac <_strtod_r>
 8007876:	9b03      	ldr	r3, [sp, #12]
 8007878:	6821      	ldr	r1, [r4, #0]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f011 0f02 	tst.w	r1, #2
 8007880:	ec57 6b10 	vmov	r6, r7, d0
 8007884:	f103 0204 	add.w	r2, r3, #4
 8007888:	d020      	beq.n	80078cc <_scanf_float+0x3d8>
 800788a:	9903      	ldr	r1, [sp, #12]
 800788c:	600a      	str	r2, [r1, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	e9c3 6700 	strd	r6, r7, [r3]
 8007894:	68e3      	ldr	r3, [r4, #12]
 8007896:	3301      	adds	r3, #1
 8007898:	60e3      	str	r3, [r4, #12]
 800789a:	e66c      	b.n	8007576 <_scanf_float+0x82>
 800789c:	9b04      	ldr	r3, [sp, #16]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0e4      	beq.n	800786c <_scanf_float+0x378>
 80078a2:	9905      	ldr	r1, [sp, #20]
 80078a4:	230a      	movs	r3, #10
 80078a6:	462a      	mov	r2, r5
 80078a8:	3101      	adds	r1, #1
 80078aa:	4640      	mov	r0, r8
 80078ac:	f000 ff08 	bl	80086c0 <_strtol_r>
 80078b0:	9b04      	ldr	r3, [sp, #16]
 80078b2:	9e05      	ldr	r6, [sp, #20]
 80078b4:	1ac2      	subs	r2, r0, r3
 80078b6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80078ba:	429e      	cmp	r6, r3
 80078bc:	bf28      	it	cs
 80078be:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80078c2:	4912      	ldr	r1, [pc, #72]	; (800790c <_scanf_float+0x418>)
 80078c4:	4630      	mov	r0, r6
 80078c6:	f000 f82b 	bl	8007920 <siprintf>
 80078ca:	e7cf      	b.n	800786c <_scanf_float+0x378>
 80078cc:	f011 0f04 	tst.w	r1, #4
 80078d0:	9903      	ldr	r1, [sp, #12]
 80078d2:	600a      	str	r2, [r1, #0]
 80078d4:	d1db      	bne.n	800788e <_scanf_float+0x39a>
 80078d6:	f8d3 8000 	ldr.w	r8, [r3]
 80078da:	ee10 2a10 	vmov	r2, s0
 80078de:	ee10 0a10 	vmov	r0, s0
 80078e2:	463b      	mov	r3, r7
 80078e4:	4639      	mov	r1, r7
 80078e6:	f7f9 f921 	bl	8000b2c <__aeabi_dcmpun>
 80078ea:	b128      	cbz	r0, 80078f8 <_scanf_float+0x404>
 80078ec:	4808      	ldr	r0, [pc, #32]	; (8007910 <_scanf_float+0x41c>)
 80078ee:	f000 f811 	bl	8007914 <nanf>
 80078f2:	ed88 0a00 	vstr	s0, [r8]
 80078f6:	e7cd      	b.n	8007894 <_scanf_float+0x3a0>
 80078f8:	4630      	mov	r0, r6
 80078fa:	4639      	mov	r1, r7
 80078fc:	f7f9 f974 	bl	8000be8 <__aeabi_d2f>
 8007900:	f8c8 0000 	str.w	r0, [r8]
 8007904:	e7c6      	b.n	8007894 <_scanf_float+0x3a0>
 8007906:	2500      	movs	r5, #0
 8007908:	e635      	b.n	8007576 <_scanf_float+0x82>
 800790a:	bf00      	nop
 800790c:	0800e950 	.word	0x0800e950
 8007910:	0800ed68 	.word	0x0800ed68

08007914 <nanf>:
 8007914:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800791c <nanf+0x8>
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	7fc00000 	.word	0x7fc00000

08007920 <siprintf>:
 8007920:	b40e      	push	{r1, r2, r3}
 8007922:	b500      	push	{lr}
 8007924:	b09c      	sub	sp, #112	; 0x70
 8007926:	ab1d      	add	r3, sp, #116	; 0x74
 8007928:	9002      	str	r0, [sp, #8]
 800792a:	9006      	str	r0, [sp, #24]
 800792c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007930:	4809      	ldr	r0, [pc, #36]	; (8007958 <siprintf+0x38>)
 8007932:	9107      	str	r1, [sp, #28]
 8007934:	9104      	str	r1, [sp, #16]
 8007936:	4909      	ldr	r1, [pc, #36]	; (800795c <siprintf+0x3c>)
 8007938:	f853 2b04 	ldr.w	r2, [r3], #4
 800793c:	9105      	str	r1, [sp, #20]
 800793e:	6800      	ldr	r0, [r0, #0]
 8007940:	9301      	str	r3, [sp, #4]
 8007942:	a902      	add	r1, sp, #8
 8007944:	f002 fe96 	bl	800a674 <_svfiprintf_r>
 8007948:	9b02      	ldr	r3, [sp, #8]
 800794a:	2200      	movs	r2, #0
 800794c:	701a      	strb	r2, [r3, #0]
 800794e:	b01c      	add	sp, #112	; 0x70
 8007950:	f85d eb04 	ldr.w	lr, [sp], #4
 8007954:	b003      	add	sp, #12
 8007956:	4770      	bx	lr
 8007958:	2000001c 	.word	0x2000001c
 800795c:	ffff0208 	.word	0xffff0208

08007960 <sulp>:
 8007960:	b570      	push	{r4, r5, r6, lr}
 8007962:	4604      	mov	r4, r0
 8007964:	460d      	mov	r5, r1
 8007966:	ec45 4b10 	vmov	d0, r4, r5
 800796a:	4616      	mov	r6, r2
 800796c:	f002 fc1e 	bl	800a1ac <__ulp>
 8007970:	ec51 0b10 	vmov	r0, r1, d0
 8007974:	b17e      	cbz	r6, 8007996 <sulp+0x36>
 8007976:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800797a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800797e:	2b00      	cmp	r3, #0
 8007980:	dd09      	ble.n	8007996 <sulp+0x36>
 8007982:	051b      	lsls	r3, r3, #20
 8007984:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007988:	2400      	movs	r4, #0
 800798a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800798e:	4622      	mov	r2, r4
 8007990:	462b      	mov	r3, r5
 8007992:	f7f8 fe31 	bl	80005f8 <__aeabi_dmul>
 8007996:	bd70      	pop	{r4, r5, r6, pc}

08007998 <_strtod_l>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	b0a3      	sub	sp, #140	; 0x8c
 800799e:	461f      	mov	r7, r3
 80079a0:	2300      	movs	r3, #0
 80079a2:	931e      	str	r3, [sp, #120]	; 0x78
 80079a4:	4ba4      	ldr	r3, [pc, #656]	; (8007c38 <_strtod_l+0x2a0>)
 80079a6:	9219      	str	r2, [sp, #100]	; 0x64
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	9307      	str	r3, [sp, #28]
 80079ac:	4604      	mov	r4, r0
 80079ae:	4618      	mov	r0, r3
 80079b0:	4688      	mov	r8, r1
 80079b2:	f7f8 fc0d 	bl	80001d0 <strlen>
 80079b6:	f04f 0a00 	mov.w	sl, #0
 80079ba:	4605      	mov	r5, r0
 80079bc:	f04f 0b00 	mov.w	fp, #0
 80079c0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80079c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079c6:	781a      	ldrb	r2, [r3, #0]
 80079c8:	2a2b      	cmp	r2, #43	; 0x2b
 80079ca:	d04c      	beq.n	8007a66 <_strtod_l+0xce>
 80079cc:	d839      	bhi.n	8007a42 <_strtod_l+0xaa>
 80079ce:	2a0d      	cmp	r2, #13
 80079d0:	d832      	bhi.n	8007a38 <_strtod_l+0xa0>
 80079d2:	2a08      	cmp	r2, #8
 80079d4:	d832      	bhi.n	8007a3c <_strtod_l+0xa4>
 80079d6:	2a00      	cmp	r2, #0
 80079d8:	d03c      	beq.n	8007a54 <_strtod_l+0xbc>
 80079da:	2300      	movs	r3, #0
 80079dc:	930e      	str	r3, [sp, #56]	; 0x38
 80079de:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80079e0:	7833      	ldrb	r3, [r6, #0]
 80079e2:	2b30      	cmp	r3, #48	; 0x30
 80079e4:	f040 80b4 	bne.w	8007b50 <_strtod_l+0x1b8>
 80079e8:	7873      	ldrb	r3, [r6, #1]
 80079ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80079ee:	2b58      	cmp	r3, #88	; 0x58
 80079f0:	d16c      	bne.n	8007acc <_strtod_l+0x134>
 80079f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079f4:	9301      	str	r3, [sp, #4]
 80079f6:	ab1e      	add	r3, sp, #120	; 0x78
 80079f8:	9702      	str	r7, [sp, #8]
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	4a8f      	ldr	r2, [pc, #572]	; (8007c3c <_strtod_l+0x2a4>)
 80079fe:	ab1f      	add	r3, sp, #124	; 0x7c
 8007a00:	a91d      	add	r1, sp, #116	; 0x74
 8007a02:	4620      	mov	r0, r4
 8007a04:	f001 fd40 	bl	8009488 <__gethex>
 8007a08:	f010 0707 	ands.w	r7, r0, #7
 8007a0c:	4605      	mov	r5, r0
 8007a0e:	d005      	beq.n	8007a1c <_strtod_l+0x84>
 8007a10:	2f06      	cmp	r7, #6
 8007a12:	d12a      	bne.n	8007a6a <_strtod_l+0xd2>
 8007a14:	3601      	adds	r6, #1
 8007a16:	2300      	movs	r3, #0
 8007a18:	961d      	str	r6, [sp, #116]	; 0x74
 8007a1a:	930e      	str	r3, [sp, #56]	; 0x38
 8007a1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f040 8596 	bne.w	8008550 <_strtod_l+0xbb8>
 8007a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a26:	b1db      	cbz	r3, 8007a60 <_strtod_l+0xc8>
 8007a28:	4652      	mov	r2, sl
 8007a2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007a2e:	ec43 2b10 	vmov	d0, r2, r3
 8007a32:	b023      	add	sp, #140	; 0x8c
 8007a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a38:	2a20      	cmp	r2, #32
 8007a3a:	d1ce      	bne.n	80079da <_strtod_l+0x42>
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	931d      	str	r3, [sp, #116]	; 0x74
 8007a40:	e7c0      	b.n	80079c4 <_strtod_l+0x2c>
 8007a42:	2a2d      	cmp	r2, #45	; 0x2d
 8007a44:	d1c9      	bne.n	80079da <_strtod_l+0x42>
 8007a46:	2201      	movs	r2, #1
 8007a48:	920e      	str	r2, [sp, #56]	; 0x38
 8007a4a:	1c5a      	adds	r2, r3, #1
 8007a4c:	921d      	str	r2, [sp, #116]	; 0x74
 8007a4e:	785b      	ldrb	r3, [r3, #1]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1c4      	bne.n	80079de <_strtod_l+0x46>
 8007a54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a56:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f040 8576 	bne.w	800854c <_strtod_l+0xbb4>
 8007a60:	4652      	mov	r2, sl
 8007a62:	465b      	mov	r3, fp
 8007a64:	e7e3      	b.n	8007a2e <_strtod_l+0x96>
 8007a66:	2200      	movs	r2, #0
 8007a68:	e7ee      	b.n	8007a48 <_strtod_l+0xb0>
 8007a6a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007a6c:	b13a      	cbz	r2, 8007a7e <_strtod_l+0xe6>
 8007a6e:	2135      	movs	r1, #53	; 0x35
 8007a70:	a820      	add	r0, sp, #128	; 0x80
 8007a72:	f002 fca6 	bl	800a3c2 <__copybits>
 8007a76:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f002 f86b 	bl	8009b54 <_Bfree>
 8007a7e:	3f01      	subs	r7, #1
 8007a80:	2f05      	cmp	r7, #5
 8007a82:	d807      	bhi.n	8007a94 <_strtod_l+0xfc>
 8007a84:	e8df f007 	tbb	[pc, r7]
 8007a88:	1d180b0e 	.word	0x1d180b0e
 8007a8c:	030e      	.short	0x030e
 8007a8e:	f04f 0b00 	mov.w	fp, #0
 8007a92:	46da      	mov	sl, fp
 8007a94:	0728      	lsls	r0, r5, #28
 8007a96:	d5c1      	bpl.n	8007a1c <_strtod_l+0x84>
 8007a98:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007a9c:	e7be      	b.n	8007a1c <_strtod_l+0x84>
 8007a9e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8007aa2:	e7f7      	b.n	8007a94 <_strtod_l+0xfc>
 8007aa4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007aa8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007aaa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007aae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007ab2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007ab6:	e7ed      	b.n	8007a94 <_strtod_l+0xfc>
 8007ab8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007c40 <_strtod_l+0x2a8>
 8007abc:	f04f 0a00 	mov.w	sl, #0
 8007ac0:	e7e8      	b.n	8007a94 <_strtod_l+0xfc>
 8007ac2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007ac6:	f04f 3aff 	mov.w	sl, #4294967295
 8007aca:	e7e3      	b.n	8007a94 <_strtod_l+0xfc>
 8007acc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ace:	1c5a      	adds	r2, r3, #1
 8007ad0:	921d      	str	r2, [sp, #116]	; 0x74
 8007ad2:	785b      	ldrb	r3, [r3, #1]
 8007ad4:	2b30      	cmp	r3, #48	; 0x30
 8007ad6:	d0f9      	beq.n	8007acc <_strtod_l+0x134>
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d09f      	beq.n	8007a1c <_strtod_l+0x84>
 8007adc:	2301      	movs	r3, #1
 8007ade:	f04f 0900 	mov.w	r9, #0
 8007ae2:	9304      	str	r3, [sp, #16]
 8007ae4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007aec:	464f      	mov	r7, r9
 8007aee:	220a      	movs	r2, #10
 8007af0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007af2:	7806      	ldrb	r6, [r0, #0]
 8007af4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007af8:	b2d9      	uxtb	r1, r3
 8007afa:	2909      	cmp	r1, #9
 8007afc:	d92a      	bls.n	8007b54 <_strtod_l+0x1bc>
 8007afe:	9907      	ldr	r1, [sp, #28]
 8007b00:	462a      	mov	r2, r5
 8007b02:	f002 fed1 	bl	800a8a8 <strncmp>
 8007b06:	b398      	cbz	r0, 8007b70 <_strtod_l+0x1d8>
 8007b08:	2000      	movs	r0, #0
 8007b0a:	4633      	mov	r3, r6
 8007b0c:	463d      	mov	r5, r7
 8007b0e:	9007      	str	r0, [sp, #28]
 8007b10:	4602      	mov	r2, r0
 8007b12:	2b65      	cmp	r3, #101	; 0x65
 8007b14:	d001      	beq.n	8007b1a <_strtod_l+0x182>
 8007b16:	2b45      	cmp	r3, #69	; 0x45
 8007b18:	d118      	bne.n	8007b4c <_strtod_l+0x1b4>
 8007b1a:	b91d      	cbnz	r5, 8007b24 <_strtod_l+0x18c>
 8007b1c:	9b04      	ldr	r3, [sp, #16]
 8007b1e:	4303      	orrs	r3, r0
 8007b20:	d098      	beq.n	8007a54 <_strtod_l+0xbc>
 8007b22:	2500      	movs	r5, #0
 8007b24:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007b28:	f108 0301 	add.w	r3, r8, #1
 8007b2c:	931d      	str	r3, [sp, #116]	; 0x74
 8007b2e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007b32:	2b2b      	cmp	r3, #43	; 0x2b
 8007b34:	d075      	beq.n	8007c22 <_strtod_l+0x28a>
 8007b36:	2b2d      	cmp	r3, #45	; 0x2d
 8007b38:	d07b      	beq.n	8007c32 <_strtod_l+0x29a>
 8007b3a:	f04f 0c00 	mov.w	ip, #0
 8007b3e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007b42:	2909      	cmp	r1, #9
 8007b44:	f240 8082 	bls.w	8007c4c <_strtod_l+0x2b4>
 8007b48:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007b4c:	2600      	movs	r6, #0
 8007b4e:	e09d      	b.n	8007c8c <_strtod_l+0x2f4>
 8007b50:	2300      	movs	r3, #0
 8007b52:	e7c4      	b.n	8007ade <_strtod_l+0x146>
 8007b54:	2f08      	cmp	r7, #8
 8007b56:	bfd8      	it	le
 8007b58:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007b5a:	f100 0001 	add.w	r0, r0, #1
 8007b5e:	bfda      	itte	le
 8007b60:	fb02 3301 	mlale	r3, r2, r1, r3
 8007b64:	9309      	strle	r3, [sp, #36]	; 0x24
 8007b66:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007b6a:	3701      	adds	r7, #1
 8007b6c:	901d      	str	r0, [sp, #116]	; 0x74
 8007b6e:	e7bf      	b.n	8007af0 <_strtod_l+0x158>
 8007b70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b72:	195a      	adds	r2, r3, r5
 8007b74:	921d      	str	r2, [sp, #116]	; 0x74
 8007b76:	5d5b      	ldrb	r3, [r3, r5]
 8007b78:	2f00      	cmp	r7, #0
 8007b7a:	d037      	beq.n	8007bec <_strtod_l+0x254>
 8007b7c:	9007      	str	r0, [sp, #28]
 8007b7e:	463d      	mov	r5, r7
 8007b80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007b84:	2a09      	cmp	r2, #9
 8007b86:	d912      	bls.n	8007bae <_strtod_l+0x216>
 8007b88:	2201      	movs	r2, #1
 8007b8a:	e7c2      	b.n	8007b12 <_strtod_l+0x17a>
 8007b8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b8e:	1c5a      	adds	r2, r3, #1
 8007b90:	921d      	str	r2, [sp, #116]	; 0x74
 8007b92:	785b      	ldrb	r3, [r3, #1]
 8007b94:	3001      	adds	r0, #1
 8007b96:	2b30      	cmp	r3, #48	; 0x30
 8007b98:	d0f8      	beq.n	8007b8c <_strtod_l+0x1f4>
 8007b9a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007b9e:	2a08      	cmp	r2, #8
 8007ba0:	f200 84db 	bhi.w	800855a <_strtod_l+0xbc2>
 8007ba4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007ba6:	9007      	str	r0, [sp, #28]
 8007ba8:	2000      	movs	r0, #0
 8007baa:	920a      	str	r2, [sp, #40]	; 0x28
 8007bac:	4605      	mov	r5, r0
 8007bae:	3b30      	subs	r3, #48	; 0x30
 8007bb0:	f100 0201 	add.w	r2, r0, #1
 8007bb4:	d014      	beq.n	8007be0 <_strtod_l+0x248>
 8007bb6:	9907      	ldr	r1, [sp, #28]
 8007bb8:	4411      	add	r1, r2
 8007bba:	9107      	str	r1, [sp, #28]
 8007bbc:	462a      	mov	r2, r5
 8007bbe:	eb00 0e05 	add.w	lr, r0, r5
 8007bc2:	210a      	movs	r1, #10
 8007bc4:	4572      	cmp	r2, lr
 8007bc6:	d113      	bne.n	8007bf0 <_strtod_l+0x258>
 8007bc8:	182a      	adds	r2, r5, r0
 8007bca:	2a08      	cmp	r2, #8
 8007bcc:	f105 0501 	add.w	r5, r5, #1
 8007bd0:	4405      	add	r5, r0
 8007bd2:	dc1c      	bgt.n	8007c0e <_strtod_l+0x276>
 8007bd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bd6:	220a      	movs	r2, #10
 8007bd8:	fb02 3301 	mla	r3, r2, r1, r3
 8007bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8007bde:	2200      	movs	r2, #0
 8007be0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007be2:	1c59      	adds	r1, r3, #1
 8007be4:	911d      	str	r1, [sp, #116]	; 0x74
 8007be6:	785b      	ldrb	r3, [r3, #1]
 8007be8:	4610      	mov	r0, r2
 8007bea:	e7c9      	b.n	8007b80 <_strtod_l+0x1e8>
 8007bec:	4638      	mov	r0, r7
 8007bee:	e7d2      	b.n	8007b96 <_strtod_l+0x1fe>
 8007bf0:	2a08      	cmp	r2, #8
 8007bf2:	dc04      	bgt.n	8007bfe <_strtod_l+0x266>
 8007bf4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007bf6:	434e      	muls	r6, r1
 8007bf8:	9609      	str	r6, [sp, #36]	; 0x24
 8007bfa:	3201      	adds	r2, #1
 8007bfc:	e7e2      	b.n	8007bc4 <_strtod_l+0x22c>
 8007bfe:	f102 0c01 	add.w	ip, r2, #1
 8007c02:	f1bc 0f10 	cmp.w	ip, #16
 8007c06:	bfd8      	it	le
 8007c08:	fb01 f909 	mulle.w	r9, r1, r9
 8007c0c:	e7f5      	b.n	8007bfa <_strtod_l+0x262>
 8007c0e:	2d10      	cmp	r5, #16
 8007c10:	bfdc      	itt	le
 8007c12:	220a      	movle	r2, #10
 8007c14:	fb02 3909 	mlale	r9, r2, r9, r3
 8007c18:	e7e1      	b.n	8007bde <_strtod_l+0x246>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	9307      	str	r3, [sp, #28]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	e77c      	b.n	8007b1c <_strtod_l+0x184>
 8007c22:	f04f 0c00 	mov.w	ip, #0
 8007c26:	f108 0302 	add.w	r3, r8, #2
 8007c2a:	931d      	str	r3, [sp, #116]	; 0x74
 8007c2c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007c30:	e785      	b.n	8007b3e <_strtod_l+0x1a6>
 8007c32:	f04f 0c01 	mov.w	ip, #1
 8007c36:	e7f6      	b.n	8007c26 <_strtod_l+0x28e>
 8007c38:	0800eba8 	.word	0x0800eba8
 8007c3c:	0800e958 	.word	0x0800e958
 8007c40:	7ff00000 	.word	0x7ff00000
 8007c44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c46:	1c59      	adds	r1, r3, #1
 8007c48:	911d      	str	r1, [sp, #116]	; 0x74
 8007c4a:	785b      	ldrb	r3, [r3, #1]
 8007c4c:	2b30      	cmp	r3, #48	; 0x30
 8007c4e:	d0f9      	beq.n	8007c44 <_strtod_l+0x2ac>
 8007c50:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007c54:	2908      	cmp	r1, #8
 8007c56:	f63f af79 	bhi.w	8007b4c <_strtod_l+0x1b4>
 8007c5a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007c5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c60:	9308      	str	r3, [sp, #32]
 8007c62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c64:	1c59      	adds	r1, r3, #1
 8007c66:	911d      	str	r1, [sp, #116]	; 0x74
 8007c68:	785b      	ldrb	r3, [r3, #1]
 8007c6a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007c6e:	2e09      	cmp	r6, #9
 8007c70:	d937      	bls.n	8007ce2 <_strtod_l+0x34a>
 8007c72:	9e08      	ldr	r6, [sp, #32]
 8007c74:	1b89      	subs	r1, r1, r6
 8007c76:	2908      	cmp	r1, #8
 8007c78:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007c7c:	dc02      	bgt.n	8007c84 <_strtod_l+0x2ec>
 8007c7e:	4576      	cmp	r6, lr
 8007c80:	bfa8      	it	ge
 8007c82:	4676      	movge	r6, lr
 8007c84:	f1bc 0f00 	cmp.w	ip, #0
 8007c88:	d000      	beq.n	8007c8c <_strtod_l+0x2f4>
 8007c8a:	4276      	negs	r6, r6
 8007c8c:	2d00      	cmp	r5, #0
 8007c8e:	d14f      	bne.n	8007d30 <_strtod_l+0x398>
 8007c90:	9904      	ldr	r1, [sp, #16]
 8007c92:	4301      	orrs	r1, r0
 8007c94:	f47f aec2 	bne.w	8007a1c <_strtod_l+0x84>
 8007c98:	2a00      	cmp	r2, #0
 8007c9a:	f47f aedb 	bne.w	8007a54 <_strtod_l+0xbc>
 8007c9e:	2b69      	cmp	r3, #105	; 0x69
 8007ca0:	d027      	beq.n	8007cf2 <_strtod_l+0x35a>
 8007ca2:	dc24      	bgt.n	8007cee <_strtod_l+0x356>
 8007ca4:	2b49      	cmp	r3, #73	; 0x49
 8007ca6:	d024      	beq.n	8007cf2 <_strtod_l+0x35a>
 8007ca8:	2b4e      	cmp	r3, #78	; 0x4e
 8007caa:	f47f aed3 	bne.w	8007a54 <_strtod_l+0xbc>
 8007cae:	499e      	ldr	r1, [pc, #632]	; (8007f28 <_strtod_l+0x590>)
 8007cb0:	a81d      	add	r0, sp, #116	; 0x74
 8007cb2:	f001 fe41 	bl	8009938 <__match>
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	f43f aecc 	beq.w	8007a54 <_strtod_l+0xbc>
 8007cbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b28      	cmp	r3, #40	; 0x28
 8007cc2:	d12d      	bne.n	8007d20 <_strtod_l+0x388>
 8007cc4:	4999      	ldr	r1, [pc, #612]	; (8007f2c <_strtod_l+0x594>)
 8007cc6:	aa20      	add	r2, sp, #128	; 0x80
 8007cc8:	a81d      	add	r0, sp, #116	; 0x74
 8007cca:	f001 fe49 	bl	8009960 <__hexnan>
 8007cce:	2805      	cmp	r0, #5
 8007cd0:	d126      	bne.n	8007d20 <_strtod_l+0x388>
 8007cd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cd4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007cd8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007cdc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007ce0:	e69c      	b.n	8007a1c <_strtod_l+0x84>
 8007ce2:	210a      	movs	r1, #10
 8007ce4:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007ce8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007cec:	e7b9      	b.n	8007c62 <_strtod_l+0x2ca>
 8007cee:	2b6e      	cmp	r3, #110	; 0x6e
 8007cf0:	e7db      	b.n	8007caa <_strtod_l+0x312>
 8007cf2:	498f      	ldr	r1, [pc, #572]	; (8007f30 <_strtod_l+0x598>)
 8007cf4:	a81d      	add	r0, sp, #116	; 0x74
 8007cf6:	f001 fe1f 	bl	8009938 <__match>
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	f43f aeaa 	beq.w	8007a54 <_strtod_l+0xbc>
 8007d00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d02:	498c      	ldr	r1, [pc, #560]	; (8007f34 <_strtod_l+0x59c>)
 8007d04:	3b01      	subs	r3, #1
 8007d06:	a81d      	add	r0, sp, #116	; 0x74
 8007d08:	931d      	str	r3, [sp, #116]	; 0x74
 8007d0a:	f001 fe15 	bl	8009938 <__match>
 8007d0e:	b910      	cbnz	r0, 8007d16 <_strtod_l+0x37e>
 8007d10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d12:	3301      	adds	r3, #1
 8007d14:	931d      	str	r3, [sp, #116]	; 0x74
 8007d16:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007f44 <_strtod_l+0x5ac>
 8007d1a:	f04f 0a00 	mov.w	sl, #0
 8007d1e:	e67d      	b.n	8007a1c <_strtod_l+0x84>
 8007d20:	4885      	ldr	r0, [pc, #532]	; (8007f38 <_strtod_l+0x5a0>)
 8007d22:	f002 fda9 	bl	800a878 <nan>
 8007d26:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007d2a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007d2e:	e675      	b.n	8007a1c <_strtod_l+0x84>
 8007d30:	9b07      	ldr	r3, [sp, #28]
 8007d32:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d34:	1af3      	subs	r3, r6, r3
 8007d36:	2f00      	cmp	r7, #0
 8007d38:	bf08      	it	eq
 8007d3a:	462f      	moveq	r7, r5
 8007d3c:	2d10      	cmp	r5, #16
 8007d3e:	9308      	str	r3, [sp, #32]
 8007d40:	46a8      	mov	r8, r5
 8007d42:	bfa8      	it	ge
 8007d44:	f04f 0810 	movge.w	r8, #16
 8007d48:	f7f8 fbdc 	bl	8000504 <__aeabi_ui2d>
 8007d4c:	2d09      	cmp	r5, #9
 8007d4e:	4682      	mov	sl, r0
 8007d50:	468b      	mov	fp, r1
 8007d52:	dd13      	ble.n	8007d7c <_strtod_l+0x3e4>
 8007d54:	4b79      	ldr	r3, [pc, #484]	; (8007f3c <_strtod_l+0x5a4>)
 8007d56:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007d5a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007d5e:	f7f8 fc4b 	bl	80005f8 <__aeabi_dmul>
 8007d62:	4682      	mov	sl, r0
 8007d64:	4648      	mov	r0, r9
 8007d66:	468b      	mov	fp, r1
 8007d68:	f7f8 fbcc 	bl	8000504 <__aeabi_ui2d>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	460b      	mov	r3, r1
 8007d70:	4650      	mov	r0, sl
 8007d72:	4659      	mov	r1, fp
 8007d74:	f7f8 fa8a 	bl	800028c <__adddf3>
 8007d78:	4682      	mov	sl, r0
 8007d7a:	468b      	mov	fp, r1
 8007d7c:	2d0f      	cmp	r5, #15
 8007d7e:	dc38      	bgt.n	8007df2 <_strtod_l+0x45a>
 8007d80:	9b08      	ldr	r3, [sp, #32]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f43f ae4a 	beq.w	8007a1c <_strtod_l+0x84>
 8007d88:	dd24      	ble.n	8007dd4 <_strtod_l+0x43c>
 8007d8a:	2b16      	cmp	r3, #22
 8007d8c:	dc0b      	bgt.n	8007da6 <_strtod_l+0x40e>
 8007d8e:	4d6b      	ldr	r5, [pc, #428]	; (8007f3c <_strtod_l+0x5a4>)
 8007d90:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007d94:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007d98:	4652      	mov	r2, sl
 8007d9a:	465b      	mov	r3, fp
 8007d9c:	f7f8 fc2c 	bl	80005f8 <__aeabi_dmul>
 8007da0:	4682      	mov	sl, r0
 8007da2:	468b      	mov	fp, r1
 8007da4:	e63a      	b.n	8007a1c <_strtod_l+0x84>
 8007da6:	9a08      	ldr	r2, [sp, #32]
 8007da8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007dac:	4293      	cmp	r3, r2
 8007dae:	db20      	blt.n	8007df2 <_strtod_l+0x45a>
 8007db0:	4c62      	ldr	r4, [pc, #392]	; (8007f3c <_strtod_l+0x5a4>)
 8007db2:	f1c5 050f 	rsb	r5, r5, #15
 8007db6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007dba:	4652      	mov	r2, sl
 8007dbc:	465b      	mov	r3, fp
 8007dbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dc2:	f7f8 fc19 	bl	80005f8 <__aeabi_dmul>
 8007dc6:	9b08      	ldr	r3, [sp, #32]
 8007dc8:	1b5d      	subs	r5, r3, r5
 8007dca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007dce:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007dd2:	e7e3      	b.n	8007d9c <_strtod_l+0x404>
 8007dd4:	9b08      	ldr	r3, [sp, #32]
 8007dd6:	3316      	adds	r3, #22
 8007dd8:	db0b      	blt.n	8007df2 <_strtod_l+0x45a>
 8007dda:	9b07      	ldr	r3, [sp, #28]
 8007ddc:	4a57      	ldr	r2, [pc, #348]	; (8007f3c <_strtod_l+0x5a4>)
 8007dde:	1b9e      	subs	r6, r3, r6
 8007de0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007de4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007de8:	4650      	mov	r0, sl
 8007dea:	4659      	mov	r1, fp
 8007dec:	f7f8 fd2e 	bl	800084c <__aeabi_ddiv>
 8007df0:	e7d6      	b.n	8007da0 <_strtod_l+0x408>
 8007df2:	9b08      	ldr	r3, [sp, #32]
 8007df4:	eba5 0808 	sub.w	r8, r5, r8
 8007df8:	4498      	add	r8, r3
 8007dfa:	f1b8 0f00 	cmp.w	r8, #0
 8007dfe:	dd71      	ble.n	8007ee4 <_strtod_l+0x54c>
 8007e00:	f018 030f 	ands.w	r3, r8, #15
 8007e04:	d00a      	beq.n	8007e1c <_strtod_l+0x484>
 8007e06:	494d      	ldr	r1, [pc, #308]	; (8007f3c <_strtod_l+0x5a4>)
 8007e08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007e0c:	4652      	mov	r2, sl
 8007e0e:	465b      	mov	r3, fp
 8007e10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e14:	f7f8 fbf0 	bl	80005f8 <__aeabi_dmul>
 8007e18:	4682      	mov	sl, r0
 8007e1a:	468b      	mov	fp, r1
 8007e1c:	f038 080f 	bics.w	r8, r8, #15
 8007e20:	d04d      	beq.n	8007ebe <_strtod_l+0x526>
 8007e22:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007e26:	dd22      	ble.n	8007e6e <_strtod_l+0x4d6>
 8007e28:	2500      	movs	r5, #0
 8007e2a:	462e      	mov	r6, r5
 8007e2c:	9509      	str	r5, [sp, #36]	; 0x24
 8007e2e:	9507      	str	r5, [sp, #28]
 8007e30:	2322      	movs	r3, #34	; 0x22
 8007e32:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007f44 <_strtod_l+0x5ac>
 8007e36:	6023      	str	r3, [r4, #0]
 8007e38:	f04f 0a00 	mov.w	sl, #0
 8007e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	f43f adec 	beq.w	8007a1c <_strtod_l+0x84>
 8007e44:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007e46:	4620      	mov	r0, r4
 8007e48:	f001 fe84 	bl	8009b54 <_Bfree>
 8007e4c:	9907      	ldr	r1, [sp, #28]
 8007e4e:	4620      	mov	r0, r4
 8007e50:	f001 fe80 	bl	8009b54 <_Bfree>
 8007e54:	4631      	mov	r1, r6
 8007e56:	4620      	mov	r0, r4
 8007e58:	f001 fe7c 	bl	8009b54 <_Bfree>
 8007e5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e5e:	4620      	mov	r0, r4
 8007e60:	f001 fe78 	bl	8009b54 <_Bfree>
 8007e64:	4629      	mov	r1, r5
 8007e66:	4620      	mov	r0, r4
 8007e68:	f001 fe74 	bl	8009b54 <_Bfree>
 8007e6c:	e5d6      	b.n	8007a1c <_strtod_l+0x84>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007e74:	4650      	mov	r0, sl
 8007e76:	4659      	mov	r1, fp
 8007e78:	4699      	mov	r9, r3
 8007e7a:	f1b8 0f01 	cmp.w	r8, #1
 8007e7e:	dc21      	bgt.n	8007ec4 <_strtod_l+0x52c>
 8007e80:	b10b      	cbz	r3, 8007e86 <_strtod_l+0x4ee>
 8007e82:	4682      	mov	sl, r0
 8007e84:	468b      	mov	fp, r1
 8007e86:	4b2e      	ldr	r3, [pc, #184]	; (8007f40 <_strtod_l+0x5a8>)
 8007e88:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007e8c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007e90:	4652      	mov	r2, sl
 8007e92:	465b      	mov	r3, fp
 8007e94:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007e98:	f7f8 fbae 	bl	80005f8 <__aeabi_dmul>
 8007e9c:	4b29      	ldr	r3, [pc, #164]	; (8007f44 <_strtod_l+0x5ac>)
 8007e9e:	460a      	mov	r2, r1
 8007ea0:	400b      	ands	r3, r1
 8007ea2:	4929      	ldr	r1, [pc, #164]	; (8007f48 <_strtod_l+0x5b0>)
 8007ea4:	428b      	cmp	r3, r1
 8007ea6:	4682      	mov	sl, r0
 8007ea8:	d8be      	bhi.n	8007e28 <_strtod_l+0x490>
 8007eaa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007eae:	428b      	cmp	r3, r1
 8007eb0:	bf86      	itte	hi
 8007eb2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007f4c <_strtod_l+0x5b4>
 8007eb6:	f04f 3aff 	movhi.w	sl, #4294967295
 8007eba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	9304      	str	r3, [sp, #16]
 8007ec2:	e081      	b.n	8007fc8 <_strtod_l+0x630>
 8007ec4:	f018 0f01 	tst.w	r8, #1
 8007ec8:	d007      	beq.n	8007eda <_strtod_l+0x542>
 8007eca:	4b1d      	ldr	r3, [pc, #116]	; (8007f40 <_strtod_l+0x5a8>)
 8007ecc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed4:	f7f8 fb90 	bl	80005f8 <__aeabi_dmul>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	f109 0901 	add.w	r9, r9, #1
 8007ede:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007ee2:	e7ca      	b.n	8007e7a <_strtod_l+0x4e2>
 8007ee4:	d0eb      	beq.n	8007ebe <_strtod_l+0x526>
 8007ee6:	f1c8 0800 	rsb	r8, r8, #0
 8007eea:	f018 020f 	ands.w	r2, r8, #15
 8007eee:	d00a      	beq.n	8007f06 <_strtod_l+0x56e>
 8007ef0:	4b12      	ldr	r3, [pc, #72]	; (8007f3c <_strtod_l+0x5a4>)
 8007ef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ef6:	4650      	mov	r0, sl
 8007ef8:	4659      	mov	r1, fp
 8007efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efe:	f7f8 fca5 	bl	800084c <__aeabi_ddiv>
 8007f02:	4682      	mov	sl, r0
 8007f04:	468b      	mov	fp, r1
 8007f06:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007f0a:	d0d8      	beq.n	8007ebe <_strtod_l+0x526>
 8007f0c:	f1b8 0f1f 	cmp.w	r8, #31
 8007f10:	dd1e      	ble.n	8007f50 <_strtod_l+0x5b8>
 8007f12:	2500      	movs	r5, #0
 8007f14:	462e      	mov	r6, r5
 8007f16:	9509      	str	r5, [sp, #36]	; 0x24
 8007f18:	9507      	str	r5, [sp, #28]
 8007f1a:	2322      	movs	r3, #34	; 0x22
 8007f1c:	f04f 0a00 	mov.w	sl, #0
 8007f20:	f04f 0b00 	mov.w	fp, #0
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	e789      	b.n	8007e3c <_strtod_l+0x4a4>
 8007f28:	0800e929 	.word	0x0800e929
 8007f2c:	0800e96c 	.word	0x0800e96c
 8007f30:	0800e921 	.word	0x0800e921
 8007f34:	0800eaac 	.word	0x0800eaac
 8007f38:	0800ed68 	.word	0x0800ed68
 8007f3c:	0800ec48 	.word	0x0800ec48
 8007f40:	0800ec20 	.word	0x0800ec20
 8007f44:	7ff00000 	.word	0x7ff00000
 8007f48:	7ca00000 	.word	0x7ca00000
 8007f4c:	7fefffff 	.word	0x7fefffff
 8007f50:	f018 0310 	ands.w	r3, r8, #16
 8007f54:	bf18      	it	ne
 8007f56:	236a      	movne	r3, #106	; 0x6a
 8007f58:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8008310 <_strtod_l+0x978>
 8007f5c:	9304      	str	r3, [sp, #16]
 8007f5e:	4650      	mov	r0, sl
 8007f60:	4659      	mov	r1, fp
 8007f62:	2300      	movs	r3, #0
 8007f64:	f018 0f01 	tst.w	r8, #1
 8007f68:	d004      	beq.n	8007f74 <_strtod_l+0x5dc>
 8007f6a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007f6e:	f7f8 fb43 	bl	80005f8 <__aeabi_dmul>
 8007f72:	2301      	movs	r3, #1
 8007f74:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007f78:	f109 0908 	add.w	r9, r9, #8
 8007f7c:	d1f2      	bne.n	8007f64 <_strtod_l+0x5cc>
 8007f7e:	b10b      	cbz	r3, 8007f84 <_strtod_l+0x5ec>
 8007f80:	4682      	mov	sl, r0
 8007f82:	468b      	mov	fp, r1
 8007f84:	9b04      	ldr	r3, [sp, #16]
 8007f86:	b1bb      	cbz	r3, 8007fb8 <_strtod_l+0x620>
 8007f88:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007f8c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	4659      	mov	r1, fp
 8007f94:	dd10      	ble.n	8007fb8 <_strtod_l+0x620>
 8007f96:	2b1f      	cmp	r3, #31
 8007f98:	f340 8128 	ble.w	80081ec <_strtod_l+0x854>
 8007f9c:	2b34      	cmp	r3, #52	; 0x34
 8007f9e:	bfde      	ittt	le
 8007fa0:	3b20      	suble	r3, #32
 8007fa2:	f04f 32ff 	movle.w	r2, #4294967295
 8007fa6:	fa02 f303 	lslle.w	r3, r2, r3
 8007faa:	f04f 0a00 	mov.w	sl, #0
 8007fae:	bfcc      	ite	gt
 8007fb0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007fb4:	ea03 0b01 	andle.w	fp, r3, r1
 8007fb8:	2200      	movs	r2, #0
 8007fba:	2300      	movs	r3, #0
 8007fbc:	4650      	mov	r0, sl
 8007fbe:	4659      	mov	r1, fp
 8007fc0:	f7f8 fd82 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	d1a4      	bne.n	8007f12 <_strtod_l+0x57a>
 8007fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007fce:	462b      	mov	r3, r5
 8007fd0:	463a      	mov	r2, r7
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	f001 fe2a 	bl	8009c2c <__s2b>
 8007fd8:	9009      	str	r0, [sp, #36]	; 0x24
 8007fda:	2800      	cmp	r0, #0
 8007fdc:	f43f af24 	beq.w	8007e28 <_strtod_l+0x490>
 8007fe0:	9b07      	ldr	r3, [sp, #28]
 8007fe2:	1b9e      	subs	r6, r3, r6
 8007fe4:	9b08      	ldr	r3, [sp, #32]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	bfb4      	ite	lt
 8007fea:	4633      	movlt	r3, r6
 8007fec:	2300      	movge	r3, #0
 8007fee:	9310      	str	r3, [sp, #64]	; 0x40
 8007ff0:	9b08      	ldr	r3, [sp, #32]
 8007ff2:	2500      	movs	r5, #0
 8007ff4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007ff8:	9318      	str	r3, [sp, #96]	; 0x60
 8007ffa:	462e      	mov	r6, r5
 8007ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ffe:	4620      	mov	r0, r4
 8008000:	6859      	ldr	r1, [r3, #4]
 8008002:	f001 fd67 	bl	8009ad4 <_Balloc>
 8008006:	9007      	str	r0, [sp, #28]
 8008008:	2800      	cmp	r0, #0
 800800a:	f43f af11 	beq.w	8007e30 <_strtod_l+0x498>
 800800e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008010:	691a      	ldr	r2, [r3, #16]
 8008012:	3202      	adds	r2, #2
 8008014:	f103 010c 	add.w	r1, r3, #12
 8008018:	0092      	lsls	r2, r2, #2
 800801a:	300c      	adds	r0, #12
 800801c:	f7fe fdea 	bl	8006bf4 <memcpy>
 8008020:	ec4b ab10 	vmov	d0, sl, fp
 8008024:	aa20      	add	r2, sp, #128	; 0x80
 8008026:	a91f      	add	r1, sp, #124	; 0x7c
 8008028:	4620      	mov	r0, r4
 800802a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800802e:	f002 f939 	bl	800a2a4 <__d2b>
 8008032:	901e      	str	r0, [sp, #120]	; 0x78
 8008034:	2800      	cmp	r0, #0
 8008036:	f43f aefb 	beq.w	8007e30 <_strtod_l+0x498>
 800803a:	2101      	movs	r1, #1
 800803c:	4620      	mov	r0, r4
 800803e:	f001 fe8f 	bl	8009d60 <__i2b>
 8008042:	4606      	mov	r6, r0
 8008044:	2800      	cmp	r0, #0
 8008046:	f43f aef3 	beq.w	8007e30 <_strtod_l+0x498>
 800804a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800804c:	9904      	ldr	r1, [sp, #16]
 800804e:	2b00      	cmp	r3, #0
 8008050:	bfab      	itete	ge
 8008052:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8008054:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8008056:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008058:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800805c:	bfac      	ite	ge
 800805e:	eb03 0902 	addge.w	r9, r3, r2
 8008062:	1ad7      	sublt	r7, r2, r3
 8008064:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008066:	eba3 0801 	sub.w	r8, r3, r1
 800806a:	4490      	add	r8, r2
 800806c:	4ba3      	ldr	r3, [pc, #652]	; (80082fc <_strtod_l+0x964>)
 800806e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008072:	4598      	cmp	r8, r3
 8008074:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008078:	f280 80cc 	bge.w	8008214 <_strtod_l+0x87c>
 800807c:	eba3 0308 	sub.w	r3, r3, r8
 8008080:	2b1f      	cmp	r3, #31
 8008082:	eba2 0203 	sub.w	r2, r2, r3
 8008086:	f04f 0101 	mov.w	r1, #1
 800808a:	f300 80b6 	bgt.w	80081fa <_strtod_l+0x862>
 800808e:	fa01 f303 	lsl.w	r3, r1, r3
 8008092:	9311      	str	r3, [sp, #68]	; 0x44
 8008094:	2300      	movs	r3, #0
 8008096:	930c      	str	r3, [sp, #48]	; 0x30
 8008098:	eb09 0802 	add.w	r8, r9, r2
 800809c:	9b04      	ldr	r3, [sp, #16]
 800809e:	45c1      	cmp	r9, r8
 80080a0:	4417      	add	r7, r2
 80080a2:	441f      	add	r7, r3
 80080a4:	464b      	mov	r3, r9
 80080a6:	bfa8      	it	ge
 80080a8:	4643      	movge	r3, r8
 80080aa:	42bb      	cmp	r3, r7
 80080ac:	bfa8      	it	ge
 80080ae:	463b      	movge	r3, r7
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	bfc2      	ittt	gt
 80080b4:	eba8 0803 	subgt.w	r8, r8, r3
 80080b8:	1aff      	subgt	r7, r7, r3
 80080ba:	eba9 0903 	subgt.w	r9, r9, r3
 80080be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	dd17      	ble.n	80080f4 <_strtod_l+0x75c>
 80080c4:	4631      	mov	r1, r6
 80080c6:	461a      	mov	r2, r3
 80080c8:	4620      	mov	r0, r4
 80080ca:	f001 ff05 	bl	8009ed8 <__pow5mult>
 80080ce:	4606      	mov	r6, r0
 80080d0:	2800      	cmp	r0, #0
 80080d2:	f43f aead 	beq.w	8007e30 <_strtod_l+0x498>
 80080d6:	4601      	mov	r1, r0
 80080d8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80080da:	4620      	mov	r0, r4
 80080dc:	f001 fe56 	bl	8009d8c <__multiply>
 80080e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80080e2:	2800      	cmp	r0, #0
 80080e4:	f43f aea4 	beq.w	8007e30 <_strtod_l+0x498>
 80080e8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80080ea:	4620      	mov	r0, r4
 80080ec:	f001 fd32 	bl	8009b54 <_Bfree>
 80080f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080f2:	931e      	str	r3, [sp, #120]	; 0x78
 80080f4:	f1b8 0f00 	cmp.w	r8, #0
 80080f8:	f300 8091 	bgt.w	800821e <_strtod_l+0x886>
 80080fc:	9b08      	ldr	r3, [sp, #32]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	dd08      	ble.n	8008114 <_strtod_l+0x77c>
 8008102:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008104:	9907      	ldr	r1, [sp, #28]
 8008106:	4620      	mov	r0, r4
 8008108:	f001 fee6 	bl	8009ed8 <__pow5mult>
 800810c:	9007      	str	r0, [sp, #28]
 800810e:	2800      	cmp	r0, #0
 8008110:	f43f ae8e 	beq.w	8007e30 <_strtod_l+0x498>
 8008114:	2f00      	cmp	r7, #0
 8008116:	dd08      	ble.n	800812a <_strtod_l+0x792>
 8008118:	9907      	ldr	r1, [sp, #28]
 800811a:	463a      	mov	r2, r7
 800811c:	4620      	mov	r0, r4
 800811e:	f001 ff35 	bl	8009f8c <__lshift>
 8008122:	9007      	str	r0, [sp, #28]
 8008124:	2800      	cmp	r0, #0
 8008126:	f43f ae83 	beq.w	8007e30 <_strtod_l+0x498>
 800812a:	f1b9 0f00 	cmp.w	r9, #0
 800812e:	dd08      	ble.n	8008142 <_strtod_l+0x7aa>
 8008130:	4631      	mov	r1, r6
 8008132:	464a      	mov	r2, r9
 8008134:	4620      	mov	r0, r4
 8008136:	f001 ff29 	bl	8009f8c <__lshift>
 800813a:	4606      	mov	r6, r0
 800813c:	2800      	cmp	r0, #0
 800813e:	f43f ae77 	beq.w	8007e30 <_strtod_l+0x498>
 8008142:	9a07      	ldr	r2, [sp, #28]
 8008144:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008146:	4620      	mov	r0, r4
 8008148:	f001 ffa8 	bl	800a09c <__mdiff>
 800814c:	4605      	mov	r5, r0
 800814e:	2800      	cmp	r0, #0
 8008150:	f43f ae6e 	beq.w	8007e30 <_strtod_l+0x498>
 8008154:	68c3      	ldr	r3, [r0, #12]
 8008156:	930f      	str	r3, [sp, #60]	; 0x3c
 8008158:	2300      	movs	r3, #0
 800815a:	60c3      	str	r3, [r0, #12]
 800815c:	4631      	mov	r1, r6
 800815e:	f001 ff81 	bl	800a064 <__mcmp>
 8008162:	2800      	cmp	r0, #0
 8008164:	da65      	bge.n	8008232 <_strtod_l+0x89a>
 8008166:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008168:	ea53 030a 	orrs.w	r3, r3, sl
 800816c:	f040 8087 	bne.w	800827e <_strtod_l+0x8e6>
 8008170:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008174:	2b00      	cmp	r3, #0
 8008176:	f040 8082 	bne.w	800827e <_strtod_l+0x8e6>
 800817a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800817e:	0d1b      	lsrs	r3, r3, #20
 8008180:	051b      	lsls	r3, r3, #20
 8008182:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008186:	d97a      	bls.n	800827e <_strtod_l+0x8e6>
 8008188:	696b      	ldr	r3, [r5, #20]
 800818a:	b913      	cbnz	r3, 8008192 <_strtod_l+0x7fa>
 800818c:	692b      	ldr	r3, [r5, #16]
 800818e:	2b01      	cmp	r3, #1
 8008190:	dd75      	ble.n	800827e <_strtod_l+0x8e6>
 8008192:	4629      	mov	r1, r5
 8008194:	2201      	movs	r2, #1
 8008196:	4620      	mov	r0, r4
 8008198:	f001 fef8 	bl	8009f8c <__lshift>
 800819c:	4631      	mov	r1, r6
 800819e:	4605      	mov	r5, r0
 80081a0:	f001 ff60 	bl	800a064 <__mcmp>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	dd6a      	ble.n	800827e <_strtod_l+0x8e6>
 80081a8:	9904      	ldr	r1, [sp, #16]
 80081aa:	4a55      	ldr	r2, [pc, #340]	; (8008300 <_strtod_l+0x968>)
 80081ac:	465b      	mov	r3, fp
 80081ae:	2900      	cmp	r1, #0
 80081b0:	f000 8085 	beq.w	80082be <_strtod_l+0x926>
 80081b4:	ea02 010b 	and.w	r1, r2, fp
 80081b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80081bc:	dc7f      	bgt.n	80082be <_strtod_l+0x926>
 80081be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80081c2:	f77f aeaa 	ble.w	8007f1a <_strtod_l+0x582>
 80081c6:	4a4f      	ldr	r2, [pc, #316]	; (8008304 <_strtod_l+0x96c>)
 80081c8:	2300      	movs	r3, #0
 80081ca:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80081ce:	4650      	mov	r0, sl
 80081d0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80081d4:	4659      	mov	r1, fp
 80081d6:	f7f8 fa0f 	bl	80005f8 <__aeabi_dmul>
 80081da:	460b      	mov	r3, r1
 80081dc:	4303      	orrs	r3, r0
 80081de:	bf08      	it	eq
 80081e0:	2322      	moveq	r3, #34	; 0x22
 80081e2:	4682      	mov	sl, r0
 80081e4:	468b      	mov	fp, r1
 80081e6:	bf08      	it	eq
 80081e8:	6023      	streq	r3, [r4, #0]
 80081ea:	e62b      	b.n	8007e44 <_strtod_l+0x4ac>
 80081ec:	f04f 32ff 	mov.w	r2, #4294967295
 80081f0:	fa02 f303 	lsl.w	r3, r2, r3
 80081f4:	ea03 0a0a 	and.w	sl, r3, sl
 80081f8:	e6de      	b.n	8007fb8 <_strtod_l+0x620>
 80081fa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80081fe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008202:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008206:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800820a:	fa01 f308 	lsl.w	r3, r1, r8
 800820e:	930c      	str	r3, [sp, #48]	; 0x30
 8008210:	9111      	str	r1, [sp, #68]	; 0x44
 8008212:	e741      	b.n	8008098 <_strtod_l+0x700>
 8008214:	2300      	movs	r3, #0
 8008216:	930c      	str	r3, [sp, #48]	; 0x30
 8008218:	2301      	movs	r3, #1
 800821a:	9311      	str	r3, [sp, #68]	; 0x44
 800821c:	e73c      	b.n	8008098 <_strtod_l+0x700>
 800821e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008220:	4642      	mov	r2, r8
 8008222:	4620      	mov	r0, r4
 8008224:	f001 feb2 	bl	8009f8c <__lshift>
 8008228:	901e      	str	r0, [sp, #120]	; 0x78
 800822a:	2800      	cmp	r0, #0
 800822c:	f47f af66 	bne.w	80080fc <_strtod_l+0x764>
 8008230:	e5fe      	b.n	8007e30 <_strtod_l+0x498>
 8008232:	465f      	mov	r7, fp
 8008234:	d16e      	bne.n	8008314 <_strtod_l+0x97c>
 8008236:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008238:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800823c:	b342      	cbz	r2, 8008290 <_strtod_l+0x8f8>
 800823e:	4a32      	ldr	r2, [pc, #200]	; (8008308 <_strtod_l+0x970>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d128      	bne.n	8008296 <_strtod_l+0x8fe>
 8008244:	9b04      	ldr	r3, [sp, #16]
 8008246:	4650      	mov	r0, sl
 8008248:	b1eb      	cbz	r3, 8008286 <_strtod_l+0x8ee>
 800824a:	4a2d      	ldr	r2, [pc, #180]	; (8008300 <_strtod_l+0x968>)
 800824c:	403a      	ands	r2, r7
 800824e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008252:	f04f 31ff 	mov.w	r1, #4294967295
 8008256:	d819      	bhi.n	800828c <_strtod_l+0x8f4>
 8008258:	0d12      	lsrs	r2, r2, #20
 800825a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800825e:	fa01 f303 	lsl.w	r3, r1, r3
 8008262:	4298      	cmp	r0, r3
 8008264:	d117      	bne.n	8008296 <_strtod_l+0x8fe>
 8008266:	4b29      	ldr	r3, [pc, #164]	; (800830c <_strtod_l+0x974>)
 8008268:	429f      	cmp	r7, r3
 800826a:	d102      	bne.n	8008272 <_strtod_l+0x8da>
 800826c:	3001      	adds	r0, #1
 800826e:	f43f addf 	beq.w	8007e30 <_strtod_l+0x498>
 8008272:	4b23      	ldr	r3, [pc, #140]	; (8008300 <_strtod_l+0x968>)
 8008274:	403b      	ands	r3, r7
 8008276:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800827a:	f04f 0a00 	mov.w	sl, #0
 800827e:	9b04      	ldr	r3, [sp, #16]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1a0      	bne.n	80081c6 <_strtod_l+0x82e>
 8008284:	e5de      	b.n	8007e44 <_strtod_l+0x4ac>
 8008286:	f04f 33ff 	mov.w	r3, #4294967295
 800828a:	e7ea      	b.n	8008262 <_strtod_l+0x8ca>
 800828c:	460b      	mov	r3, r1
 800828e:	e7e8      	b.n	8008262 <_strtod_l+0x8ca>
 8008290:	ea53 030a 	orrs.w	r3, r3, sl
 8008294:	d088      	beq.n	80081a8 <_strtod_l+0x810>
 8008296:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008298:	b1db      	cbz	r3, 80082d2 <_strtod_l+0x93a>
 800829a:	423b      	tst	r3, r7
 800829c:	d0ef      	beq.n	800827e <_strtod_l+0x8e6>
 800829e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082a0:	9a04      	ldr	r2, [sp, #16]
 80082a2:	4650      	mov	r0, sl
 80082a4:	4659      	mov	r1, fp
 80082a6:	b1c3      	cbz	r3, 80082da <_strtod_l+0x942>
 80082a8:	f7ff fb5a 	bl	8007960 <sulp>
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80082b4:	f7f7 ffea 	bl	800028c <__adddf3>
 80082b8:	4682      	mov	sl, r0
 80082ba:	468b      	mov	fp, r1
 80082bc:	e7df      	b.n	800827e <_strtod_l+0x8e6>
 80082be:	4013      	ands	r3, r2
 80082c0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80082c4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80082c8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80082cc:	f04f 3aff 	mov.w	sl, #4294967295
 80082d0:	e7d5      	b.n	800827e <_strtod_l+0x8e6>
 80082d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082d4:	ea13 0f0a 	tst.w	r3, sl
 80082d8:	e7e0      	b.n	800829c <_strtod_l+0x904>
 80082da:	f7ff fb41 	bl	8007960 <sulp>
 80082de:	4602      	mov	r2, r0
 80082e0:	460b      	mov	r3, r1
 80082e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80082e6:	f7f7 ffcf 	bl	8000288 <__aeabi_dsub>
 80082ea:	2200      	movs	r2, #0
 80082ec:	2300      	movs	r3, #0
 80082ee:	4682      	mov	sl, r0
 80082f0:	468b      	mov	fp, r1
 80082f2:	f7f8 fbe9 	bl	8000ac8 <__aeabi_dcmpeq>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d0c1      	beq.n	800827e <_strtod_l+0x8e6>
 80082fa:	e60e      	b.n	8007f1a <_strtod_l+0x582>
 80082fc:	fffffc02 	.word	0xfffffc02
 8008300:	7ff00000 	.word	0x7ff00000
 8008304:	39500000 	.word	0x39500000
 8008308:	000fffff 	.word	0x000fffff
 800830c:	7fefffff 	.word	0x7fefffff
 8008310:	0800e980 	.word	0x0800e980
 8008314:	4631      	mov	r1, r6
 8008316:	4628      	mov	r0, r5
 8008318:	f002 f820 	bl	800a35c <__ratio>
 800831c:	ec59 8b10 	vmov	r8, r9, d0
 8008320:	ee10 0a10 	vmov	r0, s0
 8008324:	2200      	movs	r2, #0
 8008326:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800832a:	4649      	mov	r1, r9
 800832c:	f7f8 fbe0 	bl	8000af0 <__aeabi_dcmple>
 8008330:	2800      	cmp	r0, #0
 8008332:	d07c      	beq.n	800842e <_strtod_l+0xa96>
 8008334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d04c      	beq.n	80083d4 <_strtod_l+0xa3c>
 800833a:	4b95      	ldr	r3, [pc, #596]	; (8008590 <_strtod_l+0xbf8>)
 800833c:	2200      	movs	r2, #0
 800833e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008342:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008590 <_strtod_l+0xbf8>
 8008346:	f04f 0800 	mov.w	r8, #0
 800834a:	4b92      	ldr	r3, [pc, #584]	; (8008594 <_strtod_l+0xbfc>)
 800834c:	403b      	ands	r3, r7
 800834e:	9311      	str	r3, [sp, #68]	; 0x44
 8008350:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008352:	4b91      	ldr	r3, [pc, #580]	; (8008598 <_strtod_l+0xc00>)
 8008354:	429a      	cmp	r2, r3
 8008356:	f040 80b2 	bne.w	80084be <_strtod_l+0xb26>
 800835a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800835e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008362:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008366:	ec4b ab10 	vmov	d0, sl, fp
 800836a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800836e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008372:	f001 ff1b 	bl	800a1ac <__ulp>
 8008376:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800837a:	ec53 2b10 	vmov	r2, r3, d0
 800837e:	f7f8 f93b 	bl	80005f8 <__aeabi_dmul>
 8008382:	4652      	mov	r2, sl
 8008384:	465b      	mov	r3, fp
 8008386:	f7f7 ff81 	bl	800028c <__adddf3>
 800838a:	460b      	mov	r3, r1
 800838c:	4981      	ldr	r1, [pc, #516]	; (8008594 <_strtod_l+0xbfc>)
 800838e:	4a83      	ldr	r2, [pc, #524]	; (800859c <_strtod_l+0xc04>)
 8008390:	4019      	ands	r1, r3
 8008392:	4291      	cmp	r1, r2
 8008394:	4682      	mov	sl, r0
 8008396:	d95e      	bls.n	8008456 <_strtod_l+0xabe>
 8008398:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800839a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800839e:	4293      	cmp	r3, r2
 80083a0:	d103      	bne.n	80083aa <_strtod_l+0xa12>
 80083a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083a4:	3301      	adds	r3, #1
 80083a6:	f43f ad43 	beq.w	8007e30 <_strtod_l+0x498>
 80083aa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80085a8 <_strtod_l+0xc10>
 80083ae:	f04f 3aff 	mov.w	sl, #4294967295
 80083b2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80083b4:	4620      	mov	r0, r4
 80083b6:	f001 fbcd 	bl	8009b54 <_Bfree>
 80083ba:	9907      	ldr	r1, [sp, #28]
 80083bc:	4620      	mov	r0, r4
 80083be:	f001 fbc9 	bl	8009b54 <_Bfree>
 80083c2:	4631      	mov	r1, r6
 80083c4:	4620      	mov	r0, r4
 80083c6:	f001 fbc5 	bl	8009b54 <_Bfree>
 80083ca:	4629      	mov	r1, r5
 80083cc:	4620      	mov	r0, r4
 80083ce:	f001 fbc1 	bl	8009b54 <_Bfree>
 80083d2:	e613      	b.n	8007ffc <_strtod_l+0x664>
 80083d4:	f1ba 0f00 	cmp.w	sl, #0
 80083d8:	d11b      	bne.n	8008412 <_strtod_l+0xa7a>
 80083da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083de:	b9f3      	cbnz	r3, 800841e <_strtod_l+0xa86>
 80083e0:	4b6b      	ldr	r3, [pc, #428]	; (8008590 <_strtod_l+0xbf8>)
 80083e2:	2200      	movs	r2, #0
 80083e4:	4640      	mov	r0, r8
 80083e6:	4649      	mov	r1, r9
 80083e8:	f7f8 fb78 	bl	8000adc <__aeabi_dcmplt>
 80083ec:	b9d0      	cbnz	r0, 8008424 <_strtod_l+0xa8c>
 80083ee:	4640      	mov	r0, r8
 80083f0:	4649      	mov	r1, r9
 80083f2:	4b6b      	ldr	r3, [pc, #428]	; (80085a0 <_strtod_l+0xc08>)
 80083f4:	2200      	movs	r2, #0
 80083f6:	f7f8 f8ff 	bl	80005f8 <__aeabi_dmul>
 80083fa:	4680      	mov	r8, r0
 80083fc:	4689      	mov	r9, r1
 80083fe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008402:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8008406:	931b      	str	r3, [sp, #108]	; 0x6c
 8008408:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800840c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008410:	e79b      	b.n	800834a <_strtod_l+0x9b2>
 8008412:	f1ba 0f01 	cmp.w	sl, #1
 8008416:	d102      	bne.n	800841e <_strtod_l+0xa86>
 8008418:	2f00      	cmp	r7, #0
 800841a:	f43f ad7e 	beq.w	8007f1a <_strtod_l+0x582>
 800841e:	4b61      	ldr	r3, [pc, #388]	; (80085a4 <_strtod_l+0xc0c>)
 8008420:	2200      	movs	r2, #0
 8008422:	e78c      	b.n	800833e <_strtod_l+0x9a6>
 8008424:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80085a0 <_strtod_l+0xc08>
 8008428:	f04f 0800 	mov.w	r8, #0
 800842c:	e7e7      	b.n	80083fe <_strtod_l+0xa66>
 800842e:	4b5c      	ldr	r3, [pc, #368]	; (80085a0 <_strtod_l+0xc08>)
 8008430:	4640      	mov	r0, r8
 8008432:	4649      	mov	r1, r9
 8008434:	2200      	movs	r2, #0
 8008436:	f7f8 f8df 	bl	80005f8 <__aeabi_dmul>
 800843a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800843c:	4680      	mov	r8, r0
 800843e:	4689      	mov	r9, r1
 8008440:	b933      	cbnz	r3, 8008450 <_strtod_l+0xab8>
 8008442:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008446:	9012      	str	r0, [sp, #72]	; 0x48
 8008448:	9313      	str	r3, [sp, #76]	; 0x4c
 800844a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800844e:	e7dd      	b.n	800840c <_strtod_l+0xa74>
 8008450:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8008454:	e7f9      	b.n	800844a <_strtod_l+0xab2>
 8008456:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800845a:	9b04      	ldr	r3, [sp, #16]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1a8      	bne.n	80083b2 <_strtod_l+0xa1a>
 8008460:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008464:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008466:	0d1b      	lsrs	r3, r3, #20
 8008468:	051b      	lsls	r3, r3, #20
 800846a:	429a      	cmp	r2, r3
 800846c:	d1a1      	bne.n	80083b2 <_strtod_l+0xa1a>
 800846e:	4640      	mov	r0, r8
 8008470:	4649      	mov	r1, r9
 8008472:	f7f8 fc21 	bl	8000cb8 <__aeabi_d2lz>
 8008476:	f7f8 f891 	bl	800059c <__aeabi_l2d>
 800847a:	4602      	mov	r2, r0
 800847c:	460b      	mov	r3, r1
 800847e:	4640      	mov	r0, r8
 8008480:	4649      	mov	r1, r9
 8008482:	f7f7 ff01 	bl	8000288 <__aeabi_dsub>
 8008486:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008488:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800848c:	ea43 030a 	orr.w	r3, r3, sl
 8008490:	4313      	orrs	r3, r2
 8008492:	4680      	mov	r8, r0
 8008494:	4689      	mov	r9, r1
 8008496:	d053      	beq.n	8008540 <_strtod_l+0xba8>
 8008498:	a335      	add	r3, pc, #212	; (adr r3, 8008570 <_strtod_l+0xbd8>)
 800849a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849e:	f7f8 fb1d 	bl	8000adc <__aeabi_dcmplt>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	f47f acce 	bne.w	8007e44 <_strtod_l+0x4ac>
 80084a8:	a333      	add	r3, pc, #204	; (adr r3, 8008578 <_strtod_l+0xbe0>)
 80084aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ae:	4640      	mov	r0, r8
 80084b0:	4649      	mov	r1, r9
 80084b2:	f7f8 fb31 	bl	8000b18 <__aeabi_dcmpgt>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	f43f af7b 	beq.w	80083b2 <_strtod_l+0xa1a>
 80084bc:	e4c2      	b.n	8007e44 <_strtod_l+0x4ac>
 80084be:	9b04      	ldr	r3, [sp, #16]
 80084c0:	b333      	cbz	r3, 8008510 <_strtod_l+0xb78>
 80084c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80084c8:	d822      	bhi.n	8008510 <_strtod_l+0xb78>
 80084ca:	a32d      	add	r3, pc, #180	; (adr r3, 8008580 <_strtod_l+0xbe8>)
 80084cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d0:	4640      	mov	r0, r8
 80084d2:	4649      	mov	r1, r9
 80084d4:	f7f8 fb0c 	bl	8000af0 <__aeabi_dcmple>
 80084d8:	b1a0      	cbz	r0, 8008504 <_strtod_l+0xb6c>
 80084da:	4649      	mov	r1, r9
 80084dc:	4640      	mov	r0, r8
 80084de:	f7f8 fb63 	bl	8000ba8 <__aeabi_d2uiz>
 80084e2:	2801      	cmp	r0, #1
 80084e4:	bf38      	it	cc
 80084e6:	2001      	movcc	r0, #1
 80084e8:	f7f8 f80c 	bl	8000504 <__aeabi_ui2d>
 80084ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084ee:	4680      	mov	r8, r0
 80084f0:	4689      	mov	r9, r1
 80084f2:	bb13      	cbnz	r3, 800853a <_strtod_l+0xba2>
 80084f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084f8:	9014      	str	r0, [sp, #80]	; 0x50
 80084fa:	9315      	str	r3, [sp, #84]	; 0x54
 80084fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008500:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008506:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008508:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800850c:	1a9b      	subs	r3, r3, r2
 800850e:	930d      	str	r3, [sp, #52]	; 0x34
 8008510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008514:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008518:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800851c:	f001 fe46 	bl	800a1ac <__ulp>
 8008520:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008524:	ec53 2b10 	vmov	r2, r3, d0
 8008528:	f7f8 f866 	bl	80005f8 <__aeabi_dmul>
 800852c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008530:	f7f7 feac 	bl	800028c <__adddf3>
 8008534:	4682      	mov	sl, r0
 8008536:	468b      	mov	fp, r1
 8008538:	e78f      	b.n	800845a <_strtod_l+0xac2>
 800853a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800853e:	e7dd      	b.n	80084fc <_strtod_l+0xb64>
 8008540:	a311      	add	r3, pc, #68	; (adr r3, 8008588 <_strtod_l+0xbf0>)
 8008542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008546:	f7f8 fac9 	bl	8000adc <__aeabi_dcmplt>
 800854a:	e7b4      	b.n	80084b6 <_strtod_l+0xb1e>
 800854c:	2300      	movs	r3, #0
 800854e:	930e      	str	r3, [sp, #56]	; 0x38
 8008550:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008552:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008554:	6013      	str	r3, [r2, #0]
 8008556:	f7ff ba65 	b.w	8007a24 <_strtod_l+0x8c>
 800855a:	2b65      	cmp	r3, #101	; 0x65
 800855c:	f43f ab5d 	beq.w	8007c1a <_strtod_l+0x282>
 8008560:	2b45      	cmp	r3, #69	; 0x45
 8008562:	f43f ab5a 	beq.w	8007c1a <_strtod_l+0x282>
 8008566:	2201      	movs	r2, #1
 8008568:	f7ff bb92 	b.w	8007c90 <_strtod_l+0x2f8>
 800856c:	f3af 8000 	nop.w
 8008570:	94a03595 	.word	0x94a03595
 8008574:	3fdfffff 	.word	0x3fdfffff
 8008578:	35afe535 	.word	0x35afe535
 800857c:	3fe00000 	.word	0x3fe00000
 8008580:	ffc00000 	.word	0xffc00000
 8008584:	41dfffff 	.word	0x41dfffff
 8008588:	94a03595 	.word	0x94a03595
 800858c:	3fcfffff 	.word	0x3fcfffff
 8008590:	3ff00000 	.word	0x3ff00000
 8008594:	7ff00000 	.word	0x7ff00000
 8008598:	7fe00000 	.word	0x7fe00000
 800859c:	7c9fffff 	.word	0x7c9fffff
 80085a0:	3fe00000 	.word	0x3fe00000
 80085a4:	bff00000 	.word	0xbff00000
 80085a8:	7fefffff 	.word	0x7fefffff

080085ac <_strtod_r>:
 80085ac:	4b01      	ldr	r3, [pc, #4]	; (80085b4 <_strtod_r+0x8>)
 80085ae:	f7ff b9f3 	b.w	8007998 <_strtod_l>
 80085b2:	bf00      	nop
 80085b4:	20000084 	.word	0x20000084

080085b8 <_strtol_l.isra.0>:
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085be:	d001      	beq.n	80085c4 <_strtol_l.isra.0+0xc>
 80085c0:	2b24      	cmp	r3, #36	; 0x24
 80085c2:	d906      	bls.n	80085d2 <_strtol_l.isra.0+0x1a>
 80085c4:	f7fe faec 	bl	8006ba0 <__errno>
 80085c8:	2316      	movs	r3, #22
 80085ca:	6003      	str	r3, [r0, #0]
 80085cc:	2000      	movs	r0, #0
 80085ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d2:	4f3a      	ldr	r7, [pc, #232]	; (80086bc <_strtol_l.isra.0+0x104>)
 80085d4:	468e      	mov	lr, r1
 80085d6:	4676      	mov	r6, lr
 80085d8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80085dc:	5de5      	ldrb	r5, [r4, r7]
 80085de:	f015 0508 	ands.w	r5, r5, #8
 80085e2:	d1f8      	bne.n	80085d6 <_strtol_l.isra.0+0x1e>
 80085e4:	2c2d      	cmp	r4, #45	; 0x2d
 80085e6:	d134      	bne.n	8008652 <_strtol_l.isra.0+0x9a>
 80085e8:	f89e 4000 	ldrb.w	r4, [lr]
 80085ec:	f04f 0801 	mov.w	r8, #1
 80085f0:	f106 0e02 	add.w	lr, r6, #2
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d05c      	beq.n	80086b2 <_strtol_l.isra.0+0xfa>
 80085f8:	2b10      	cmp	r3, #16
 80085fa:	d10c      	bne.n	8008616 <_strtol_l.isra.0+0x5e>
 80085fc:	2c30      	cmp	r4, #48	; 0x30
 80085fe:	d10a      	bne.n	8008616 <_strtol_l.isra.0+0x5e>
 8008600:	f89e 4000 	ldrb.w	r4, [lr]
 8008604:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008608:	2c58      	cmp	r4, #88	; 0x58
 800860a:	d14d      	bne.n	80086a8 <_strtol_l.isra.0+0xf0>
 800860c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008610:	2310      	movs	r3, #16
 8008612:	f10e 0e02 	add.w	lr, lr, #2
 8008616:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800861a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800861e:	2600      	movs	r6, #0
 8008620:	fbbc f9f3 	udiv	r9, ip, r3
 8008624:	4635      	mov	r5, r6
 8008626:	fb03 ca19 	mls	sl, r3, r9, ip
 800862a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800862e:	2f09      	cmp	r7, #9
 8008630:	d818      	bhi.n	8008664 <_strtol_l.isra.0+0xac>
 8008632:	463c      	mov	r4, r7
 8008634:	42a3      	cmp	r3, r4
 8008636:	dd24      	ble.n	8008682 <_strtol_l.isra.0+0xca>
 8008638:	2e00      	cmp	r6, #0
 800863a:	db1f      	blt.n	800867c <_strtol_l.isra.0+0xc4>
 800863c:	45a9      	cmp	r9, r5
 800863e:	d31d      	bcc.n	800867c <_strtol_l.isra.0+0xc4>
 8008640:	d101      	bne.n	8008646 <_strtol_l.isra.0+0x8e>
 8008642:	45a2      	cmp	sl, r4
 8008644:	db1a      	blt.n	800867c <_strtol_l.isra.0+0xc4>
 8008646:	fb05 4503 	mla	r5, r5, r3, r4
 800864a:	2601      	movs	r6, #1
 800864c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008650:	e7eb      	b.n	800862a <_strtol_l.isra.0+0x72>
 8008652:	2c2b      	cmp	r4, #43	; 0x2b
 8008654:	bf08      	it	eq
 8008656:	f89e 4000 	ldrbeq.w	r4, [lr]
 800865a:	46a8      	mov	r8, r5
 800865c:	bf08      	it	eq
 800865e:	f106 0e02 	addeq.w	lr, r6, #2
 8008662:	e7c7      	b.n	80085f4 <_strtol_l.isra.0+0x3c>
 8008664:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008668:	2f19      	cmp	r7, #25
 800866a:	d801      	bhi.n	8008670 <_strtol_l.isra.0+0xb8>
 800866c:	3c37      	subs	r4, #55	; 0x37
 800866e:	e7e1      	b.n	8008634 <_strtol_l.isra.0+0x7c>
 8008670:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008674:	2f19      	cmp	r7, #25
 8008676:	d804      	bhi.n	8008682 <_strtol_l.isra.0+0xca>
 8008678:	3c57      	subs	r4, #87	; 0x57
 800867a:	e7db      	b.n	8008634 <_strtol_l.isra.0+0x7c>
 800867c:	f04f 36ff 	mov.w	r6, #4294967295
 8008680:	e7e4      	b.n	800864c <_strtol_l.isra.0+0x94>
 8008682:	2e00      	cmp	r6, #0
 8008684:	da05      	bge.n	8008692 <_strtol_l.isra.0+0xda>
 8008686:	2322      	movs	r3, #34	; 0x22
 8008688:	6003      	str	r3, [r0, #0]
 800868a:	4665      	mov	r5, ip
 800868c:	b942      	cbnz	r2, 80086a0 <_strtol_l.isra.0+0xe8>
 800868e:	4628      	mov	r0, r5
 8008690:	e79d      	b.n	80085ce <_strtol_l.isra.0+0x16>
 8008692:	f1b8 0f00 	cmp.w	r8, #0
 8008696:	d000      	beq.n	800869a <_strtol_l.isra.0+0xe2>
 8008698:	426d      	negs	r5, r5
 800869a:	2a00      	cmp	r2, #0
 800869c:	d0f7      	beq.n	800868e <_strtol_l.isra.0+0xd6>
 800869e:	b10e      	cbz	r6, 80086a4 <_strtol_l.isra.0+0xec>
 80086a0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80086a4:	6011      	str	r1, [r2, #0]
 80086a6:	e7f2      	b.n	800868e <_strtol_l.isra.0+0xd6>
 80086a8:	2430      	movs	r4, #48	; 0x30
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d1b3      	bne.n	8008616 <_strtol_l.isra.0+0x5e>
 80086ae:	2308      	movs	r3, #8
 80086b0:	e7b1      	b.n	8008616 <_strtol_l.isra.0+0x5e>
 80086b2:	2c30      	cmp	r4, #48	; 0x30
 80086b4:	d0a4      	beq.n	8008600 <_strtol_l.isra.0+0x48>
 80086b6:	230a      	movs	r3, #10
 80086b8:	e7ad      	b.n	8008616 <_strtol_l.isra.0+0x5e>
 80086ba:	bf00      	nop
 80086bc:	0800e9a9 	.word	0x0800e9a9

080086c0 <_strtol_r>:
 80086c0:	f7ff bf7a 	b.w	80085b8 <_strtol_l.isra.0>

080086c4 <quorem>:
 80086c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c8:	6903      	ldr	r3, [r0, #16]
 80086ca:	690c      	ldr	r4, [r1, #16]
 80086cc:	42a3      	cmp	r3, r4
 80086ce:	4607      	mov	r7, r0
 80086d0:	f2c0 8081 	blt.w	80087d6 <quorem+0x112>
 80086d4:	3c01      	subs	r4, #1
 80086d6:	f101 0814 	add.w	r8, r1, #20
 80086da:	f100 0514 	add.w	r5, r0, #20
 80086de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80086e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086ec:	3301      	adds	r3, #1
 80086ee:	429a      	cmp	r2, r3
 80086f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80086f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80086f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80086fc:	d331      	bcc.n	8008762 <quorem+0x9e>
 80086fe:	f04f 0e00 	mov.w	lr, #0
 8008702:	4640      	mov	r0, r8
 8008704:	46ac      	mov	ip, r5
 8008706:	46f2      	mov	sl, lr
 8008708:	f850 2b04 	ldr.w	r2, [r0], #4
 800870c:	b293      	uxth	r3, r2
 800870e:	fb06 e303 	mla	r3, r6, r3, lr
 8008712:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008716:	b29b      	uxth	r3, r3
 8008718:	ebaa 0303 	sub.w	r3, sl, r3
 800871c:	0c12      	lsrs	r2, r2, #16
 800871e:	f8dc a000 	ldr.w	sl, [ip]
 8008722:	fb06 e202 	mla	r2, r6, r2, lr
 8008726:	fa13 f38a 	uxtah	r3, r3, sl
 800872a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800872e:	fa1f fa82 	uxth.w	sl, r2
 8008732:	f8dc 2000 	ldr.w	r2, [ip]
 8008736:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800873a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800873e:	b29b      	uxth	r3, r3
 8008740:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008744:	4581      	cmp	r9, r0
 8008746:	f84c 3b04 	str.w	r3, [ip], #4
 800874a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800874e:	d2db      	bcs.n	8008708 <quorem+0x44>
 8008750:	f855 300b 	ldr.w	r3, [r5, fp]
 8008754:	b92b      	cbnz	r3, 8008762 <quorem+0x9e>
 8008756:	9b01      	ldr	r3, [sp, #4]
 8008758:	3b04      	subs	r3, #4
 800875a:	429d      	cmp	r5, r3
 800875c:	461a      	mov	r2, r3
 800875e:	d32e      	bcc.n	80087be <quorem+0xfa>
 8008760:	613c      	str	r4, [r7, #16]
 8008762:	4638      	mov	r0, r7
 8008764:	f001 fc7e 	bl	800a064 <__mcmp>
 8008768:	2800      	cmp	r0, #0
 800876a:	db24      	blt.n	80087b6 <quorem+0xf2>
 800876c:	3601      	adds	r6, #1
 800876e:	4628      	mov	r0, r5
 8008770:	f04f 0c00 	mov.w	ip, #0
 8008774:	f858 2b04 	ldr.w	r2, [r8], #4
 8008778:	f8d0 e000 	ldr.w	lr, [r0]
 800877c:	b293      	uxth	r3, r2
 800877e:	ebac 0303 	sub.w	r3, ip, r3
 8008782:	0c12      	lsrs	r2, r2, #16
 8008784:	fa13 f38e 	uxtah	r3, r3, lr
 8008788:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800878c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008790:	b29b      	uxth	r3, r3
 8008792:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008796:	45c1      	cmp	r9, r8
 8008798:	f840 3b04 	str.w	r3, [r0], #4
 800879c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80087a0:	d2e8      	bcs.n	8008774 <quorem+0xb0>
 80087a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087aa:	b922      	cbnz	r2, 80087b6 <quorem+0xf2>
 80087ac:	3b04      	subs	r3, #4
 80087ae:	429d      	cmp	r5, r3
 80087b0:	461a      	mov	r2, r3
 80087b2:	d30a      	bcc.n	80087ca <quorem+0x106>
 80087b4:	613c      	str	r4, [r7, #16]
 80087b6:	4630      	mov	r0, r6
 80087b8:	b003      	add	sp, #12
 80087ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087be:	6812      	ldr	r2, [r2, #0]
 80087c0:	3b04      	subs	r3, #4
 80087c2:	2a00      	cmp	r2, #0
 80087c4:	d1cc      	bne.n	8008760 <quorem+0x9c>
 80087c6:	3c01      	subs	r4, #1
 80087c8:	e7c7      	b.n	800875a <quorem+0x96>
 80087ca:	6812      	ldr	r2, [r2, #0]
 80087cc:	3b04      	subs	r3, #4
 80087ce:	2a00      	cmp	r2, #0
 80087d0:	d1f0      	bne.n	80087b4 <quorem+0xf0>
 80087d2:	3c01      	subs	r4, #1
 80087d4:	e7eb      	b.n	80087ae <quorem+0xea>
 80087d6:	2000      	movs	r0, #0
 80087d8:	e7ee      	b.n	80087b8 <quorem+0xf4>
 80087da:	0000      	movs	r0, r0
 80087dc:	0000      	movs	r0, r0
	...

080087e0 <_dtoa_r>:
 80087e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e4:	ed2d 8b02 	vpush	{d8}
 80087e8:	ec57 6b10 	vmov	r6, r7, d0
 80087ec:	b095      	sub	sp, #84	; 0x54
 80087ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80087f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80087f4:	9105      	str	r1, [sp, #20]
 80087f6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80087fa:	4604      	mov	r4, r0
 80087fc:	9209      	str	r2, [sp, #36]	; 0x24
 80087fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008800:	b975      	cbnz	r5, 8008820 <_dtoa_r+0x40>
 8008802:	2010      	movs	r0, #16
 8008804:	f001 f94c 	bl	8009aa0 <malloc>
 8008808:	4602      	mov	r2, r0
 800880a:	6260      	str	r0, [r4, #36]	; 0x24
 800880c:	b920      	cbnz	r0, 8008818 <_dtoa_r+0x38>
 800880e:	4bb2      	ldr	r3, [pc, #712]	; (8008ad8 <_dtoa_r+0x2f8>)
 8008810:	21ea      	movs	r1, #234	; 0xea
 8008812:	48b2      	ldr	r0, [pc, #712]	; (8008adc <_dtoa_r+0x2fc>)
 8008814:	f002 f868 	bl	800a8e8 <__assert_func>
 8008818:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800881c:	6005      	str	r5, [r0, #0]
 800881e:	60c5      	str	r5, [r0, #12]
 8008820:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008822:	6819      	ldr	r1, [r3, #0]
 8008824:	b151      	cbz	r1, 800883c <_dtoa_r+0x5c>
 8008826:	685a      	ldr	r2, [r3, #4]
 8008828:	604a      	str	r2, [r1, #4]
 800882a:	2301      	movs	r3, #1
 800882c:	4093      	lsls	r3, r2
 800882e:	608b      	str	r3, [r1, #8]
 8008830:	4620      	mov	r0, r4
 8008832:	f001 f98f 	bl	8009b54 <_Bfree>
 8008836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008838:	2200      	movs	r2, #0
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	1e3b      	subs	r3, r7, #0
 800883e:	bfb9      	ittee	lt
 8008840:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008844:	9303      	strlt	r3, [sp, #12]
 8008846:	2300      	movge	r3, #0
 8008848:	f8c8 3000 	strge.w	r3, [r8]
 800884c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008850:	4ba3      	ldr	r3, [pc, #652]	; (8008ae0 <_dtoa_r+0x300>)
 8008852:	bfbc      	itt	lt
 8008854:	2201      	movlt	r2, #1
 8008856:	f8c8 2000 	strlt.w	r2, [r8]
 800885a:	ea33 0309 	bics.w	r3, r3, r9
 800885e:	d11b      	bne.n	8008898 <_dtoa_r+0xb8>
 8008860:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008862:	f242 730f 	movw	r3, #9999	; 0x270f
 8008866:	6013      	str	r3, [r2, #0]
 8008868:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800886c:	4333      	orrs	r3, r6
 800886e:	f000 857a 	beq.w	8009366 <_dtoa_r+0xb86>
 8008872:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008874:	b963      	cbnz	r3, 8008890 <_dtoa_r+0xb0>
 8008876:	4b9b      	ldr	r3, [pc, #620]	; (8008ae4 <_dtoa_r+0x304>)
 8008878:	e024      	b.n	80088c4 <_dtoa_r+0xe4>
 800887a:	4b9b      	ldr	r3, [pc, #620]	; (8008ae8 <_dtoa_r+0x308>)
 800887c:	9300      	str	r3, [sp, #0]
 800887e:	3308      	adds	r3, #8
 8008880:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008882:	6013      	str	r3, [r2, #0]
 8008884:	9800      	ldr	r0, [sp, #0]
 8008886:	b015      	add	sp, #84	; 0x54
 8008888:	ecbd 8b02 	vpop	{d8}
 800888c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008890:	4b94      	ldr	r3, [pc, #592]	; (8008ae4 <_dtoa_r+0x304>)
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	3303      	adds	r3, #3
 8008896:	e7f3      	b.n	8008880 <_dtoa_r+0xa0>
 8008898:	ed9d 7b02 	vldr	d7, [sp, #8]
 800889c:	2200      	movs	r2, #0
 800889e:	ec51 0b17 	vmov	r0, r1, d7
 80088a2:	2300      	movs	r3, #0
 80088a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80088a8:	f7f8 f90e 	bl	8000ac8 <__aeabi_dcmpeq>
 80088ac:	4680      	mov	r8, r0
 80088ae:	b158      	cbz	r0, 80088c8 <_dtoa_r+0xe8>
 80088b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80088b2:	2301      	movs	r3, #1
 80088b4:	6013      	str	r3, [r2, #0]
 80088b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f000 8551 	beq.w	8009360 <_dtoa_r+0xb80>
 80088be:	488b      	ldr	r0, [pc, #556]	; (8008aec <_dtoa_r+0x30c>)
 80088c0:	6018      	str	r0, [r3, #0]
 80088c2:	1e43      	subs	r3, r0, #1
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	e7dd      	b.n	8008884 <_dtoa_r+0xa4>
 80088c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80088cc:	aa12      	add	r2, sp, #72	; 0x48
 80088ce:	a913      	add	r1, sp, #76	; 0x4c
 80088d0:	4620      	mov	r0, r4
 80088d2:	f001 fce7 	bl	800a2a4 <__d2b>
 80088d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088da:	4683      	mov	fp, r0
 80088dc:	2d00      	cmp	r5, #0
 80088de:	d07c      	beq.n	80089da <_dtoa_r+0x1fa>
 80088e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80088e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80088ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80088f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80088f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80088fa:	4b7d      	ldr	r3, [pc, #500]	; (8008af0 <_dtoa_r+0x310>)
 80088fc:	2200      	movs	r2, #0
 80088fe:	4630      	mov	r0, r6
 8008900:	4639      	mov	r1, r7
 8008902:	f7f7 fcc1 	bl	8000288 <__aeabi_dsub>
 8008906:	a36e      	add	r3, pc, #440	; (adr r3, 8008ac0 <_dtoa_r+0x2e0>)
 8008908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890c:	f7f7 fe74 	bl	80005f8 <__aeabi_dmul>
 8008910:	a36d      	add	r3, pc, #436	; (adr r3, 8008ac8 <_dtoa_r+0x2e8>)
 8008912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008916:	f7f7 fcb9 	bl	800028c <__adddf3>
 800891a:	4606      	mov	r6, r0
 800891c:	4628      	mov	r0, r5
 800891e:	460f      	mov	r7, r1
 8008920:	f7f7 fe00 	bl	8000524 <__aeabi_i2d>
 8008924:	a36a      	add	r3, pc, #424	; (adr r3, 8008ad0 <_dtoa_r+0x2f0>)
 8008926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892a:	f7f7 fe65 	bl	80005f8 <__aeabi_dmul>
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	4630      	mov	r0, r6
 8008934:	4639      	mov	r1, r7
 8008936:	f7f7 fca9 	bl	800028c <__adddf3>
 800893a:	4606      	mov	r6, r0
 800893c:	460f      	mov	r7, r1
 800893e:	f7f8 f90b 	bl	8000b58 <__aeabi_d2iz>
 8008942:	2200      	movs	r2, #0
 8008944:	4682      	mov	sl, r0
 8008946:	2300      	movs	r3, #0
 8008948:	4630      	mov	r0, r6
 800894a:	4639      	mov	r1, r7
 800894c:	f7f8 f8c6 	bl	8000adc <__aeabi_dcmplt>
 8008950:	b148      	cbz	r0, 8008966 <_dtoa_r+0x186>
 8008952:	4650      	mov	r0, sl
 8008954:	f7f7 fde6 	bl	8000524 <__aeabi_i2d>
 8008958:	4632      	mov	r2, r6
 800895a:	463b      	mov	r3, r7
 800895c:	f7f8 f8b4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008960:	b908      	cbnz	r0, 8008966 <_dtoa_r+0x186>
 8008962:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008966:	f1ba 0f16 	cmp.w	sl, #22
 800896a:	d854      	bhi.n	8008a16 <_dtoa_r+0x236>
 800896c:	4b61      	ldr	r3, [pc, #388]	; (8008af4 <_dtoa_r+0x314>)
 800896e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008976:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800897a:	f7f8 f8af 	bl	8000adc <__aeabi_dcmplt>
 800897e:	2800      	cmp	r0, #0
 8008980:	d04b      	beq.n	8008a1a <_dtoa_r+0x23a>
 8008982:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008986:	2300      	movs	r3, #0
 8008988:	930e      	str	r3, [sp, #56]	; 0x38
 800898a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800898c:	1b5d      	subs	r5, r3, r5
 800898e:	1e6b      	subs	r3, r5, #1
 8008990:	9304      	str	r3, [sp, #16]
 8008992:	bf43      	ittte	mi
 8008994:	2300      	movmi	r3, #0
 8008996:	f1c5 0801 	rsbmi	r8, r5, #1
 800899a:	9304      	strmi	r3, [sp, #16]
 800899c:	f04f 0800 	movpl.w	r8, #0
 80089a0:	f1ba 0f00 	cmp.w	sl, #0
 80089a4:	db3b      	blt.n	8008a1e <_dtoa_r+0x23e>
 80089a6:	9b04      	ldr	r3, [sp, #16]
 80089a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80089ac:	4453      	add	r3, sl
 80089ae:	9304      	str	r3, [sp, #16]
 80089b0:	2300      	movs	r3, #0
 80089b2:	9306      	str	r3, [sp, #24]
 80089b4:	9b05      	ldr	r3, [sp, #20]
 80089b6:	2b09      	cmp	r3, #9
 80089b8:	d869      	bhi.n	8008a8e <_dtoa_r+0x2ae>
 80089ba:	2b05      	cmp	r3, #5
 80089bc:	bfc4      	itt	gt
 80089be:	3b04      	subgt	r3, #4
 80089c0:	9305      	strgt	r3, [sp, #20]
 80089c2:	9b05      	ldr	r3, [sp, #20]
 80089c4:	f1a3 0302 	sub.w	r3, r3, #2
 80089c8:	bfcc      	ite	gt
 80089ca:	2500      	movgt	r5, #0
 80089cc:	2501      	movle	r5, #1
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d869      	bhi.n	8008aa6 <_dtoa_r+0x2c6>
 80089d2:	e8df f003 	tbb	[pc, r3]
 80089d6:	4e2c      	.short	0x4e2c
 80089d8:	5a4c      	.short	0x5a4c
 80089da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80089de:	441d      	add	r5, r3
 80089e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80089e4:	2b20      	cmp	r3, #32
 80089e6:	bfc1      	itttt	gt
 80089e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80089ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80089f0:	fa09 f303 	lslgt.w	r3, r9, r3
 80089f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80089f8:	bfda      	itte	le
 80089fa:	f1c3 0320 	rsble	r3, r3, #32
 80089fe:	fa06 f003 	lslle.w	r0, r6, r3
 8008a02:	4318      	orrgt	r0, r3
 8008a04:	f7f7 fd7e 	bl	8000504 <__aeabi_ui2d>
 8008a08:	2301      	movs	r3, #1
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008a10:	3d01      	subs	r5, #1
 8008a12:	9310      	str	r3, [sp, #64]	; 0x40
 8008a14:	e771      	b.n	80088fa <_dtoa_r+0x11a>
 8008a16:	2301      	movs	r3, #1
 8008a18:	e7b6      	b.n	8008988 <_dtoa_r+0x1a8>
 8008a1a:	900e      	str	r0, [sp, #56]	; 0x38
 8008a1c:	e7b5      	b.n	800898a <_dtoa_r+0x1aa>
 8008a1e:	f1ca 0300 	rsb	r3, sl, #0
 8008a22:	9306      	str	r3, [sp, #24]
 8008a24:	2300      	movs	r3, #0
 8008a26:	eba8 080a 	sub.w	r8, r8, sl
 8008a2a:	930d      	str	r3, [sp, #52]	; 0x34
 8008a2c:	e7c2      	b.n	80089b4 <_dtoa_r+0x1d4>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	9308      	str	r3, [sp, #32]
 8008a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	dc39      	bgt.n	8008aac <_dtoa_r+0x2cc>
 8008a38:	f04f 0901 	mov.w	r9, #1
 8008a3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a40:	464b      	mov	r3, r9
 8008a42:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008a46:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008a48:	2200      	movs	r2, #0
 8008a4a:	6042      	str	r2, [r0, #4]
 8008a4c:	2204      	movs	r2, #4
 8008a4e:	f102 0614 	add.w	r6, r2, #20
 8008a52:	429e      	cmp	r6, r3
 8008a54:	6841      	ldr	r1, [r0, #4]
 8008a56:	d92f      	bls.n	8008ab8 <_dtoa_r+0x2d8>
 8008a58:	4620      	mov	r0, r4
 8008a5a:	f001 f83b 	bl	8009ad4 <_Balloc>
 8008a5e:	9000      	str	r0, [sp, #0]
 8008a60:	2800      	cmp	r0, #0
 8008a62:	d14b      	bne.n	8008afc <_dtoa_r+0x31c>
 8008a64:	4b24      	ldr	r3, [pc, #144]	; (8008af8 <_dtoa_r+0x318>)
 8008a66:	4602      	mov	r2, r0
 8008a68:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008a6c:	e6d1      	b.n	8008812 <_dtoa_r+0x32>
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e7de      	b.n	8008a30 <_dtoa_r+0x250>
 8008a72:	2300      	movs	r3, #0
 8008a74:	9308      	str	r3, [sp, #32]
 8008a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a78:	eb0a 0903 	add.w	r9, sl, r3
 8008a7c:	f109 0301 	add.w	r3, r9, #1
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	9301      	str	r3, [sp, #4]
 8008a84:	bfb8      	it	lt
 8008a86:	2301      	movlt	r3, #1
 8008a88:	e7dd      	b.n	8008a46 <_dtoa_r+0x266>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e7f2      	b.n	8008a74 <_dtoa_r+0x294>
 8008a8e:	2501      	movs	r5, #1
 8008a90:	2300      	movs	r3, #0
 8008a92:	9305      	str	r3, [sp, #20]
 8008a94:	9508      	str	r5, [sp, #32]
 8008a96:	f04f 39ff 	mov.w	r9, #4294967295
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008aa0:	2312      	movs	r3, #18
 8008aa2:	9209      	str	r2, [sp, #36]	; 0x24
 8008aa4:	e7cf      	b.n	8008a46 <_dtoa_r+0x266>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	9308      	str	r3, [sp, #32]
 8008aaa:	e7f4      	b.n	8008a96 <_dtoa_r+0x2b6>
 8008aac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008ab0:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ab4:	464b      	mov	r3, r9
 8008ab6:	e7c6      	b.n	8008a46 <_dtoa_r+0x266>
 8008ab8:	3101      	adds	r1, #1
 8008aba:	6041      	str	r1, [r0, #4]
 8008abc:	0052      	lsls	r2, r2, #1
 8008abe:	e7c6      	b.n	8008a4e <_dtoa_r+0x26e>
 8008ac0:	636f4361 	.word	0x636f4361
 8008ac4:	3fd287a7 	.word	0x3fd287a7
 8008ac8:	8b60c8b3 	.word	0x8b60c8b3
 8008acc:	3fc68a28 	.word	0x3fc68a28
 8008ad0:	509f79fb 	.word	0x509f79fb
 8008ad4:	3fd34413 	.word	0x3fd34413
 8008ad8:	0800eab6 	.word	0x0800eab6
 8008adc:	0800eacd 	.word	0x0800eacd
 8008ae0:	7ff00000 	.word	0x7ff00000
 8008ae4:	0800eab2 	.word	0x0800eab2
 8008ae8:	0800eaa9 	.word	0x0800eaa9
 8008aec:	0800e92d 	.word	0x0800e92d
 8008af0:	3ff80000 	.word	0x3ff80000
 8008af4:	0800ec48 	.word	0x0800ec48
 8008af8:	0800eb2c 	.word	0x0800eb2c
 8008afc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008afe:	9a00      	ldr	r2, [sp, #0]
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	9b01      	ldr	r3, [sp, #4]
 8008b04:	2b0e      	cmp	r3, #14
 8008b06:	f200 80ad 	bhi.w	8008c64 <_dtoa_r+0x484>
 8008b0a:	2d00      	cmp	r5, #0
 8008b0c:	f000 80aa 	beq.w	8008c64 <_dtoa_r+0x484>
 8008b10:	f1ba 0f00 	cmp.w	sl, #0
 8008b14:	dd36      	ble.n	8008b84 <_dtoa_r+0x3a4>
 8008b16:	4ac3      	ldr	r2, [pc, #780]	; (8008e24 <_dtoa_r+0x644>)
 8008b18:	f00a 030f 	and.w	r3, sl, #15
 8008b1c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008b20:	ed93 7b00 	vldr	d7, [r3]
 8008b24:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008b28:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008b2c:	eeb0 8a47 	vmov.f32	s16, s14
 8008b30:	eef0 8a67 	vmov.f32	s17, s15
 8008b34:	d016      	beq.n	8008b64 <_dtoa_r+0x384>
 8008b36:	4bbc      	ldr	r3, [pc, #752]	; (8008e28 <_dtoa_r+0x648>)
 8008b38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008b3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b40:	f7f7 fe84 	bl	800084c <__aeabi_ddiv>
 8008b44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b48:	f007 070f 	and.w	r7, r7, #15
 8008b4c:	2503      	movs	r5, #3
 8008b4e:	4eb6      	ldr	r6, [pc, #728]	; (8008e28 <_dtoa_r+0x648>)
 8008b50:	b957      	cbnz	r7, 8008b68 <_dtoa_r+0x388>
 8008b52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b56:	ec53 2b18 	vmov	r2, r3, d8
 8008b5a:	f7f7 fe77 	bl	800084c <__aeabi_ddiv>
 8008b5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b62:	e029      	b.n	8008bb8 <_dtoa_r+0x3d8>
 8008b64:	2502      	movs	r5, #2
 8008b66:	e7f2      	b.n	8008b4e <_dtoa_r+0x36e>
 8008b68:	07f9      	lsls	r1, r7, #31
 8008b6a:	d508      	bpl.n	8008b7e <_dtoa_r+0x39e>
 8008b6c:	ec51 0b18 	vmov	r0, r1, d8
 8008b70:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b74:	f7f7 fd40 	bl	80005f8 <__aeabi_dmul>
 8008b78:	ec41 0b18 	vmov	d8, r0, r1
 8008b7c:	3501      	adds	r5, #1
 8008b7e:	107f      	asrs	r7, r7, #1
 8008b80:	3608      	adds	r6, #8
 8008b82:	e7e5      	b.n	8008b50 <_dtoa_r+0x370>
 8008b84:	f000 80a6 	beq.w	8008cd4 <_dtoa_r+0x4f4>
 8008b88:	f1ca 0600 	rsb	r6, sl, #0
 8008b8c:	4ba5      	ldr	r3, [pc, #660]	; (8008e24 <_dtoa_r+0x644>)
 8008b8e:	4fa6      	ldr	r7, [pc, #664]	; (8008e28 <_dtoa_r+0x648>)
 8008b90:	f006 020f 	and.w	r2, r6, #15
 8008b94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008ba0:	f7f7 fd2a 	bl	80005f8 <__aeabi_dmul>
 8008ba4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ba8:	1136      	asrs	r6, r6, #4
 8008baa:	2300      	movs	r3, #0
 8008bac:	2502      	movs	r5, #2
 8008bae:	2e00      	cmp	r6, #0
 8008bb0:	f040 8085 	bne.w	8008cbe <_dtoa_r+0x4de>
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1d2      	bne.n	8008b5e <_dtoa_r+0x37e>
 8008bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	f000 808c 	beq.w	8008cd8 <_dtoa_r+0x4f8>
 8008bc0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008bc4:	4b99      	ldr	r3, [pc, #612]	; (8008e2c <_dtoa_r+0x64c>)
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	4630      	mov	r0, r6
 8008bca:	4639      	mov	r1, r7
 8008bcc:	f7f7 ff86 	bl	8000adc <__aeabi_dcmplt>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f000 8081 	beq.w	8008cd8 <_dtoa_r+0x4f8>
 8008bd6:	9b01      	ldr	r3, [sp, #4]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d07d      	beq.n	8008cd8 <_dtoa_r+0x4f8>
 8008bdc:	f1b9 0f00 	cmp.w	r9, #0
 8008be0:	dd3c      	ble.n	8008c5c <_dtoa_r+0x47c>
 8008be2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008be6:	9307      	str	r3, [sp, #28]
 8008be8:	2200      	movs	r2, #0
 8008bea:	4b91      	ldr	r3, [pc, #580]	; (8008e30 <_dtoa_r+0x650>)
 8008bec:	4630      	mov	r0, r6
 8008bee:	4639      	mov	r1, r7
 8008bf0:	f7f7 fd02 	bl	80005f8 <__aeabi_dmul>
 8008bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bf8:	3501      	adds	r5, #1
 8008bfa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008bfe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c02:	4628      	mov	r0, r5
 8008c04:	f7f7 fc8e 	bl	8000524 <__aeabi_i2d>
 8008c08:	4632      	mov	r2, r6
 8008c0a:	463b      	mov	r3, r7
 8008c0c:	f7f7 fcf4 	bl	80005f8 <__aeabi_dmul>
 8008c10:	4b88      	ldr	r3, [pc, #544]	; (8008e34 <_dtoa_r+0x654>)
 8008c12:	2200      	movs	r2, #0
 8008c14:	f7f7 fb3a 	bl	800028c <__adddf3>
 8008c18:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008c1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c20:	9303      	str	r3, [sp, #12]
 8008c22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d15c      	bne.n	8008ce2 <_dtoa_r+0x502>
 8008c28:	4b83      	ldr	r3, [pc, #524]	; (8008e38 <_dtoa_r+0x658>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	4639      	mov	r1, r7
 8008c30:	f7f7 fb2a 	bl	8000288 <__aeabi_dsub>
 8008c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c38:	4606      	mov	r6, r0
 8008c3a:	460f      	mov	r7, r1
 8008c3c:	f7f7 ff6c 	bl	8000b18 <__aeabi_dcmpgt>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	f040 8296 	bne.w	8009172 <_dtoa_r+0x992>
 8008c46:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c50:	4639      	mov	r1, r7
 8008c52:	f7f7 ff43 	bl	8000adc <__aeabi_dcmplt>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	f040 8288 	bne.w	800916c <_dtoa_r+0x98c>
 8008c5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008c60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008c64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f2c0 8158 	blt.w	8008f1c <_dtoa_r+0x73c>
 8008c6c:	f1ba 0f0e 	cmp.w	sl, #14
 8008c70:	f300 8154 	bgt.w	8008f1c <_dtoa_r+0x73c>
 8008c74:	4b6b      	ldr	r3, [pc, #428]	; (8008e24 <_dtoa_r+0x644>)
 8008c76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008c7a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	f280 80e3 	bge.w	8008e4c <_dtoa_r+0x66c>
 8008c86:	9b01      	ldr	r3, [sp, #4]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	f300 80df 	bgt.w	8008e4c <_dtoa_r+0x66c>
 8008c8e:	f040 826d 	bne.w	800916c <_dtoa_r+0x98c>
 8008c92:	4b69      	ldr	r3, [pc, #420]	; (8008e38 <_dtoa_r+0x658>)
 8008c94:	2200      	movs	r2, #0
 8008c96:	4640      	mov	r0, r8
 8008c98:	4649      	mov	r1, r9
 8008c9a:	f7f7 fcad 	bl	80005f8 <__aeabi_dmul>
 8008c9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ca2:	f7f7 ff2f 	bl	8000b04 <__aeabi_dcmpge>
 8008ca6:	9e01      	ldr	r6, [sp, #4]
 8008ca8:	4637      	mov	r7, r6
 8008caa:	2800      	cmp	r0, #0
 8008cac:	f040 8243 	bne.w	8009136 <_dtoa_r+0x956>
 8008cb0:	9d00      	ldr	r5, [sp, #0]
 8008cb2:	2331      	movs	r3, #49	; 0x31
 8008cb4:	f805 3b01 	strb.w	r3, [r5], #1
 8008cb8:	f10a 0a01 	add.w	sl, sl, #1
 8008cbc:	e23f      	b.n	800913e <_dtoa_r+0x95e>
 8008cbe:	07f2      	lsls	r2, r6, #31
 8008cc0:	d505      	bpl.n	8008cce <_dtoa_r+0x4ee>
 8008cc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cc6:	f7f7 fc97 	bl	80005f8 <__aeabi_dmul>
 8008cca:	3501      	adds	r5, #1
 8008ccc:	2301      	movs	r3, #1
 8008cce:	1076      	asrs	r6, r6, #1
 8008cd0:	3708      	adds	r7, #8
 8008cd2:	e76c      	b.n	8008bae <_dtoa_r+0x3ce>
 8008cd4:	2502      	movs	r5, #2
 8008cd6:	e76f      	b.n	8008bb8 <_dtoa_r+0x3d8>
 8008cd8:	9b01      	ldr	r3, [sp, #4]
 8008cda:	f8cd a01c 	str.w	sl, [sp, #28]
 8008cde:	930c      	str	r3, [sp, #48]	; 0x30
 8008ce0:	e78d      	b.n	8008bfe <_dtoa_r+0x41e>
 8008ce2:	9900      	ldr	r1, [sp, #0]
 8008ce4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008ce6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ce8:	4b4e      	ldr	r3, [pc, #312]	; (8008e24 <_dtoa_r+0x644>)
 8008cea:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cee:	4401      	add	r1, r0
 8008cf0:	9102      	str	r1, [sp, #8]
 8008cf2:	9908      	ldr	r1, [sp, #32]
 8008cf4:	eeb0 8a47 	vmov.f32	s16, s14
 8008cf8:	eef0 8a67 	vmov.f32	s17, s15
 8008cfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008d04:	2900      	cmp	r1, #0
 8008d06:	d045      	beq.n	8008d94 <_dtoa_r+0x5b4>
 8008d08:	494c      	ldr	r1, [pc, #304]	; (8008e3c <_dtoa_r+0x65c>)
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	f7f7 fd9e 	bl	800084c <__aeabi_ddiv>
 8008d10:	ec53 2b18 	vmov	r2, r3, d8
 8008d14:	f7f7 fab8 	bl	8000288 <__aeabi_dsub>
 8008d18:	9d00      	ldr	r5, [sp, #0]
 8008d1a:	ec41 0b18 	vmov	d8, r0, r1
 8008d1e:	4639      	mov	r1, r7
 8008d20:	4630      	mov	r0, r6
 8008d22:	f7f7 ff19 	bl	8000b58 <__aeabi_d2iz>
 8008d26:	900c      	str	r0, [sp, #48]	; 0x30
 8008d28:	f7f7 fbfc 	bl	8000524 <__aeabi_i2d>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4630      	mov	r0, r6
 8008d32:	4639      	mov	r1, r7
 8008d34:	f7f7 faa8 	bl	8000288 <__aeabi_dsub>
 8008d38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d3a:	3330      	adds	r3, #48	; 0x30
 8008d3c:	f805 3b01 	strb.w	r3, [r5], #1
 8008d40:	ec53 2b18 	vmov	r2, r3, d8
 8008d44:	4606      	mov	r6, r0
 8008d46:	460f      	mov	r7, r1
 8008d48:	f7f7 fec8 	bl	8000adc <__aeabi_dcmplt>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	d165      	bne.n	8008e1c <_dtoa_r+0x63c>
 8008d50:	4632      	mov	r2, r6
 8008d52:	463b      	mov	r3, r7
 8008d54:	4935      	ldr	r1, [pc, #212]	; (8008e2c <_dtoa_r+0x64c>)
 8008d56:	2000      	movs	r0, #0
 8008d58:	f7f7 fa96 	bl	8000288 <__aeabi_dsub>
 8008d5c:	ec53 2b18 	vmov	r2, r3, d8
 8008d60:	f7f7 febc 	bl	8000adc <__aeabi_dcmplt>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	f040 80b9 	bne.w	8008edc <_dtoa_r+0x6fc>
 8008d6a:	9b02      	ldr	r3, [sp, #8]
 8008d6c:	429d      	cmp	r5, r3
 8008d6e:	f43f af75 	beq.w	8008c5c <_dtoa_r+0x47c>
 8008d72:	4b2f      	ldr	r3, [pc, #188]	; (8008e30 <_dtoa_r+0x650>)
 8008d74:	ec51 0b18 	vmov	r0, r1, d8
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f7f7 fc3d 	bl	80005f8 <__aeabi_dmul>
 8008d7e:	4b2c      	ldr	r3, [pc, #176]	; (8008e30 <_dtoa_r+0x650>)
 8008d80:	ec41 0b18 	vmov	d8, r0, r1
 8008d84:	2200      	movs	r2, #0
 8008d86:	4630      	mov	r0, r6
 8008d88:	4639      	mov	r1, r7
 8008d8a:	f7f7 fc35 	bl	80005f8 <__aeabi_dmul>
 8008d8e:	4606      	mov	r6, r0
 8008d90:	460f      	mov	r7, r1
 8008d92:	e7c4      	b.n	8008d1e <_dtoa_r+0x53e>
 8008d94:	ec51 0b17 	vmov	r0, r1, d7
 8008d98:	f7f7 fc2e 	bl	80005f8 <__aeabi_dmul>
 8008d9c:	9b02      	ldr	r3, [sp, #8]
 8008d9e:	9d00      	ldr	r5, [sp, #0]
 8008da0:	930c      	str	r3, [sp, #48]	; 0x30
 8008da2:	ec41 0b18 	vmov	d8, r0, r1
 8008da6:	4639      	mov	r1, r7
 8008da8:	4630      	mov	r0, r6
 8008daa:	f7f7 fed5 	bl	8000b58 <__aeabi_d2iz>
 8008dae:	9011      	str	r0, [sp, #68]	; 0x44
 8008db0:	f7f7 fbb8 	bl	8000524 <__aeabi_i2d>
 8008db4:	4602      	mov	r2, r0
 8008db6:	460b      	mov	r3, r1
 8008db8:	4630      	mov	r0, r6
 8008dba:	4639      	mov	r1, r7
 8008dbc:	f7f7 fa64 	bl	8000288 <__aeabi_dsub>
 8008dc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dc2:	3330      	adds	r3, #48	; 0x30
 8008dc4:	f805 3b01 	strb.w	r3, [r5], #1
 8008dc8:	9b02      	ldr	r3, [sp, #8]
 8008dca:	429d      	cmp	r5, r3
 8008dcc:	4606      	mov	r6, r0
 8008dce:	460f      	mov	r7, r1
 8008dd0:	f04f 0200 	mov.w	r2, #0
 8008dd4:	d134      	bne.n	8008e40 <_dtoa_r+0x660>
 8008dd6:	4b19      	ldr	r3, [pc, #100]	; (8008e3c <_dtoa_r+0x65c>)
 8008dd8:	ec51 0b18 	vmov	r0, r1, d8
 8008ddc:	f7f7 fa56 	bl	800028c <__adddf3>
 8008de0:	4602      	mov	r2, r0
 8008de2:	460b      	mov	r3, r1
 8008de4:	4630      	mov	r0, r6
 8008de6:	4639      	mov	r1, r7
 8008de8:	f7f7 fe96 	bl	8000b18 <__aeabi_dcmpgt>
 8008dec:	2800      	cmp	r0, #0
 8008dee:	d175      	bne.n	8008edc <_dtoa_r+0x6fc>
 8008df0:	ec53 2b18 	vmov	r2, r3, d8
 8008df4:	4911      	ldr	r1, [pc, #68]	; (8008e3c <_dtoa_r+0x65c>)
 8008df6:	2000      	movs	r0, #0
 8008df8:	f7f7 fa46 	bl	8000288 <__aeabi_dsub>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4630      	mov	r0, r6
 8008e02:	4639      	mov	r1, r7
 8008e04:	f7f7 fe6a 	bl	8000adc <__aeabi_dcmplt>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	f43f af27 	beq.w	8008c5c <_dtoa_r+0x47c>
 8008e0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e10:	1e6b      	subs	r3, r5, #1
 8008e12:	930c      	str	r3, [sp, #48]	; 0x30
 8008e14:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008e18:	2b30      	cmp	r3, #48	; 0x30
 8008e1a:	d0f8      	beq.n	8008e0e <_dtoa_r+0x62e>
 8008e1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008e20:	e04a      	b.n	8008eb8 <_dtoa_r+0x6d8>
 8008e22:	bf00      	nop
 8008e24:	0800ec48 	.word	0x0800ec48
 8008e28:	0800ec20 	.word	0x0800ec20
 8008e2c:	3ff00000 	.word	0x3ff00000
 8008e30:	40240000 	.word	0x40240000
 8008e34:	401c0000 	.word	0x401c0000
 8008e38:	40140000 	.word	0x40140000
 8008e3c:	3fe00000 	.word	0x3fe00000
 8008e40:	4baf      	ldr	r3, [pc, #700]	; (8009100 <_dtoa_r+0x920>)
 8008e42:	f7f7 fbd9 	bl	80005f8 <__aeabi_dmul>
 8008e46:	4606      	mov	r6, r0
 8008e48:	460f      	mov	r7, r1
 8008e4a:	e7ac      	b.n	8008da6 <_dtoa_r+0x5c6>
 8008e4c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008e50:	9d00      	ldr	r5, [sp, #0]
 8008e52:	4642      	mov	r2, r8
 8008e54:	464b      	mov	r3, r9
 8008e56:	4630      	mov	r0, r6
 8008e58:	4639      	mov	r1, r7
 8008e5a:	f7f7 fcf7 	bl	800084c <__aeabi_ddiv>
 8008e5e:	f7f7 fe7b 	bl	8000b58 <__aeabi_d2iz>
 8008e62:	9002      	str	r0, [sp, #8]
 8008e64:	f7f7 fb5e 	bl	8000524 <__aeabi_i2d>
 8008e68:	4642      	mov	r2, r8
 8008e6a:	464b      	mov	r3, r9
 8008e6c:	f7f7 fbc4 	bl	80005f8 <__aeabi_dmul>
 8008e70:	4602      	mov	r2, r0
 8008e72:	460b      	mov	r3, r1
 8008e74:	4630      	mov	r0, r6
 8008e76:	4639      	mov	r1, r7
 8008e78:	f7f7 fa06 	bl	8000288 <__aeabi_dsub>
 8008e7c:	9e02      	ldr	r6, [sp, #8]
 8008e7e:	9f01      	ldr	r7, [sp, #4]
 8008e80:	3630      	adds	r6, #48	; 0x30
 8008e82:	f805 6b01 	strb.w	r6, [r5], #1
 8008e86:	9e00      	ldr	r6, [sp, #0]
 8008e88:	1bae      	subs	r6, r5, r6
 8008e8a:	42b7      	cmp	r7, r6
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	d137      	bne.n	8008f02 <_dtoa_r+0x722>
 8008e92:	f7f7 f9fb 	bl	800028c <__adddf3>
 8008e96:	4642      	mov	r2, r8
 8008e98:	464b      	mov	r3, r9
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	460f      	mov	r7, r1
 8008e9e:	f7f7 fe3b 	bl	8000b18 <__aeabi_dcmpgt>
 8008ea2:	b9c8      	cbnz	r0, 8008ed8 <_dtoa_r+0x6f8>
 8008ea4:	4642      	mov	r2, r8
 8008ea6:	464b      	mov	r3, r9
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	4639      	mov	r1, r7
 8008eac:	f7f7 fe0c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008eb0:	b110      	cbz	r0, 8008eb8 <_dtoa_r+0x6d8>
 8008eb2:	9b02      	ldr	r3, [sp, #8]
 8008eb4:	07d9      	lsls	r1, r3, #31
 8008eb6:	d40f      	bmi.n	8008ed8 <_dtoa_r+0x6f8>
 8008eb8:	4620      	mov	r0, r4
 8008eba:	4659      	mov	r1, fp
 8008ebc:	f000 fe4a 	bl	8009b54 <_Bfree>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	702b      	strb	r3, [r5, #0]
 8008ec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ec6:	f10a 0001 	add.w	r0, sl, #1
 8008eca:	6018      	str	r0, [r3, #0]
 8008ecc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	f43f acd8 	beq.w	8008884 <_dtoa_r+0xa4>
 8008ed4:	601d      	str	r5, [r3, #0]
 8008ed6:	e4d5      	b.n	8008884 <_dtoa_r+0xa4>
 8008ed8:	f8cd a01c 	str.w	sl, [sp, #28]
 8008edc:	462b      	mov	r3, r5
 8008ede:	461d      	mov	r5, r3
 8008ee0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ee4:	2a39      	cmp	r2, #57	; 0x39
 8008ee6:	d108      	bne.n	8008efa <_dtoa_r+0x71a>
 8008ee8:	9a00      	ldr	r2, [sp, #0]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d1f7      	bne.n	8008ede <_dtoa_r+0x6fe>
 8008eee:	9a07      	ldr	r2, [sp, #28]
 8008ef0:	9900      	ldr	r1, [sp, #0]
 8008ef2:	3201      	adds	r2, #1
 8008ef4:	9207      	str	r2, [sp, #28]
 8008ef6:	2230      	movs	r2, #48	; 0x30
 8008ef8:	700a      	strb	r2, [r1, #0]
 8008efa:	781a      	ldrb	r2, [r3, #0]
 8008efc:	3201      	adds	r2, #1
 8008efe:	701a      	strb	r2, [r3, #0]
 8008f00:	e78c      	b.n	8008e1c <_dtoa_r+0x63c>
 8008f02:	4b7f      	ldr	r3, [pc, #508]	; (8009100 <_dtoa_r+0x920>)
 8008f04:	2200      	movs	r2, #0
 8008f06:	f7f7 fb77 	bl	80005f8 <__aeabi_dmul>
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	4606      	mov	r6, r0
 8008f10:	460f      	mov	r7, r1
 8008f12:	f7f7 fdd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d09b      	beq.n	8008e52 <_dtoa_r+0x672>
 8008f1a:	e7cd      	b.n	8008eb8 <_dtoa_r+0x6d8>
 8008f1c:	9a08      	ldr	r2, [sp, #32]
 8008f1e:	2a00      	cmp	r2, #0
 8008f20:	f000 80c4 	beq.w	80090ac <_dtoa_r+0x8cc>
 8008f24:	9a05      	ldr	r2, [sp, #20]
 8008f26:	2a01      	cmp	r2, #1
 8008f28:	f300 80a8 	bgt.w	800907c <_dtoa_r+0x89c>
 8008f2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f2e:	2a00      	cmp	r2, #0
 8008f30:	f000 80a0 	beq.w	8009074 <_dtoa_r+0x894>
 8008f34:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008f38:	9e06      	ldr	r6, [sp, #24]
 8008f3a:	4645      	mov	r5, r8
 8008f3c:	9a04      	ldr	r2, [sp, #16]
 8008f3e:	2101      	movs	r1, #1
 8008f40:	441a      	add	r2, r3
 8008f42:	4620      	mov	r0, r4
 8008f44:	4498      	add	r8, r3
 8008f46:	9204      	str	r2, [sp, #16]
 8008f48:	f000 ff0a 	bl	8009d60 <__i2b>
 8008f4c:	4607      	mov	r7, r0
 8008f4e:	2d00      	cmp	r5, #0
 8008f50:	dd0b      	ble.n	8008f6a <_dtoa_r+0x78a>
 8008f52:	9b04      	ldr	r3, [sp, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	dd08      	ble.n	8008f6a <_dtoa_r+0x78a>
 8008f58:	42ab      	cmp	r3, r5
 8008f5a:	9a04      	ldr	r2, [sp, #16]
 8008f5c:	bfa8      	it	ge
 8008f5e:	462b      	movge	r3, r5
 8008f60:	eba8 0803 	sub.w	r8, r8, r3
 8008f64:	1aed      	subs	r5, r5, r3
 8008f66:	1ad3      	subs	r3, r2, r3
 8008f68:	9304      	str	r3, [sp, #16]
 8008f6a:	9b06      	ldr	r3, [sp, #24]
 8008f6c:	b1fb      	cbz	r3, 8008fae <_dtoa_r+0x7ce>
 8008f6e:	9b08      	ldr	r3, [sp, #32]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	f000 809f 	beq.w	80090b4 <_dtoa_r+0x8d4>
 8008f76:	2e00      	cmp	r6, #0
 8008f78:	dd11      	ble.n	8008f9e <_dtoa_r+0x7be>
 8008f7a:	4639      	mov	r1, r7
 8008f7c:	4632      	mov	r2, r6
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f000 ffaa 	bl	8009ed8 <__pow5mult>
 8008f84:	465a      	mov	r2, fp
 8008f86:	4601      	mov	r1, r0
 8008f88:	4607      	mov	r7, r0
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f000 fefe 	bl	8009d8c <__multiply>
 8008f90:	4659      	mov	r1, fp
 8008f92:	9007      	str	r0, [sp, #28]
 8008f94:	4620      	mov	r0, r4
 8008f96:	f000 fddd 	bl	8009b54 <_Bfree>
 8008f9a:	9b07      	ldr	r3, [sp, #28]
 8008f9c:	469b      	mov	fp, r3
 8008f9e:	9b06      	ldr	r3, [sp, #24]
 8008fa0:	1b9a      	subs	r2, r3, r6
 8008fa2:	d004      	beq.n	8008fae <_dtoa_r+0x7ce>
 8008fa4:	4659      	mov	r1, fp
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	f000 ff96 	bl	8009ed8 <__pow5mult>
 8008fac:	4683      	mov	fp, r0
 8008fae:	2101      	movs	r1, #1
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	f000 fed5 	bl	8009d60 <__i2b>
 8008fb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	4606      	mov	r6, r0
 8008fbc:	dd7c      	ble.n	80090b8 <_dtoa_r+0x8d8>
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	4601      	mov	r1, r0
 8008fc2:	4620      	mov	r0, r4
 8008fc4:	f000 ff88 	bl	8009ed8 <__pow5mult>
 8008fc8:	9b05      	ldr	r3, [sp, #20]
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	4606      	mov	r6, r0
 8008fce:	dd76      	ble.n	80090be <_dtoa_r+0x8de>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9306      	str	r3, [sp, #24]
 8008fd4:	6933      	ldr	r3, [r6, #16]
 8008fd6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008fda:	6918      	ldr	r0, [r3, #16]
 8008fdc:	f000 fe70 	bl	8009cc0 <__hi0bits>
 8008fe0:	f1c0 0020 	rsb	r0, r0, #32
 8008fe4:	9b04      	ldr	r3, [sp, #16]
 8008fe6:	4418      	add	r0, r3
 8008fe8:	f010 001f 	ands.w	r0, r0, #31
 8008fec:	f000 8086 	beq.w	80090fc <_dtoa_r+0x91c>
 8008ff0:	f1c0 0320 	rsb	r3, r0, #32
 8008ff4:	2b04      	cmp	r3, #4
 8008ff6:	dd7f      	ble.n	80090f8 <_dtoa_r+0x918>
 8008ff8:	f1c0 001c 	rsb	r0, r0, #28
 8008ffc:	9b04      	ldr	r3, [sp, #16]
 8008ffe:	4403      	add	r3, r0
 8009000:	4480      	add	r8, r0
 8009002:	4405      	add	r5, r0
 8009004:	9304      	str	r3, [sp, #16]
 8009006:	f1b8 0f00 	cmp.w	r8, #0
 800900a:	dd05      	ble.n	8009018 <_dtoa_r+0x838>
 800900c:	4659      	mov	r1, fp
 800900e:	4642      	mov	r2, r8
 8009010:	4620      	mov	r0, r4
 8009012:	f000 ffbb 	bl	8009f8c <__lshift>
 8009016:	4683      	mov	fp, r0
 8009018:	9b04      	ldr	r3, [sp, #16]
 800901a:	2b00      	cmp	r3, #0
 800901c:	dd05      	ble.n	800902a <_dtoa_r+0x84a>
 800901e:	4631      	mov	r1, r6
 8009020:	461a      	mov	r2, r3
 8009022:	4620      	mov	r0, r4
 8009024:	f000 ffb2 	bl	8009f8c <__lshift>
 8009028:	4606      	mov	r6, r0
 800902a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800902c:	2b00      	cmp	r3, #0
 800902e:	d069      	beq.n	8009104 <_dtoa_r+0x924>
 8009030:	4631      	mov	r1, r6
 8009032:	4658      	mov	r0, fp
 8009034:	f001 f816 	bl	800a064 <__mcmp>
 8009038:	2800      	cmp	r0, #0
 800903a:	da63      	bge.n	8009104 <_dtoa_r+0x924>
 800903c:	2300      	movs	r3, #0
 800903e:	4659      	mov	r1, fp
 8009040:	220a      	movs	r2, #10
 8009042:	4620      	mov	r0, r4
 8009044:	f000 fda8 	bl	8009b98 <__multadd>
 8009048:	9b08      	ldr	r3, [sp, #32]
 800904a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800904e:	4683      	mov	fp, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	f000 818f 	beq.w	8009374 <_dtoa_r+0xb94>
 8009056:	4639      	mov	r1, r7
 8009058:	2300      	movs	r3, #0
 800905a:	220a      	movs	r2, #10
 800905c:	4620      	mov	r0, r4
 800905e:	f000 fd9b 	bl	8009b98 <__multadd>
 8009062:	f1b9 0f00 	cmp.w	r9, #0
 8009066:	4607      	mov	r7, r0
 8009068:	f300 808e 	bgt.w	8009188 <_dtoa_r+0x9a8>
 800906c:	9b05      	ldr	r3, [sp, #20]
 800906e:	2b02      	cmp	r3, #2
 8009070:	dc50      	bgt.n	8009114 <_dtoa_r+0x934>
 8009072:	e089      	b.n	8009188 <_dtoa_r+0x9a8>
 8009074:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009076:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800907a:	e75d      	b.n	8008f38 <_dtoa_r+0x758>
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	1e5e      	subs	r6, r3, #1
 8009080:	9b06      	ldr	r3, [sp, #24]
 8009082:	42b3      	cmp	r3, r6
 8009084:	bfbf      	itttt	lt
 8009086:	9b06      	ldrlt	r3, [sp, #24]
 8009088:	9606      	strlt	r6, [sp, #24]
 800908a:	1af2      	sublt	r2, r6, r3
 800908c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800908e:	bfb6      	itet	lt
 8009090:	189b      	addlt	r3, r3, r2
 8009092:	1b9e      	subge	r6, r3, r6
 8009094:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009096:	9b01      	ldr	r3, [sp, #4]
 8009098:	bfb8      	it	lt
 800909a:	2600      	movlt	r6, #0
 800909c:	2b00      	cmp	r3, #0
 800909e:	bfb5      	itete	lt
 80090a0:	eba8 0503 	sublt.w	r5, r8, r3
 80090a4:	9b01      	ldrge	r3, [sp, #4]
 80090a6:	2300      	movlt	r3, #0
 80090a8:	4645      	movge	r5, r8
 80090aa:	e747      	b.n	8008f3c <_dtoa_r+0x75c>
 80090ac:	9e06      	ldr	r6, [sp, #24]
 80090ae:	9f08      	ldr	r7, [sp, #32]
 80090b0:	4645      	mov	r5, r8
 80090b2:	e74c      	b.n	8008f4e <_dtoa_r+0x76e>
 80090b4:	9a06      	ldr	r2, [sp, #24]
 80090b6:	e775      	b.n	8008fa4 <_dtoa_r+0x7c4>
 80090b8:	9b05      	ldr	r3, [sp, #20]
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	dc18      	bgt.n	80090f0 <_dtoa_r+0x910>
 80090be:	9b02      	ldr	r3, [sp, #8]
 80090c0:	b9b3      	cbnz	r3, 80090f0 <_dtoa_r+0x910>
 80090c2:	9b03      	ldr	r3, [sp, #12]
 80090c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090c8:	b9a3      	cbnz	r3, 80090f4 <_dtoa_r+0x914>
 80090ca:	9b03      	ldr	r3, [sp, #12]
 80090cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80090d0:	0d1b      	lsrs	r3, r3, #20
 80090d2:	051b      	lsls	r3, r3, #20
 80090d4:	b12b      	cbz	r3, 80090e2 <_dtoa_r+0x902>
 80090d6:	9b04      	ldr	r3, [sp, #16]
 80090d8:	3301      	adds	r3, #1
 80090da:	9304      	str	r3, [sp, #16]
 80090dc:	f108 0801 	add.w	r8, r8, #1
 80090e0:	2301      	movs	r3, #1
 80090e2:	9306      	str	r3, [sp, #24]
 80090e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	f47f af74 	bne.w	8008fd4 <_dtoa_r+0x7f4>
 80090ec:	2001      	movs	r0, #1
 80090ee:	e779      	b.n	8008fe4 <_dtoa_r+0x804>
 80090f0:	2300      	movs	r3, #0
 80090f2:	e7f6      	b.n	80090e2 <_dtoa_r+0x902>
 80090f4:	9b02      	ldr	r3, [sp, #8]
 80090f6:	e7f4      	b.n	80090e2 <_dtoa_r+0x902>
 80090f8:	d085      	beq.n	8009006 <_dtoa_r+0x826>
 80090fa:	4618      	mov	r0, r3
 80090fc:	301c      	adds	r0, #28
 80090fe:	e77d      	b.n	8008ffc <_dtoa_r+0x81c>
 8009100:	40240000 	.word	0x40240000
 8009104:	9b01      	ldr	r3, [sp, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	dc38      	bgt.n	800917c <_dtoa_r+0x99c>
 800910a:	9b05      	ldr	r3, [sp, #20]
 800910c:	2b02      	cmp	r3, #2
 800910e:	dd35      	ble.n	800917c <_dtoa_r+0x99c>
 8009110:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009114:	f1b9 0f00 	cmp.w	r9, #0
 8009118:	d10d      	bne.n	8009136 <_dtoa_r+0x956>
 800911a:	4631      	mov	r1, r6
 800911c:	464b      	mov	r3, r9
 800911e:	2205      	movs	r2, #5
 8009120:	4620      	mov	r0, r4
 8009122:	f000 fd39 	bl	8009b98 <__multadd>
 8009126:	4601      	mov	r1, r0
 8009128:	4606      	mov	r6, r0
 800912a:	4658      	mov	r0, fp
 800912c:	f000 ff9a 	bl	800a064 <__mcmp>
 8009130:	2800      	cmp	r0, #0
 8009132:	f73f adbd 	bgt.w	8008cb0 <_dtoa_r+0x4d0>
 8009136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009138:	9d00      	ldr	r5, [sp, #0]
 800913a:	ea6f 0a03 	mvn.w	sl, r3
 800913e:	f04f 0800 	mov.w	r8, #0
 8009142:	4631      	mov	r1, r6
 8009144:	4620      	mov	r0, r4
 8009146:	f000 fd05 	bl	8009b54 <_Bfree>
 800914a:	2f00      	cmp	r7, #0
 800914c:	f43f aeb4 	beq.w	8008eb8 <_dtoa_r+0x6d8>
 8009150:	f1b8 0f00 	cmp.w	r8, #0
 8009154:	d005      	beq.n	8009162 <_dtoa_r+0x982>
 8009156:	45b8      	cmp	r8, r7
 8009158:	d003      	beq.n	8009162 <_dtoa_r+0x982>
 800915a:	4641      	mov	r1, r8
 800915c:	4620      	mov	r0, r4
 800915e:	f000 fcf9 	bl	8009b54 <_Bfree>
 8009162:	4639      	mov	r1, r7
 8009164:	4620      	mov	r0, r4
 8009166:	f000 fcf5 	bl	8009b54 <_Bfree>
 800916a:	e6a5      	b.n	8008eb8 <_dtoa_r+0x6d8>
 800916c:	2600      	movs	r6, #0
 800916e:	4637      	mov	r7, r6
 8009170:	e7e1      	b.n	8009136 <_dtoa_r+0x956>
 8009172:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009174:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009178:	4637      	mov	r7, r6
 800917a:	e599      	b.n	8008cb0 <_dtoa_r+0x4d0>
 800917c:	9b08      	ldr	r3, [sp, #32]
 800917e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009182:	2b00      	cmp	r3, #0
 8009184:	f000 80fd 	beq.w	8009382 <_dtoa_r+0xba2>
 8009188:	2d00      	cmp	r5, #0
 800918a:	dd05      	ble.n	8009198 <_dtoa_r+0x9b8>
 800918c:	4639      	mov	r1, r7
 800918e:	462a      	mov	r2, r5
 8009190:	4620      	mov	r0, r4
 8009192:	f000 fefb 	bl	8009f8c <__lshift>
 8009196:	4607      	mov	r7, r0
 8009198:	9b06      	ldr	r3, [sp, #24]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d05c      	beq.n	8009258 <_dtoa_r+0xa78>
 800919e:	6879      	ldr	r1, [r7, #4]
 80091a0:	4620      	mov	r0, r4
 80091a2:	f000 fc97 	bl	8009ad4 <_Balloc>
 80091a6:	4605      	mov	r5, r0
 80091a8:	b928      	cbnz	r0, 80091b6 <_dtoa_r+0x9d6>
 80091aa:	4b80      	ldr	r3, [pc, #512]	; (80093ac <_dtoa_r+0xbcc>)
 80091ac:	4602      	mov	r2, r0
 80091ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80091b2:	f7ff bb2e 	b.w	8008812 <_dtoa_r+0x32>
 80091b6:	693a      	ldr	r2, [r7, #16]
 80091b8:	3202      	adds	r2, #2
 80091ba:	0092      	lsls	r2, r2, #2
 80091bc:	f107 010c 	add.w	r1, r7, #12
 80091c0:	300c      	adds	r0, #12
 80091c2:	f7fd fd17 	bl	8006bf4 <memcpy>
 80091c6:	2201      	movs	r2, #1
 80091c8:	4629      	mov	r1, r5
 80091ca:	4620      	mov	r0, r4
 80091cc:	f000 fede 	bl	8009f8c <__lshift>
 80091d0:	9b00      	ldr	r3, [sp, #0]
 80091d2:	3301      	adds	r3, #1
 80091d4:	9301      	str	r3, [sp, #4]
 80091d6:	9b00      	ldr	r3, [sp, #0]
 80091d8:	444b      	add	r3, r9
 80091da:	9307      	str	r3, [sp, #28]
 80091dc:	9b02      	ldr	r3, [sp, #8]
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	46b8      	mov	r8, r7
 80091e4:	9306      	str	r3, [sp, #24]
 80091e6:	4607      	mov	r7, r0
 80091e8:	9b01      	ldr	r3, [sp, #4]
 80091ea:	4631      	mov	r1, r6
 80091ec:	3b01      	subs	r3, #1
 80091ee:	4658      	mov	r0, fp
 80091f0:	9302      	str	r3, [sp, #8]
 80091f2:	f7ff fa67 	bl	80086c4 <quorem>
 80091f6:	4603      	mov	r3, r0
 80091f8:	3330      	adds	r3, #48	; 0x30
 80091fa:	9004      	str	r0, [sp, #16]
 80091fc:	4641      	mov	r1, r8
 80091fe:	4658      	mov	r0, fp
 8009200:	9308      	str	r3, [sp, #32]
 8009202:	f000 ff2f 	bl	800a064 <__mcmp>
 8009206:	463a      	mov	r2, r7
 8009208:	4681      	mov	r9, r0
 800920a:	4631      	mov	r1, r6
 800920c:	4620      	mov	r0, r4
 800920e:	f000 ff45 	bl	800a09c <__mdiff>
 8009212:	68c2      	ldr	r2, [r0, #12]
 8009214:	9b08      	ldr	r3, [sp, #32]
 8009216:	4605      	mov	r5, r0
 8009218:	bb02      	cbnz	r2, 800925c <_dtoa_r+0xa7c>
 800921a:	4601      	mov	r1, r0
 800921c:	4658      	mov	r0, fp
 800921e:	f000 ff21 	bl	800a064 <__mcmp>
 8009222:	9b08      	ldr	r3, [sp, #32]
 8009224:	4602      	mov	r2, r0
 8009226:	4629      	mov	r1, r5
 8009228:	4620      	mov	r0, r4
 800922a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800922e:	f000 fc91 	bl	8009b54 <_Bfree>
 8009232:	9b05      	ldr	r3, [sp, #20]
 8009234:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009236:	9d01      	ldr	r5, [sp, #4]
 8009238:	ea43 0102 	orr.w	r1, r3, r2
 800923c:	9b06      	ldr	r3, [sp, #24]
 800923e:	430b      	orrs	r3, r1
 8009240:	9b08      	ldr	r3, [sp, #32]
 8009242:	d10d      	bne.n	8009260 <_dtoa_r+0xa80>
 8009244:	2b39      	cmp	r3, #57	; 0x39
 8009246:	d029      	beq.n	800929c <_dtoa_r+0xabc>
 8009248:	f1b9 0f00 	cmp.w	r9, #0
 800924c:	dd01      	ble.n	8009252 <_dtoa_r+0xa72>
 800924e:	9b04      	ldr	r3, [sp, #16]
 8009250:	3331      	adds	r3, #49	; 0x31
 8009252:	9a02      	ldr	r2, [sp, #8]
 8009254:	7013      	strb	r3, [r2, #0]
 8009256:	e774      	b.n	8009142 <_dtoa_r+0x962>
 8009258:	4638      	mov	r0, r7
 800925a:	e7b9      	b.n	80091d0 <_dtoa_r+0x9f0>
 800925c:	2201      	movs	r2, #1
 800925e:	e7e2      	b.n	8009226 <_dtoa_r+0xa46>
 8009260:	f1b9 0f00 	cmp.w	r9, #0
 8009264:	db06      	blt.n	8009274 <_dtoa_r+0xa94>
 8009266:	9905      	ldr	r1, [sp, #20]
 8009268:	ea41 0909 	orr.w	r9, r1, r9
 800926c:	9906      	ldr	r1, [sp, #24]
 800926e:	ea59 0101 	orrs.w	r1, r9, r1
 8009272:	d120      	bne.n	80092b6 <_dtoa_r+0xad6>
 8009274:	2a00      	cmp	r2, #0
 8009276:	ddec      	ble.n	8009252 <_dtoa_r+0xa72>
 8009278:	4659      	mov	r1, fp
 800927a:	2201      	movs	r2, #1
 800927c:	4620      	mov	r0, r4
 800927e:	9301      	str	r3, [sp, #4]
 8009280:	f000 fe84 	bl	8009f8c <__lshift>
 8009284:	4631      	mov	r1, r6
 8009286:	4683      	mov	fp, r0
 8009288:	f000 feec 	bl	800a064 <__mcmp>
 800928c:	2800      	cmp	r0, #0
 800928e:	9b01      	ldr	r3, [sp, #4]
 8009290:	dc02      	bgt.n	8009298 <_dtoa_r+0xab8>
 8009292:	d1de      	bne.n	8009252 <_dtoa_r+0xa72>
 8009294:	07da      	lsls	r2, r3, #31
 8009296:	d5dc      	bpl.n	8009252 <_dtoa_r+0xa72>
 8009298:	2b39      	cmp	r3, #57	; 0x39
 800929a:	d1d8      	bne.n	800924e <_dtoa_r+0xa6e>
 800929c:	9a02      	ldr	r2, [sp, #8]
 800929e:	2339      	movs	r3, #57	; 0x39
 80092a0:	7013      	strb	r3, [r2, #0]
 80092a2:	462b      	mov	r3, r5
 80092a4:	461d      	mov	r5, r3
 80092a6:	3b01      	subs	r3, #1
 80092a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80092ac:	2a39      	cmp	r2, #57	; 0x39
 80092ae:	d050      	beq.n	8009352 <_dtoa_r+0xb72>
 80092b0:	3201      	adds	r2, #1
 80092b2:	701a      	strb	r2, [r3, #0]
 80092b4:	e745      	b.n	8009142 <_dtoa_r+0x962>
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	dd03      	ble.n	80092c2 <_dtoa_r+0xae2>
 80092ba:	2b39      	cmp	r3, #57	; 0x39
 80092bc:	d0ee      	beq.n	800929c <_dtoa_r+0xabc>
 80092be:	3301      	adds	r3, #1
 80092c0:	e7c7      	b.n	8009252 <_dtoa_r+0xa72>
 80092c2:	9a01      	ldr	r2, [sp, #4]
 80092c4:	9907      	ldr	r1, [sp, #28]
 80092c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80092ca:	428a      	cmp	r2, r1
 80092cc:	d02a      	beq.n	8009324 <_dtoa_r+0xb44>
 80092ce:	4659      	mov	r1, fp
 80092d0:	2300      	movs	r3, #0
 80092d2:	220a      	movs	r2, #10
 80092d4:	4620      	mov	r0, r4
 80092d6:	f000 fc5f 	bl	8009b98 <__multadd>
 80092da:	45b8      	cmp	r8, r7
 80092dc:	4683      	mov	fp, r0
 80092de:	f04f 0300 	mov.w	r3, #0
 80092e2:	f04f 020a 	mov.w	r2, #10
 80092e6:	4641      	mov	r1, r8
 80092e8:	4620      	mov	r0, r4
 80092ea:	d107      	bne.n	80092fc <_dtoa_r+0xb1c>
 80092ec:	f000 fc54 	bl	8009b98 <__multadd>
 80092f0:	4680      	mov	r8, r0
 80092f2:	4607      	mov	r7, r0
 80092f4:	9b01      	ldr	r3, [sp, #4]
 80092f6:	3301      	adds	r3, #1
 80092f8:	9301      	str	r3, [sp, #4]
 80092fa:	e775      	b.n	80091e8 <_dtoa_r+0xa08>
 80092fc:	f000 fc4c 	bl	8009b98 <__multadd>
 8009300:	4639      	mov	r1, r7
 8009302:	4680      	mov	r8, r0
 8009304:	2300      	movs	r3, #0
 8009306:	220a      	movs	r2, #10
 8009308:	4620      	mov	r0, r4
 800930a:	f000 fc45 	bl	8009b98 <__multadd>
 800930e:	4607      	mov	r7, r0
 8009310:	e7f0      	b.n	80092f4 <_dtoa_r+0xb14>
 8009312:	f1b9 0f00 	cmp.w	r9, #0
 8009316:	9a00      	ldr	r2, [sp, #0]
 8009318:	bfcc      	ite	gt
 800931a:	464d      	movgt	r5, r9
 800931c:	2501      	movle	r5, #1
 800931e:	4415      	add	r5, r2
 8009320:	f04f 0800 	mov.w	r8, #0
 8009324:	4659      	mov	r1, fp
 8009326:	2201      	movs	r2, #1
 8009328:	4620      	mov	r0, r4
 800932a:	9301      	str	r3, [sp, #4]
 800932c:	f000 fe2e 	bl	8009f8c <__lshift>
 8009330:	4631      	mov	r1, r6
 8009332:	4683      	mov	fp, r0
 8009334:	f000 fe96 	bl	800a064 <__mcmp>
 8009338:	2800      	cmp	r0, #0
 800933a:	dcb2      	bgt.n	80092a2 <_dtoa_r+0xac2>
 800933c:	d102      	bne.n	8009344 <_dtoa_r+0xb64>
 800933e:	9b01      	ldr	r3, [sp, #4]
 8009340:	07db      	lsls	r3, r3, #31
 8009342:	d4ae      	bmi.n	80092a2 <_dtoa_r+0xac2>
 8009344:	462b      	mov	r3, r5
 8009346:	461d      	mov	r5, r3
 8009348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800934c:	2a30      	cmp	r2, #48	; 0x30
 800934e:	d0fa      	beq.n	8009346 <_dtoa_r+0xb66>
 8009350:	e6f7      	b.n	8009142 <_dtoa_r+0x962>
 8009352:	9a00      	ldr	r2, [sp, #0]
 8009354:	429a      	cmp	r2, r3
 8009356:	d1a5      	bne.n	80092a4 <_dtoa_r+0xac4>
 8009358:	f10a 0a01 	add.w	sl, sl, #1
 800935c:	2331      	movs	r3, #49	; 0x31
 800935e:	e779      	b.n	8009254 <_dtoa_r+0xa74>
 8009360:	4b13      	ldr	r3, [pc, #76]	; (80093b0 <_dtoa_r+0xbd0>)
 8009362:	f7ff baaf 	b.w	80088c4 <_dtoa_r+0xe4>
 8009366:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f aa86 	bne.w	800887a <_dtoa_r+0x9a>
 800936e:	4b11      	ldr	r3, [pc, #68]	; (80093b4 <_dtoa_r+0xbd4>)
 8009370:	f7ff baa8 	b.w	80088c4 <_dtoa_r+0xe4>
 8009374:	f1b9 0f00 	cmp.w	r9, #0
 8009378:	dc03      	bgt.n	8009382 <_dtoa_r+0xba2>
 800937a:	9b05      	ldr	r3, [sp, #20]
 800937c:	2b02      	cmp	r3, #2
 800937e:	f73f aec9 	bgt.w	8009114 <_dtoa_r+0x934>
 8009382:	9d00      	ldr	r5, [sp, #0]
 8009384:	4631      	mov	r1, r6
 8009386:	4658      	mov	r0, fp
 8009388:	f7ff f99c 	bl	80086c4 <quorem>
 800938c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009390:	f805 3b01 	strb.w	r3, [r5], #1
 8009394:	9a00      	ldr	r2, [sp, #0]
 8009396:	1aaa      	subs	r2, r5, r2
 8009398:	4591      	cmp	r9, r2
 800939a:	ddba      	ble.n	8009312 <_dtoa_r+0xb32>
 800939c:	4659      	mov	r1, fp
 800939e:	2300      	movs	r3, #0
 80093a0:	220a      	movs	r2, #10
 80093a2:	4620      	mov	r0, r4
 80093a4:	f000 fbf8 	bl	8009b98 <__multadd>
 80093a8:	4683      	mov	fp, r0
 80093aa:	e7eb      	b.n	8009384 <_dtoa_r+0xba4>
 80093ac:	0800eb2c 	.word	0x0800eb2c
 80093b0:	0800e92c 	.word	0x0800e92c
 80093b4:	0800eaa9 	.word	0x0800eaa9

080093b8 <rshift>:
 80093b8:	6903      	ldr	r3, [r0, #16]
 80093ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80093be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80093c6:	f100 0414 	add.w	r4, r0, #20
 80093ca:	dd45      	ble.n	8009458 <rshift+0xa0>
 80093cc:	f011 011f 	ands.w	r1, r1, #31
 80093d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80093d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80093d8:	d10c      	bne.n	80093f4 <rshift+0x3c>
 80093da:	f100 0710 	add.w	r7, r0, #16
 80093de:	4629      	mov	r1, r5
 80093e0:	42b1      	cmp	r1, r6
 80093e2:	d334      	bcc.n	800944e <rshift+0x96>
 80093e4:	1a9b      	subs	r3, r3, r2
 80093e6:	009b      	lsls	r3, r3, #2
 80093e8:	1eea      	subs	r2, r5, #3
 80093ea:	4296      	cmp	r6, r2
 80093ec:	bf38      	it	cc
 80093ee:	2300      	movcc	r3, #0
 80093f0:	4423      	add	r3, r4
 80093f2:	e015      	b.n	8009420 <rshift+0x68>
 80093f4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80093f8:	f1c1 0820 	rsb	r8, r1, #32
 80093fc:	40cf      	lsrs	r7, r1
 80093fe:	f105 0e04 	add.w	lr, r5, #4
 8009402:	46a1      	mov	r9, r4
 8009404:	4576      	cmp	r6, lr
 8009406:	46f4      	mov	ip, lr
 8009408:	d815      	bhi.n	8009436 <rshift+0x7e>
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	009a      	lsls	r2, r3, #2
 800940e:	3a04      	subs	r2, #4
 8009410:	3501      	adds	r5, #1
 8009412:	42ae      	cmp	r6, r5
 8009414:	bf38      	it	cc
 8009416:	2200      	movcc	r2, #0
 8009418:	18a3      	adds	r3, r4, r2
 800941a:	50a7      	str	r7, [r4, r2]
 800941c:	b107      	cbz	r7, 8009420 <rshift+0x68>
 800941e:	3304      	adds	r3, #4
 8009420:	1b1a      	subs	r2, r3, r4
 8009422:	42a3      	cmp	r3, r4
 8009424:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009428:	bf08      	it	eq
 800942a:	2300      	moveq	r3, #0
 800942c:	6102      	str	r2, [r0, #16]
 800942e:	bf08      	it	eq
 8009430:	6143      	streq	r3, [r0, #20]
 8009432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009436:	f8dc c000 	ldr.w	ip, [ip]
 800943a:	fa0c fc08 	lsl.w	ip, ip, r8
 800943e:	ea4c 0707 	orr.w	r7, ip, r7
 8009442:	f849 7b04 	str.w	r7, [r9], #4
 8009446:	f85e 7b04 	ldr.w	r7, [lr], #4
 800944a:	40cf      	lsrs	r7, r1
 800944c:	e7da      	b.n	8009404 <rshift+0x4c>
 800944e:	f851 cb04 	ldr.w	ip, [r1], #4
 8009452:	f847 cf04 	str.w	ip, [r7, #4]!
 8009456:	e7c3      	b.n	80093e0 <rshift+0x28>
 8009458:	4623      	mov	r3, r4
 800945a:	e7e1      	b.n	8009420 <rshift+0x68>

0800945c <__hexdig_fun>:
 800945c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009460:	2b09      	cmp	r3, #9
 8009462:	d802      	bhi.n	800946a <__hexdig_fun+0xe>
 8009464:	3820      	subs	r0, #32
 8009466:	b2c0      	uxtb	r0, r0
 8009468:	4770      	bx	lr
 800946a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800946e:	2b05      	cmp	r3, #5
 8009470:	d801      	bhi.n	8009476 <__hexdig_fun+0x1a>
 8009472:	3847      	subs	r0, #71	; 0x47
 8009474:	e7f7      	b.n	8009466 <__hexdig_fun+0xa>
 8009476:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800947a:	2b05      	cmp	r3, #5
 800947c:	d801      	bhi.n	8009482 <__hexdig_fun+0x26>
 800947e:	3827      	subs	r0, #39	; 0x27
 8009480:	e7f1      	b.n	8009466 <__hexdig_fun+0xa>
 8009482:	2000      	movs	r0, #0
 8009484:	4770      	bx	lr
	...

08009488 <__gethex>:
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	ed2d 8b02 	vpush	{d8}
 8009490:	b089      	sub	sp, #36	; 0x24
 8009492:	ee08 0a10 	vmov	s16, r0
 8009496:	9304      	str	r3, [sp, #16]
 8009498:	4bbc      	ldr	r3, [pc, #752]	; (800978c <__gethex+0x304>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	9301      	str	r3, [sp, #4]
 800949e:	4618      	mov	r0, r3
 80094a0:	468b      	mov	fp, r1
 80094a2:	4690      	mov	r8, r2
 80094a4:	f7f6 fe94 	bl	80001d0 <strlen>
 80094a8:	9b01      	ldr	r3, [sp, #4]
 80094aa:	f8db 2000 	ldr.w	r2, [fp]
 80094ae:	4403      	add	r3, r0
 80094b0:	4682      	mov	sl, r0
 80094b2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80094b6:	9305      	str	r3, [sp, #20]
 80094b8:	1c93      	adds	r3, r2, #2
 80094ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80094be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80094c2:	32fe      	adds	r2, #254	; 0xfe
 80094c4:	18d1      	adds	r1, r2, r3
 80094c6:	461f      	mov	r7, r3
 80094c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80094cc:	9100      	str	r1, [sp, #0]
 80094ce:	2830      	cmp	r0, #48	; 0x30
 80094d0:	d0f8      	beq.n	80094c4 <__gethex+0x3c>
 80094d2:	f7ff ffc3 	bl	800945c <__hexdig_fun>
 80094d6:	4604      	mov	r4, r0
 80094d8:	2800      	cmp	r0, #0
 80094da:	d13a      	bne.n	8009552 <__gethex+0xca>
 80094dc:	9901      	ldr	r1, [sp, #4]
 80094de:	4652      	mov	r2, sl
 80094e0:	4638      	mov	r0, r7
 80094e2:	f001 f9e1 	bl	800a8a8 <strncmp>
 80094e6:	4605      	mov	r5, r0
 80094e8:	2800      	cmp	r0, #0
 80094ea:	d168      	bne.n	80095be <__gethex+0x136>
 80094ec:	f817 000a 	ldrb.w	r0, [r7, sl]
 80094f0:	eb07 060a 	add.w	r6, r7, sl
 80094f4:	f7ff ffb2 	bl	800945c <__hexdig_fun>
 80094f8:	2800      	cmp	r0, #0
 80094fa:	d062      	beq.n	80095c2 <__gethex+0x13a>
 80094fc:	4633      	mov	r3, r6
 80094fe:	7818      	ldrb	r0, [r3, #0]
 8009500:	2830      	cmp	r0, #48	; 0x30
 8009502:	461f      	mov	r7, r3
 8009504:	f103 0301 	add.w	r3, r3, #1
 8009508:	d0f9      	beq.n	80094fe <__gethex+0x76>
 800950a:	f7ff ffa7 	bl	800945c <__hexdig_fun>
 800950e:	2301      	movs	r3, #1
 8009510:	fab0 f480 	clz	r4, r0
 8009514:	0964      	lsrs	r4, r4, #5
 8009516:	4635      	mov	r5, r6
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	463a      	mov	r2, r7
 800951c:	4616      	mov	r6, r2
 800951e:	3201      	adds	r2, #1
 8009520:	7830      	ldrb	r0, [r6, #0]
 8009522:	f7ff ff9b 	bl	800945c <__hexdig_fun>
 8009526:	2800      	cmp	r0, #0
 8009528:	d1f8      	bne.n	800951c <__gethex+0x94>
 800952a:	9901      	ldr	r1, [sp, #4]
 800952c:	4652      	mov	r2, sl
 800952e:	4630      	mov	r0, r6
 8009530:	f001 f9ba 	bl	800a8a8 <strncmp>
 8009534:	b980      	cbnz	r0, 8009558 <__gethex+0xd0>
 8009536:	b94d      	cbnz	r5, 800954c <__gethex+0xc4>
 8009538:	eb06 050a 	add.w	r5, r6, sl
 800953c:	462a      	mov	r2, r5
 800953e:	4616      	mov	r6, r2
 8009540:	3201      	adds	r2, #1
 8009542:	7830      	ldrb	r0, [r6, #0]
 8009544:	f7ff ff8a 	bl	800945c <__hexdig_fun>
 8009548:	2800      	cmp	r0, #0
 800954a:	d1f8      	bne.n	800953e <__gethex+0xb6>
 800954c:	1bad      	subs	r5, r5, r6
 800954e:	00ad      	lsls	r5, r5, #2
 8009550:	e004      	b.n	800955c <__gethex+0xd4>
 8009552:	2400      	movs	r4, #0
 8009554:	4625      	mov	r5, r4
 8009556:	e7e0      	b.n	800951a <__gethex+0x92>
 8009558:	2d00      	cmp	r5, #0
 800955a:	d1f7      	bne.n	800954c <__gethex+0xc4>
 800955c:	7833      	ldrb	r3, [r6, #0]
 800955e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009562:	2b50      	cmp	r3, #80	; 0x50
 8009564:	d13b      	bne.n	80095de <__gethex+0x156>
 8009566:	7873      	ldrb	r3, [r6, #1]
 8009568:	2b2b      	cmp	r3, #43	; 0x2b
 800956a:	d02c      	beq.n	80095c6 <__gethex+0x13e>
 800956c:	2b2d      	cmp	r3, #45	; 0x2d
 800956e:	d02e      	beq.n	80095ce <__gethex+0x146>
 8009570:	1c71      	adds	r1, r6, #1
 8009572:	f04f 0900 	mov.w	r9, #0
 8009576:	7808      	ldrb	r0, [r1, #0]
 8009578:	f7ff ff70 	bl	800945c <__hexdig_fun>
 800957c:	1e43      	subs	r3, r0, #1
 800957e:	b2db      	uxtb	r3, r3
 8009580:	2b18      	cmp	r3, #24
 8009582:	d82c      	bhi.n	80095de <__gethex+0x156>
 8009584:	f1a0 0210 	sub.w	r2, r0, #16
 8009588:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800958c:	f7ff ff66 	bl	800945c <__hexdig_fun>
 8009590:	1e43      	subs	r3, r0, #1
 8009592:	b2db      	uxtb	r3, r3
 8009594:	2b18      	cmp	r3, #24
 8009596:	d91d      	bls.n	80095d4 <__gethex+0x14c>
 8009598:	f1b9 0f00 	cmp.w	r9, #0
 800959c:	d000      	beq.n	80095a0 <__gethex+0x118>
 800959e:	4252      	negs	r2, r2
 80095a0:	4415      	add	r5, r2
 80095a2:	f8cb 1000 	str.w	r1, [fp]
 80095a6:	b1e4      	cbz	r4, 80095e2 <__gethex+0x15a>
 80095a8:	9b00      	ldr	r3, [sp, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	bf14      	ite	ne
 80095ae:	2700      	movne	r7, #0
 80095b0:	2706      	moveq	r7, #6
 80095b2:	4638      	mov	r0, r7
 80095b4:	b009      	add	sp, #36	; 0x24
 80095b6:	ecbd 8b02 	vpop	{d8}
 80095ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095be:	463e      	mov	r6, r7
 80095c0:	4625      	mov	r5, r4
 80095c2:	2401      	movs	r4, #1
 80095c4:	e7ca      	b.n	800955c <__gethex+0xd4>
 80095c6:	f04f 0900 	mov.w	r9, #0
 80095ca:	1cb1      	adds	r1, r6, #2
 80095cc:	e7d3      	b.n	8009576 <__gethex+0xee>
 80095ce:	f04f 0901 	mov.w	r9, #1
 80095d2:	e7fa      	b.n	80095ca <__gethex+0x142>
 80095d4:	230a      	movs	r3, #10
 80095d6:	fb03 0202 	mla	r2, r3, r2, r0
 80095da:	3a10      	subs	r2, #16
 80095dc:	e7d4      	b.n	8009588 <__gethex+0x100>
 80095de:	4631      	mov	r1, r6
 80095e0:	e7df      	b.n	80095a2 <__gethex+0x11a>
 80095e2:	1bf3      	subs	r3, r6, r7
 80095e4:	3b01      	subs	r3, #1
 80095e6:	4621      	mov	r1, r4
 80095e8:	2b07      	cmp	r3, #7
 80095ea:	dc0b      	bgt.n	8009604 <__gethex+0x17c>
 80095ec:	ee18 0a10 	vmov	r0, s16
 80095f0:	f000 fa70 	bl	8009ad4 <_Balloc>
 80095f4:	4604      	mov	r4, r0
 80095f6:	b940      	cbnz	r0, 800960a <__gethex+0x182>
 80095f8:	4b65      	ldr	r3, [pc, #404]	; (8009790 <__gethex+0x308>)
 80095fa:	4602      	mov	r2, r0
 80095fc:	21de      	movs	r1, #222	; 0xde
 80095fe:	4865      	ldr	r0, [pc, #404]	; (8009794 <__gethex+0x30c>)
 8009600:	f001 f972 	bl	800a8e8 <__assert_func>
 8009604:	3101      	adds	r1, #1
 8009606:	105b      	asrs	r3, r3, #1
 8009608:	e7ee      	b.n	80095e8 <__gethex+0x160>
 800960a:	f100 0914 	add.w	r9, r0, #20
 800960e:	f04f 0b00 	mov.w	fp, #0
 8009612:	f1ca 0301 	rsb	r3, sl, #1
 8009616:	f8cd 9008 	str.w	r9, [sp, #8]
 800961a:	f8cd b000 	str.w	fp, [sp]
 800961e:	9306      	str	r3, [sp, #24]
 8009620:	42b7      	cmp	r7, r6
 8009622:	d340      	bcc.n	80096a6 <__gethex+0x21e>
 8009624:	9802      	ldr	r0, [sp, #8]
 8009626:	9b00      	ldr	r3, [sp, #0]
 8009628:	f840 3b04 	str.w	r3, [r0], #4
 800962c:	eba0 0009 	sub.w	r0, r0, r9
 8009630:	1080      	asrs	r0, r0, #2
 8009632:	0146      	lsls	r6, r0, #5
 8009634:	6120      	str	r0, [r4, #16]
 8009636:	4618      	mov	r0, r3
 8009638:	f000 fb42 	bl	8009cc0 <__hi0bits>
 800963c:	1a30      	subs	r0, r6, r0
 800963e:	f8d8 6000 	ldr.w	r6, [r8]
 8009642:	42b0      	cmp	r0, r6
 8009644:	dd63      	ble.n	800970e <__gethex+0x286>
 8009646:	1b87      	subs	r7, r0, r6
 8009648:	4639      	mov	r1, r7
 800964a:	4620      	mov	r0, r4
 800964c:	f000 fedc 	bl	800a408 <__any_on>
 8009650:	4682      	mov	sl, r0
 8009652:	b1a8      	cbz	r0, 8009680 <__gethex+0x1f8>
 8009654:	1e7b      	subs	r3, r7, #1
 8009656:	1159      	asrs	r1, r3, #5
 8009658:	f003 021f 	and.w	r2, r3, #31
 800965c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009660:	f04f 0a01 	mov.w	sl, #1
 8009664:	fa0a f202 	lsl.w	r2, sl, r2
 8009668:	420a      	tst	r2, r1
 800966a:	d009      	beq.n	8009680 <__gethex+0x1f8>
 800966c:	4553      	cmp	r3, sl
 800966e:	dd05      	ble.n	800967c <__gethex+0x1f4>
 8009670:	1eb9      	subs	r1, r7, #2
 8009672:	4620      	mov	r0, r4
 8009674:	f000 fec8 	bl	800a408 <__any_on>
 8009678:	2800      	cmp	r0, #0
 800967a:	d145      	bne.n	8009708 <__gethex+0x280>
 800967c:	f04f 0a02 	mov.w	sl, #2
 8009680:	4639      	mov	r1, r7
 8009682:	4620      	mov	r0, r4
 8009684:	f7ff fe98 	bl	80093b8 <rshift>
 8009688:	443d      	add	r5, r7
 800968a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800968e:	42ab      	cmp	r3, r5
 8009690:	da4c      	bge.n	800972c <__gethex+0x2a4>
 8009692:	ee18 0a10 	vmov	r0, s16
 8009696:	4621      	mov	r1, r4
 8009698:	f000 fa5c 	bl	8009b54 <_Bfree>
 800969c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800969e:	2300      	movs	r3, #0
 80096a0:	6013      	str	r3, [r2, #0]
 80096a2:	27a3      	movs	r7, #163	; 0xa3
 80096a4:	e785      	b.n	80095b2 <__gethex+0x12a>
 80096a6:	1e73      	subs	r3, r6, #1
 80096a8:	9a05      	ldr	r2, [sp, #20]
 80096aa:	9303      	str	r3, [sp, #12]
 80096ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d019      	beq.n	80096e8 <__gethex+0x260>
 80096b4:	f1bb 0f20 	cmp.w	fp, #32
 80096b8:	d107      	bne.n	80096ca <__gethex+0x242>
 80096ba:	9b02      	ldr	r3, [sp, #8]
 80096bc:	9a00      	ldr	r2, [sp, #0]
 80096be:	f843 2b04 	str.w	r2, [r3], #4
 80096c2:	9302      	str	r3, [sp, #8]
 80096c4:	2300      	movs	r3, #0
 80096c6:	9300      	str	r3, [sp, #0]
 80096c8:	469b      	mov	fp, r3
 80096ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80096ce:	f7ff fec5 	bl	800945c <__hexdig_fun>
 80096d2:	9b00      	ldr	r3, [sp, #0]
 80096d4:	f000 000f 	and.w	r0, r0, #15
 80096d8:	fa00 f00b 	lsl.w	r0, r0, fp
 80096dc:	4303      	orrs	r3, r0
 80096de:	9300      	str	r3, [sp, #0]
 80096e0:	f10b 0b04 	add.w	fp, fp, #4
 80096e4:	9b03      	ldr	r3, [sp, #12]
 80096e6:	e00d      	b.n	8009704 <__gethex+0x27c>
 80096e8:	9b03      	ldr	r3, [sp, #12]
 80096ea:	9a06      	ldr	r2, [sp, #24]
 80096ec:	4413      	add	r3, r2
 80096ee:	42bb      	cmp	r3, r7
 80096f0:	d3e0      	bcc.n	80096b4 <__gethex+0x22c>
 80096f2:	4618      	mov	r0, r3
 80096f4:	9901      	ldr	r1, [sp, #4]
 80096f6:	9307      	str	r3, [sp, #28]
 80096f8:	4652      	mov	r2, sl
 80096fa:	f001 f8d5 	bl	800a8a8 <strncmp>
 80096fe:	9b07      	ldr	r3, [sp, #28]
 8009700:	2800      	cmp	r0, #0
 8009702:	d1d7      	bne.n	80096b4 <__gethex+0x22c>
 8009704:	461e      	mov	r6, r3
 8009706:	e78b      	b.n	8009620 <__gethex+0x198>
 8009708:	f04f 0a03 	mov.w	sl, #3
 800970c:	e7b8      	b.n	8009680 <__gethex+0x1f8>
 800970e:	da0a      	bge.n	8009726 <__gethex+0x29e>
 8009710:	1a37      	subs	r7, r6, r0
 8009712:	4621      	mov	r1, r4
 8009714:	ee18 0a10 	vmov	r0, s16
 8009718:	463a      	mov	r2, r7
 800971a:	f000 fc37 	bl	8009f8c <__lshift>
 800971e:	1bed      	subs	r5, r5, r7
 8009720:	4604      	mov	r4, r0
 8009722:	f100 0914 	add.w	r9, r0, #20
 8009726:	f04f 0a00 	mov.w	sl, #0
 800972a:	e7ae      	b.n	800968a <__gethex+0x202>
 800972c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009730:	42a8      	cmp	r0, r5
 8009732:	dd72      	ble.n	800981a <__gethex+0x392>
 8009734:	1b45      	subs	r5, r0, r5
 8009736:	42ae      	cmp	r6, r5
 8009738:	dc36      	bgt.n	80097a8 <__gethex+0x320>
 800973a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800973e:	2b02      	cmp	r3, #2
 8009740:	d02a      	beq.n	8009798 <__gethex+0x310>
 8009742:	2b03      	cmp	r3, #3
 8009744:	d02c      	beq.n	80097a0 <__gethex+0x318>
 8009746:	2b01      	cmp	r3, #1
 8009748:	d115      	bne.n	8009776 <__gethex+0x2ee>
 800974a:	42ae      	cmp	r6, r5
 800974c:	d113      	bne.n	8009776 <__gethex+0x2ee>
 800974e:	2e01      	cmp	r6, #1
 8009750:	d10b      	bne.n	800976a <__gethex+0x2e2>
 8009752:	9a04      	ldr	r2, [sp, #16]
 8009754:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009758:	6013      	str	r3, [r2, #0]
 800975a:	2301      	movs	r3, #1
 800975c:	6123      	str	r3, [r4, #16]
 800975e:	f8c9 3000 	str.w	r3, [r9]
 8009762:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009764:	2762      	movs	r7, #98	; 0x62
 8009766:	601c      	str	r4, [r3, #0]
 8009768:	e723      	b.n	80095b2 <__gethex+0x12a>
 800976a:	1e71      	subs	r1, r6, #1
 800976c:	4620      	mov	r0, r4
 800976e:	f000 fe4b 	bl	800a408 <__any_on>
 8009772:	2800      	cmp	r0, #0
 8009774:	d1ed      	bne.n	8009752 <__gethex+0x2ca>
 8009776:	ee18 0a10 	vmov	r0, s16
 800977a:	4621      	mov	r1, r4
 800977c:	f000 f9ea 	bl	8009b54 <_Bfree>
 8009780:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009782:	2300      	movs	r3, #0
 8009784:	6013      	str	r3, [r2, #0]
 8009786:	2750      	movs	r7, #80	; 0x50
 8009788:	e713      	b.n	80095b2 <__gethex+0x12a>
 800978a:	bf00      	nop
 800978c:	0800eba8 	.word	0x0800eba8
 8009790:	0800eb2c 	.word	0x0800eb2c
 8009794:	0800eb3d 	.word	0x0800eb3d
 8009798:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1eb      	bne.n	8009776 <__gethex+0x2ee>
 800979e:	e7d8      	b.n	8009752 <__gethex+0x2ca>
 80097a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1d5      	bne.n	8009752 <__gethex+0x2ca>
 80097a6:	e7e6      	b.n	8009776 <__gethex+0x2ee>
 80097a8:	1e6f      	subs	r7, r5, #1
 80097aa:	f1ba 0f00 	cmp.w	sl, #0
 80097ae:	d131      	bne.n	8009814 <__gethex+0x38c>
 80097b0:	b127      	cbz	r7, 80097bc <__gethex+0x334>
 80097b2:	4639      	mov	r1, r7
 80097b4:	4620      	mov	r0, r4
 80097b6:	f000 fe27 	bl	800a408 <__any_on>
 80097ba:	4682      	mov	sl, r0
 80097bc:	117b      	asrs	r3, r7, #5
 80097be:	2101      	movs	r1, #1
 80097c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80097c4:	f007 071f 	and.w	r7, r7, #31
 80097c8:	fa01 f707 	lsl.w	r7, r1, r7
 80097cc:	421f      	tst	r7, r3
 80097ce:	4629      	mov	r1, r5
 80097d0:	4620      	mov	r0, r4
 80097d2:	bf18      	it	ne
 80097d4:	f04a 0a02 	orrne.w	sl, sl, #2
 80097d8:	1b76      	subs	r6, r6, r5
 80097da:	f7ff fded 	bl	80093b8 <rshift>
 80097de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80097e2:	2702      	movs	r7, #2
 80097e4:	f1ba 0f00 	cmp.w	sl, #0
 80097e8:	d048      	beq.n	800987c <__gethex+0x3f4>
 80097ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	d015      	beq.n	800981e <__gethex+0x396>
 80097f2:	2b03      	cmp	r3, #3
 80097f4:	d017      	beq.n	8009826 <__gethex+0x39e>
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d109      	bne.n	800980e <__gethex+0x386>
 80097fa:	f01a 0f02 	tst.w	sl, #2
 80097fe:	d006      	beq.n	800980e <__gethex+0x386>
 8009800:	f8d9 0000 	ldr.w	r0, [r9]
 8009804:	ea4a 0a00 	orr.w	sl, sl, r0
 8009808:	f01a 0f01 	tst.w	sl, #1
 800980c:	d10e      	bne.n	800982c <__gethex+0x3a4>
 800980e:	f047 0710 	orr.w	r7, r7, #16
 8009812:	e033      	b.n	800987c <__gethex+0x3f4>
 8009814:	f04f 0a01 	mov.w	sl, #1
 8009818:	e7d0      	b.n	80097bc <__gethex+0x334>
 800981a:	2701      	movs	r7, #1
 800981c:	e7e2      	b.n	80097e4 <__gethex+0x35c>
 800981e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009820:	f1c3 0301 	rsb	r3, r3, #1
 8009824:	9315      	str	r3, [sp, #84]	; 0x54
 8009826:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009828:	2b00      	cmp	r3, #0
 800982a:	d0f0      	beq.n	800980e <__gethex+0x386>
 800982c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009830:	f104 0314 	add.w	r3, r4, #20
 8009834:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009838:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800983c:	f04f 0c00 	mov.w	ip, #0
 8009840:	4618      	mov	r0, r3
 8009842:	f853 2b04 	ldr.w	r2, [r3], #4
 8009846:	f1b2 3fff 	cmp.w	r2, #4294967295
 800984a:	d01c      	beq.n	8009886 <__gethex+0x3fe>
 800984c:	3201      	adds	r2, #1
 800984e:	6002      	str	r2, [r0, #0]
 8009850:	2f02      	cmp	r7, #2
 8009852:	f104 0314 	add.w	r3, r4, #20
 8009856:	d13f      	bne.n	80098d8 <__gethex+0x450>
 8009858:	f8d8 2000 	ldr.w	r2, [r8]
 800985c:	3a01      	subs	r2, #1
 800985e:	42b2      	cmp	r2, r6
 8009860:	d10a      	bne.n	8009878 <__gethex+0x3f0>
 8009862:	1171      	asrs	r1, r6, #5
 8009864:	2201      	movs	r2, #1
 8009866:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800986a:	f006 061f 	and.w	r6, r6, #31
 800986e:	fa02 f606 	lsl.w	r6, r2, r6
 8009872:	421e      	tst	r6, r3
 8009874:	bf18      	it	ne
 8009876:	4617      	movne	r7, r2
 8009878:	f047 0720 	orr.w	r7, r7, #32
 800987c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800987e:	601c      	str	r4, [r3, #0]
 8009880:	9b04      	ldr	r3, [sp, #16]
 8009882:	601d      	str	r5, [r3, #0]
 8009884:	e695      	b.n	80095b2 <__gethex+0x12a>
 8009886:	4299      	cmp	r1, r3
 8009888:	f843 cc04 	str.w	ip, [r3, #-4]
 800988c:	d8d8      	bhi.n	8009840 <__gethex+0x3b8>
 800988e:	68a3      	ldr	r3, [r4, #8]
 8009890:	459b      	cmp	fp, r3
 8009892:	db19      	blt.n	80098c8 <__gethex+0x440>
 8009894:	6861      	ldr	r1, [r4, #4]
 8009896:	ee18 0a10 	vmov	r0, s16
 800989a:	3101      	adds	r1, #1
 800989c:	f000 f91a 	bl	8009ad4 <_Balloc>
 80098a0:	4681      	mov	r9, r0
 80098a2:	b918      	cbnz	r0, 80098ac <__gethex+0x424>
 80098a4:	4b1a      	ldr	r3, [pc, #104]	; (8009910 <__gethex+0x488>)
 80098a6:	4602      	mov	r2, r0
 80098a8:	2184      	movs	r1, #132	; 0x84
 80098aa:	e6a8      	b.n	80095fe <__gethex+0x176>
 80098ac:	6922      	ldr	r2, [r4, #16]
 80098ae:	3202      	adds	r2, #2
 80098b0:	f104 010c 	add.w	r1, r4, #12
 80098b4:	0092      	lsls	r2, r2, #2
 80098b6:	300c      	adds	r0, #12
 80098b8:	f7fd f99c 	bl	8006bf4 <memcpy>
 80098bc:	4621      	mov	r1, r4
 80098be:	ee18 0a10 	vmov	r0, s16
 80098c2:	f000 f947 	bl	8009b54 <_Bfree>
 80098c6:	464c      	mov	r4, r9
 80098c8:	6923      	ldr	r3, [r4, #16]
 80098ca:	1c5a      	adds	r2, r3, #1
 80098cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098d0:	6122      	str	r2, [r4, #16]
 80098d2:	2201      	movs	r2, #1
 80098d4:	615a      	str	r2, [r3, #20]
 80098d6:	e7bb      	b.n	8009850 <__gethex+0x3c8>
 80098d8:	6922      	ldr	r2, [r4, #16]
 80098da:	455a      	cmp	r2, fp
 80098dc:	dd0b      	ble.n	80098f6 <__gethex+0x46e>
 80098de:	2101      	movs	r1, #1
 80098e0:	4620      	mov	r0, r4
 80098e2:	f7ff fd69 	bl	80093b8 <rshift>
 80098e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80098ea:	3501      	adds	r5, #1
 80098ec:	42ab      	cmp	r3, r5
 80098ee:	f6ff aed0 	blt.w	8009692 <__gethex+0x20a>
 80098f2:	2701      	movs	r7, #1
 80098f4:	e7c0      	b.n	8009878 <__gethex+0x3f0>
 80098f6:	f016 061f 	ands.w	r6, r6, #31
 80098fa:	d0fa      	beq.n	80098f2 <__gethex+0x46a>
 80098fc:	449a      	add	sl, r3
 80098fe:	f1c6 0620 	rsb	r6, r6, #32
 8009902:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009906:	f000 f9db 	bl	8009cc0 <__hi0bits>
 800990a:	42b0      	cmp	r0, r6
 800990c:	dbe7      	blt.n	80098de <__gethex+0x456>
 800990e:	e7f0      	b.n	80098f2 <__gethex+0x46a>
 8009910:	0800eb2c 	.word	0x0800eb2c

08009914 <L_shift>:
 8009914:	f1c2 0208 	rsb	r2, r2, #8
 8009918:	0092      	lsls	r2, r2, #2
 800991a:	b570      	push	{r4, r5, r6, lr}
 800991c:	f1c2 0620 	rsb	r6, r2, #32
 8009920:	6843      	ldr	r3, [r0, #4]
 8009922:	6804      	ldr	r4, [r0, #0]
 8009924:	fa03 f506 	lsl.w	r5, r3, r6
 8009928:	432c      	orrs	r4, r5
 800992a:	40d3      	lsrs	r3, r2
 800992c:	6004      	str	r4, [r0, #0]
 800992e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009932:	4288      	cmp	r0, r1
 8009934:	d3f4      	bcc.n	8009920 <L_shift+0xc>
 8009936:	bd70      	pop	{r4, r5, r6, pc}

08009938 <__match>:
 8009938:	b530      	push	{r4, r5, lr}
 800993a:	6803      	ldr	r3, [r0, #0]
 800993c:	3301      	adds	r3, #1
 800993e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009942:	b914      	cbnz	r4, 800994a <__match+0x12>
 8009944:	6003      	str	r3, [r0, #0]
 8009946:	2001      	movs	r0, #1
 8009948:	bd30      	pop	{r4, r5, pc}
 800994a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800994e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009952:	2d19      	cmp	r5, #25
 8009954:	bf98      	it	ls
 8009956:	3220      	addls	r2, #32
 8009958:	42a2      	cmp	r2, r4
 800995a:	d0f0      	beq.n	800993e <__match+0x6>
 800995c:	2000      	movs	r0, #0
 800995e:	e7f3      	b.n	8009948 <__match+0x10>

08009960 <__hexnan>:
 8009960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009964:	680b      	ldr	r3, [r1, #0]
 8009966:	6801      	ldr	r1, [r0, #0]
 8009968:	115e      	asrs	r6, r3, #5
 800996a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800996e:	f013 031f 	ands.w	r3, r3, #31
 8009972:	b087      	sub	sp, #28
 8009974:	bf18      	it	ne
 8009976:	3604      	addne	r6, #4
 8009978:	2500      	movs	r5, #0
 800997a:	1f37      	subs	r7, r6, #4
 800997c:	4682      	mov	sl, r0
 800997e:	4690      	mov	r8, r2
 8009980:	9301      	str	r3, [sp, #4]
 8009982:	f846 5c04 	str.w	r5, [r6, #-4]
 8009986:	46b9      	mov	r9, r7
 8009988:	463c      	mov	r4, r7
 800998a:	9502      	str	r5, [sp, #8]
 800998c:	46ab      	mov	fp, r5
 800998e:	784a      	ldrb	r2, [r1, #1]
 8009990:	1c4b      	adds	r3, r1, #1
 8009992:	9303      	str	r3, [sp, #12]
 8009994:	b342      	cbz	r2, 80099e8 <__hexnan+0x88>
 8009996:	4610      	mov	r0, r2
 8009998:	9105      	str	r1, [sp, #20]
 800999a:	9204      	str	r2, [sp, #16]
 800999c:	f7ff fd5e 	bl	800945c <__hexdig_fun>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	d14f      	bne.n	8009a44 <__hexnan+0xe4>
 80099a4:	9a04      	ldr	r2, [sp, #16]
 80099a6:	9905      	ldr	r1, [sp, #20]
 80099a8:	2a20      	cmp	r2, #32
 80099aa:	d818      	bhi.n	80099de <__hexnan+0x7e>
 80099ac:	9b02      	ldr	r3, [sp, #8]
 80099ae:	459b      	cmp	fp, r3
 80099b0:	dd13      	ble.n	80099da <__hexnan+0x7a>
 80099b2:	454c      	cmp	r4, r9
 80099b4:	d206      	bcs.n	80099c4 <__hexnan+0x64>
 80099b6:	2d07      	cmp	r5, #7
 80099b8:	dc04      	bgt.n	80099c4 <__hexnan+0x64>
 80099ba:	462a      	mov	r2, r5
 80099bc:	4649      	mov	r1, r9
 80099be:	4620      	mov	r0, r4
 80099c0:	f7ff ffa8 	bl	8009914 <L_shift>
 80099c4:	4544      	cmp	r4, r8
 80099c6:	d950      	bls.n	8009a6a <__hexnan+0x10a>
 80099c8:	2300      	movs	r3, #0
 80099ca:	f1a4 0904 	sub.w	r9, r4, #4
 80099ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80099d2:	f8cd b008 	str.w	fp, [sp, #8]
 80099d6:	464c      	mov	r4, r9
 80099d8:	461d      	mov	r5, r3
 80099da:	9903      	ldr	r1, [sp, #12]
 80099dc:	e7d7      	b.n	800998e <__hexnan+0x2e>
 80099de:	2a29      	cmp	r2, #41	; 0x29
 80099e0:	d156      	bne.n	8009a90 <__hexnan+0x130>
 80099e2:	3102      	adds	r1, #2
 80099e4:	f8ca 1000 	str.w	r1, [sl]
 80099e8:	f1bb 0f00 	cmp.w	fp, #0
 80099ec:	d050      	beq.n	8009a90 <__hexnan+0x130>
 80099ee:	454c      	cmp	r4, r9
 80099f0:	d206      	bcs.n	8009a00 <__hexnan+0xa0>
 80099f2:	2d07      	cmp	r5, #7
 80099f4:	dc04      	bgt.n	8009a00 <__hexnan+0xa0>
 80099f6:	462a      	mov	r2, r5
 80099f8:	4649      	mov	r1, r9
 80099fa:	4620      	mov	r0, r4
 80099fc:	f7ff ff8a 	bl	8009914 <L_shift>
 8009a00:	4544      	cmp	r4, r8
 8009a02:	d934      	bls.n	8009a6e <__hexnan+0x10e>
 8009a04:	f1a8 0204 	sub.w	r2, r8, #4
 8009a08:	4623      	mov	r3, r4
 8009a0a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a0e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a12:	429f      	cmp	r7, r3
 8009a14:	d2f9      	bcs.n	8009a0a <__hexnan+0xaa>
 8009a16:	1b3b      	subs	r3, r7, r4
 8009a18:	f023 0303 	bic.w	r3, r3, #3
 8009a1c:	3304      	adds	r3, #4
 8009a1e:	3401      	adds	r4, #1
 8009a20:	3e03      	subs	r6, #3
 8009a22:	42b4      	cmp	r4, r6
 8009a24:	bf88      	it	hi
 8009a26:	2304      	movhi	r3, #4
 8009a28:	4443      	add	r3, r8
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f843 2b04 	str.w	r2, [r3], #4
 8009a30:	429f      	cmp	r7, r3
 8009a32:	d2fb      	bcs.n	8009a2c <__hexnan+0xcc>
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	b91b      	cbnz	r3, 8009a40 <__hexnan+0xe0>
 8009a38:	4547      	cmp	r7, r8
 8009a3a:	d127      	bne.n	8009a8c <__hexnan+0x12c>
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	603b      	str	r3, [r7, #0]
 8009a40:	2005      	movs	r0, #5
 8009a42:	e026      	b.n	8009a92 <__hexnan+0x132>
 8009a44:	3501      	adds	r5, #1
 8009a46:	2d08      	cmp	r5, #8
 8009a48:	f10b 0b01 	add.w	fp, fp, #1
 8009a4c:	dd06      	ble.n	8009a5c <__hexnan+0xfc>
 8009a4e:	4544      	cmp	r4, r8
 8009a50:	d9c3      	bls.n	80099da <__hexnan+0x7a>
 8009a52:	2300      	movs	r3, #0
 8009a54:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a58:	2501      	movs	r5, #1
 8009a5a:	3c04      	subs	r4, #4
 8009a5c:	6822      	ldr	r2, [r4, #0]
 8009a5e:	f000 000f 	and.w	r0, r0, #15
 8009a62:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009a66:	6022      	str	r2, [r4, #0]
 8009a68:	e7b7      	b.n	80099da <__hexnan+0x7a>
 8009a6a:	2508      	movs	r5, #8
 8009a6c:	e7b5      	b.n	80099da <__hexnan+0x7a>
 8009a6e:	9b01      	ldr	r3, [sp, #4]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d0df      	beq.n	8009a34 <__hexnan+0xd4>
 8009a74:	f04f 32ff 	mov.w	r2, #4294967295
 8009a78:	f1c3 0320 	rsb	r3, r3, #32
 8009a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8009a80:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009a84:	401a      	ands	r2, r3
 8009a86:	f846 2c04 	str.w	r2, [r6, #-4]
 8009a8a:	e7d3      	b.n	8009a34 <__hexnan+0xd4>
 8009a8c:	3f04      	subs	r7, #4
 8009a8e:	e7d1      	b.n	8009a34 <__hexnan+0xd4>
 8009a90:	2004      	movs	r0, #4
 8009a92:	b007      	add	sp, #28
 8009a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009a98 <_localeconv_r>:
 8009a98:	4800      	ldr	r0, [pc, #0]	; (8009a9c <_localeconv_r+0x4>)
 8009a9a:	4770      	bx	lr
 8009a9c:	20000174 	.word	0x20000174

08009aa0 <malloc>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	; (8009aac <malloc+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f000 bd2f 	b.w	800a508 <_malloc_r>
 8009aaa:	bf00      	nop
 8009aac:	2000001c 	.word	0x2000001c

08009ab0 <__ascii_mbtowc>:
 8009ab0:	b082      	sub	sp, #8
 8009ab2:	b901      	cbnz	r1, 8009ab6 <__ascii_mbtowc+0x6>
 8009ab4:	a901      	add	r1, sp, #4
 8009ab6:	b142      	cbz	r2, 8009aca <__ascii_mbtowc+0x1a>
 8009ab8:	b14b      	cbz	r3, 8009ace <__ascii_mbtowc+0x1e>
 8009aba:	7813      	ldrb	r3, [r2, #0]
 8009abc:	600b      	str	r3, [r1, #0]
 8009abe:	7812      	ldrb	r2, [r2, #0]
 8009ac0:	1e10      	subs	r0, r2, #0
 8009ac2:	bf18      	it	ne
 8009ac4:	2001      	movne	r0, #1
 8009ac6:	b002      	add	sp, #8
 8009ac8:	4770      	bx	lr
 8009aca:	4610      	mov	r0, r2
 8009acc:	e7fb      	b.n	8009ac6 <__ascii_mbtowc+0x16>
 8009ace:	f06f 0001 	mvn.w	r0, #1
 8009ad2:	e7f8      	b.n	8009ac6 <__ascii_mbtowc+0x16>

08009ad4 <_Balloc>:
 8009ad4:	b570      	push	{r4, r5, r6, lr}
 8009ad6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009ad8:	4604      	mov	r4, r0
 8009ada:	460d      	mov	r5, r1
 8009adc:	b976      	cbnz	r6, 8009afc <_Balloc+0x28>
 8009ade:	2010      	movs	r0, #16
 8009ae0:	f7ff ffde 	bl	8009aa0 <malloc>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	6260      	str	r0, [r4, #36]	; 0x24
 8009ae8:	b920      	cbnz	r0, 8009af4 <_Balloc+0x20>
 8009aea:	4b18      	ldr	r3, [pc, #96]	; (8009b4c <_Balloc+0x78>)
 8009aec:	4818      	ldr	r0, [pc, #96]	; (8009b50 <_Balloc+0x7c>)
 8009aee:	2166      	movs	r1, #102	; 0x66
 8009af0:	f000 fefa 	bl	800a8e8 <__assert_func>
 8009af4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009af8:	6006      	str	r6, [r0, #0]
 8009afa:	60c6      	str	r6, [r0, #12]
 8009afc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009afe:	68f3      	ldr	r3, [r6, #12]
 8009b00:	b183      	cbz	r3, 8009b24 <_Balloc+0x50>
 8009b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b04:	68db      	ldr	r3, [r3, #12]
 8009b06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b0a:	b9b8      	cbnz	r0, 8009b3c <_Balloc+0x68>
 8009b0c:	2101      	movs	r1, #1
 8009b0e:	fa01 f605 	lsl.w	r6, r1, r5
 8009b12:	1d72      	adds	r2, r6, #5
 8009b14:	0092      	lsls	r2, r2, #2
 8009b16:	4620      	mov	r0, r4
 8009b18:	f000 fc97 	bl	800a44a <_calloc_r>
 8009b1c:	b160      	cbz	r0, 8009b38 <_Balloc+0x64>
 8009b1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b22:	e00e      	b.n	8009b42 <_Balloc+0x6e>
 8009b24:	2221      	movs	r2, #33	; 0x21
 8009b26:	2104      	movs	r1, #4
 8009b28:	4620      	mov	r0, r4
 8009b2a:	f000 fc8e 	bl	800a44a <_calloc_r>
 8009b2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b30:	60f0      	str	r0, [r6, #12]
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d1e4      	bne.n	8009b02 <_Balloc+0x2e>
 8009b38:	2000      	movs	r0, #0
 8009b3a:	bd70      	pop	{r4, r5, r6, pc}
 8009b3c:	6802      	ldr	r2, [r0, #0]
 8009b3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b42:	2300      	movs	r3, #0
 8009b44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b48:	e7f7      	b.n	8009b3a <_Balloc+0x66>
 8009b4a:	bf00      	nop
 8009b4c:	0800eab6 	.word	0x0800eab6
 8009b50:	0800ebbc 	.word	0x0800ebbc

08009b54 <_Bfree>:
 8009b54:	b570      	push	{r4, r5, r6, lr}
 8009b56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b58:	4605      	mov	r5, r0
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	b976      	cbnz	r6, 8009b7c <_Bfree+0x28>
 8009b5e:	2010      	movs	r0, #16
 8009b60:	f7ff ff9e 	bl	8009aa0 <malloc>
 8009b64:	4602      	mov	r2, r0
 8009b66:	6268      	str	r0, [r5, #36]	; 0x24
 8009b68:	b920      	cbnz	r0, 8009b74 <_Bfree+0x20>
 8009b6a:	4b09      	ldr	r3, [pc, #36]	; (8009b90 <_Bfree+0x3c>)
 8009b6c:	4809      	ldr	r0, [pc, #36]	; (8009b94 <_Bfree+0x40>)
 8009b6e:	218a      	movs	r1, #138	; 0x8a
 8009b70:	f000 feba 	bl	800a8e8 <__assert_func>
 8009b74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b78:	6006      	str	r6, [r0, #0]
 8009b7a:	60c6      	str	r6, [r0, #12]
 8009b7c:	b13c      	cbz	r4, 8009b8e <_Bfree+0x3a>
 8009b7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009b80:	6862      	ldr	r2, [r4, #4]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009b88:	6021      	str	r1, [r4, #0]
 8009b8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009b8e:	bd70      	pop	{r4, r5, r6, pc}
 8009b90:	0800eab6 	.word	0x0800eab6
 8009b94:	0800ebbc 	.word	0x0800ebbc

08009b98 <__multadd>:
 8009b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b9c:	690e      	ldr	r6, [r1, #16]
 8009b9e:	4607      	mov	r7, r0
 8009ba0:	4698      	mov	r8, r3
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	f101 0014 	add.w	r0, r1, #20
 8009ba8:	2300      	movs	r3, #0
 8009baa:	6805      	ldr	r5, [r0, #0]
 8009bac:	b2a9      	uxth	r1, r5
 8009bae:	fb02 8101 	mla	r1, r2, r1, r8
 8009bb2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009bb6:	0c2d      	lsrs	r5, r5, #16
 8009bb8:	fb02 c505 	mla	r5, r2, r5, ip
 8009bbc:	b289      	uxth	r1, r1
 8009bbe:	3301      	adds	r3, #1
 8009bc0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009bc4:	429e      	cmp	r6, r3
 8009bc6:	f840 1b04 	str.w	r1, [r0], #4
 8009bca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009bce:	dcec      	bgt.n	8009baa <__multadd+0x12>
 8009bd0:	f1b8 0f00 	cmp.w	r8, #0
 8009bd4:	d022      	beq.n	8009c1c <__multadd+0x84>
 8009bd6:	68a3      	ldr	r3, [r4, #8]
 8009bd8:	42b3      	cmp	r3, r6
 8009bda:	dc19      	bgt.n	8009c10 <__multadd+0x78>
 8009bdc:	6861      	ldr	r1, [r4, #4]
 8009bde:	4638      	mov	r0, r7
 8009be0:	3101      	adds	r1, #1
 8009be2:	f7ff ff77 	bl	8009ad4 <_Balloc>
 8009be6:	4605      	mov	r5, r0
 8009be8:	b928      	cbnz	r0, 8009bf6 <__multadd+0x5e>
 8009bea:	4602      	mov	r2, r0
 8009bec:	4b0d      	ldr	r3, [pc, #52]	; (8009c24 <__multadd+0x8c>)
 8009bee:	480e      	ldr	r0, [pc, #56]	; (8009c28 <__multadd+0x90>)
 8009bf0:	21b5      	movs	r1, #181	; 0xb5
 8009bf2:	f000 fe79 	bl	800a8e8 <__assert_func>
 8009bf6:	6922      	ldr	r2, [r4, #16]
 8009bf8:	3202      	adds	r2, #2
 8009bfa:	f104 010c 	add.w	r1, r4, #12
 8009bfe:	0092      	lsls	r2, r2, #2
 8009c00:	300c      	adds	r0, #12
 8009c02:	f7fc fff7 	bl	8006bf4 <memcpy>
 8009c06:	4621      	mov	r1, r4
 8009c08:	4638      	mov	r0, r7
 8009c0a:	f7ff ffa3 	bl	8009b54 <_Bfree>
 8009c0e:	462c      	mov	r4, r5
 8009c10:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009c14:	3601      	adds	r6, #1
 8009c16:	f8c3 8014 	str.w	r8, [r3, #20]
 8009c1a:	6126      	str	r6, [r4, #16]
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c22:	bf00      	nop
 8009c24:	0800eb2c 	.word	0x0800eb2c
 8009c28:	0800ebbc 	.word	0x0800ebbc

08009c2c <__s2b>:
 8009c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c30:	460c      	mov	r4, r1
 8009c32:	4615      	mov	r5, r2
 8009c34:	461f      	mov	r7, r3
 8009c36:	2209      	movs	r2, #9
 8009c38:	3308      	adds	r3, #8
 8009c3a:	4606      	mov	r6, r0
 8009c3c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c40:	2100      	movs	r1, #0
 8009c42:	2201      	movs	r2, #1
 8009c44:	429a      	cmp	r2, r3
 8009c46:	db09      	blt.n	8009c5c <__s2b+0x30>
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7ff ff43 	bl	8009ad4 <_Balloc>
 8009c4e:	b940      	cbnz	r0, 8009c62 <__s2b+0x36>
 8009c50:	4602      	mov	r2, r0
 8009c52:	4b19      	ldr	r3, [pc, #100]	; (8009cb8 <__s2b+0x8c>)
 8009c54:	4819      	ldr	r0, [pc, #100]	; (8009cbc <__s2b+0x90>)
 8009c56:	21ce      	movs	r1, #206	; 0xce
 8009c58:	f000 fe46 	bl	800a8e8 <__assert_func>
 8009c5c:	0052      	lsls	r2, r2, #1
 8009c5e:	3101      	adds	r1, #1
 8009c60:	e7f0      	b.n	8009c44 <__s2b+0x18>
 8009c62:	9b08      	ldr	r3, [sp, #32]
 8009c64:	6143      	str	r3, [r0, #20]
 8009c66:	2d09      	cmp	r5, #9
 8009c68:	f04f 0301 	mov.w	r3, #1
 8009c6c:	6103      	str	r3, [r0, #16]
 8009c6e:	dd16      	ble.n	8009c9e <__s2b+0x72>
 8009c70:	f104 0909 	add.w	r9, r4, #9
 8009c74:	46c8      	mov	r8, r9
 8009c76:	442c      	add	r4, r5
 8009c78:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009c7c:	4601      	mov	r1, r0
 8009c7e:	3b30      	subs	r3, #48	; 0x30
 8009c80:	220a      	movs	r2, #10
 8009c82:	4630      	mov	r0, r6
 8009c84:	f7ff ff88 	bl	8009b98 <__multadd>
 8009c88:	45a0      	cmp	r8, r4
 8009c8a:	d1f5      	bne.n	8009c78 <__s2b+0x4c>
 8009c8c:	f1a5 0408 	sub.w	r4, r5, #8
 8009c90:	444c      	add	r4, r9
 8009c92:	1b2d      	subs	r5, r5, r4
 8009c94:	1963      	adds	r3, r4, r5
 8009c96:	42bb      	cmp	r3, r7
 8009c98:	db04      	blt.n	8009ca4 <__s2b+0x78>
 8009c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c9e:	340a      	adds	r4, #10
 8009ca0:	2509      	movs	r5, #9
 8009ca2:	e7f6      	b.n	8009c92 <__s2b+0x66>
 8009ca4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ca8:	4601      	mov	r1, r0
 8009caa:	3b30      	subs	r3, #48	; 0x30
 8009cac:	220a      	movs	r2, #10
 8009cae:	4630      	mov	r0, r6
 8009cb0:	f7ff ff72 	bl	8009b98 <__multadd>
 8009cb4:	e7ee      	b.n	8009c94 <__s2b+0x68>
 8009cb6:	bf00      	nop
 8009cb8:	0800eb2c 	.word	0x0800eb2c
 8009cbc:	0800ebbc 	.word	0x0800ebbc

08009cc0 <__hi0bits>:
 8009cc0:	0c03      	lsrs	r3, r0, #16
 8009cc2:	041b      	lsls	r3, r3, #16
 8009cc4:	b9d3      	cbnz	r3, 8009cfc <__hi0bits+0x3c>
 8009cc6:	0400      	lsls	r0, r0, #16
 8009cc8:	2310      	movs	r3, #16
 8009cca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009cce:	bf04      	itt	eq
 8009cd0:	0200      	lsleq	r0, r0, #8
 8009cd2:	3308      	addeq	r3, #8
 8009cd4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009cd8:	bf04      	itt	eq
 8009cda:	0100      	lsleq	r0, r0, #4
 8009cdc:	3304      	addeq	r3, #4
 8009cde:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009ce2:	bf04      	itt	eq
 8009ce4:	0080      	lsleq	r0, r0, #2
 8009ce6:	3302      	addeq	r3, #2
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	db05      	blt.n	8009cf8 <__hi0bits+0x38>
 8009cec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009cf0:	f103 0301 	add.w	r3, r3, #1
 8009cf4:	bf08      	it	eq
 8009cf6:	2320      	moveq	r3, #32
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	4770      	bx	lr
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	e7e4      	b.n	8009cca <__hi0bits+0xa>

08009d00 <__lo0bits>:
 8009d00:	6803      	ldr	r3, [r0, #0]
 8009d02:	f013 0207 	ands.w	r2, r3, #7
 8009d06:	4601      	mov	r1, r0
 8009d08:	d00b      	beq.n	8009d22 <__lo0bits+0x22>
 8009d0a:	07da      	lsls	r2, r3, #31
 8009d0c:	d424      	bmi.n	8009d58 <__lo0bits+0x58>
 8009d0e:	0798      	lsls	r0, r3, #30
 8009d10:	bf49      	itett	mi
 8009d12:	085b      	lsrmi	r3, r3, #1
 8009d14:	089b      	lsrpl	r3, r3, #2
 8009d16:	2001      	movmi	r0, #1
 8009d18:	600b      	strmi	r3, [r1, #0]
 8009d1a:	bf5c      	itt	pl
 8009d1c:	600b      	strpl	r3, [r1, #0]
 8009d1e:	2002      	movpl	r0, #2
 8009d20:	4770      	bx	lr
 8009d22:	b298      	uxth	r0, r3
 8009d24:	b9b0      	cbnz	r0, 8009d54 <__lo0bits+0x54>
 8009d26:	0c1b      	lsrs	r3, r3, #16
 8009d28:	2010      	movs	r0, #16
 8009d2a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009d2e:	bf04      	itt	eq
 8009d30:	0a1b      	lsreq	r3, r3, #8
 8009d32:	3008      	addeq	r0, #8
 8009d34:	071a      	lsls	r2, r3, #28
 8009d36:	bf04      	itt	eq
 8009d38:	091b      	lsreq	r3, r3, #4
 8009d3a:	3004      	addeq	r0, #4
 8009d3c:	079a      	lsls	r2, r3, #30
 8009d3e:	bf04      	itt	eq
 8009d40:	089b      	lsreq	r3, r3, #2
 8009d42:	3002      	addeq	r0, #2
 8009d44:	07da      	lsls	r2, r3, #31
 8009d46:	d403      	bmi.n	8009d50 <__lo0bits+0x50>
 8009d48:	085b      	lsrs	r3, r3, #1
 8009d4a:	f100 0001 	add.w	r0, r0, #1
 8009d4e:	d005      	beq.n	8009d5c <__lo0bits+0x5c>
 8009d50:	600b      	str	r3, [r1, #0]
 8009d52:	4770      	bx	lr
 8009d54:	4610      	mov	r0, r2
 8009d56:	e7e8      	b.n	8009d2a <__lo0bits+0x2a>
 8009d58:	2000      	movs	r0, #0
 8009d5a:	4770      	bx	lr
 8009d5c:	2020      	movs	r0, #32
 8009d5e:	4770      	bx	lr

08009d60 <__i2b>:
 8009d60:	b510      	push	{r4, lr}
 8009d62:	460c      	mov	r4, r1
 8009d64:	2101      	movs	r1, #1
 8009d66:	f7ff feb5 	bl	8009ad4 <_Balloc>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	b928      	cbnz	r0, 8009d7a <__i2b+0x1a>
 8009d6e:	4b05      	ldr	r3, [pc, #20]	; (8009d84 <__i2b+0x24>)
 8009d70:	4805      	ldr	r0, [pc, #20]	; (8009d88 <__i2b+0x28>)
 8009d72:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009d76:	f000 fdb7 	bl	800a8e8 <__assert_func>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	6144      	str	r4, [r0, #20]
 8009d7e:	6103      	str	r3, [r0, #16]
 8009d80:	bd10      	pop	{r4, pc}
 8009d82:	bf00      	nop
 8009d84:	0800eb2c 	.word	0x0800eb2c
 8009d88:	0800ebbc 	.word	0x0800ebbc

08009d8c <__multiply>:
 8009d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d90:	4614      	mov	r4, r2
 8009d92:	690a      	ldr	r2, [r1, #16]
 8009d94:	6923      	ldr	r3, [r4, #16]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	bfb8      	it	lt
 8009d9a:	460b      	movlt	r3, r1
 8009d9c:	460d      	mov	r5, r1
 8009d9e:	bfbc      	itt	lt
 8009da0:	4625      	movlt	r5, r4
 8009da2:	461c      	movlt	r4, r3
 8009da4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009da8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009dac:	68ab      	ldr	r3, [r5, #8]
 8009dae:	6869      	ldr	r1, [r5, #4]
 8009db0:	eb0a 0709 	add.w	r7, sl, r9
 8009db4:	42bb      	cmp	r3, r7
 8009db6:	b085      	sub	sp, #20
 8009db8:	bfb8      	it	lt
 8009dba:	3101      	addlt	r1, #1
 8009dbc:	f7ff fe8a 	bl	8009ad4 <_Balloc>
 8009dc0:	b930      	cbnz	r0, 8009dd0 <__multiply+0x44>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	4b42      	ldr	r3, [pc, #264]	; (8009ed0 <__multiply+0x144>)
 8009dc6:	4843      	ldr	r0, [pc, #268]	; (8009ed4 <__multiply+0x148>)
 8009dc8:	f240 115d 	movw	r1, #349	; 0x15d
 8009dcc:	f000 fd8c 	bl	800a8e8 <__assert_func>
 8009dd0:	f100 0614 	add.w	r6, r0, #20
 8009dd4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009dd8:	4633      	mov	r3, r6
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4543      	cmp	r3, r8
 8009dde:	d31e      	bcc.n	8009e1e <__multiply+0x92>
 8009de0:	f105 0c14 	add.w	ip, r5, #20
 8009de4:	f104 0314 	add.w	r3, r4, #20
 8009de8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009dec:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009df0:	9202      	str	r2, [sp, #8]
 8009df2:	ebac 0205 	sub.w	r2, ip, r5
 8009df6:	3a15      	subs	r2, #21
 8009df8:	f022 0203 	bic.w	r2, r2, #3
 8009dfc:	3204      	adds	r2, #4
 8009dfe:	f105 0115 	add.w	r1, r5, #21
 8009e02:	458c      	cmp	ip, r1
 8009e04:	bf38      	it	cc
 8009e06:	2204      	movcc	r2, #4
 8009e08:	9201      	str	r2, [sp, #4]
 8009e0a:	9a02      	ldr	r2, [sp, #8]
 8009e0c:	9303      	str	r3, [sp, #12]
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d808      	bhi.n	8009e24 <__multiply+0x98>
 8009e12:	2f00      	cmp	r7, #0
 8009e14:	dc55      	bgt.n	8009ec2 <__multiply+0x136>
 8009e16:	6107      	str	r7, [r0, #16]
 8009e18:	b005      	add	sp, #20
 8009e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e1e:	f843 2b04 	str.w	r2, [r3], #4
 8009e22:	e7db      	b.n	8009ddc <__multiply+0x50>
 8009e24:	f8b3 a000 	ldrh.w	sl, [r3]
 8009e28:	f1ba 0f00 	cmp.w	sl, #0
 8009e2c:	d020      	beq.n	8009e70 <__multiply+0xe4>
 8009e2e:	f105 0e14 	add.w	lr, r5, #20
 8009e32:	46b1      	mov	r9, r6
 8009e34:	2200      	movs	r2, #0
 8009e36:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009e3a:	f8d9 b000 	ldr.w	fp, [r9]
 8009e3e:	b2a1      	uxth	r1, r4
 8009e40:	fa1f fb8b 	uxth.w	fp, fp
 8009e44:	fb0a b101 	mla	r1, sl, r1, fp
 8009e48:	4411      	add	r1, r2
 8009e4a:	f8d9 2000 	ldr.w	r2, [r9]
 8009e4e:	0c24      	lsrs	r4, r4, #16
 8009e50:	0c12      	lsrs	r2, r2, #16
 8009e52:	fb0a 2404 	mla	r4, sl, r4, r2
 8009e56:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009e5a:	b289      	uxth	r1, r1
 8009e5c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009e60:	45f4      	cmp	ip, lr
 8009e62:	f849 1b04 	str.w	r1, [r9], #4
 8009e66:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009e6a:	d8e4      	bhi.n	8009e36 <__multiply+0xaa>
 8009e6c:	9901      	ldr	r1, [sp, #4]
 8009e6e:	5072      	str	r2, [r6, r1]
 8009e70:	9a03      	ldr	r2, [sp, #12]
 8009e72:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009e76:	3304      	adds	r3, #4
 8009e78:	f1b9 0f00 	cmp.w	r9, #0
 8009e7c:	d01f      	beq.n	8009ebe <__multiply+0x132>
 8009e7e:	6834      	ldr	r4, [r6, #0]
 8009e80:	f105 0114 	add.w	r1, r5, #20
 8009e84:	46b6      	mov	lr, r6
 8009e86:	f04f 0a00 	mov.w	sl, #0
 8009e8a:	880a      	ldrh	r2, [r1, #0]
 8009e8c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009e90:	fb09 b202 	mla	r2, r9, r2, fp
 8009e94:	4492      	add	sl, r2
 8009e96:	b2a4      	uxth	r4, r4
 8009e98:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009e9c:	f84e 4b04 	str.w	r4, [lr], #4
 8009ea0:	f851 4b04 	ldr.w	r4, [r1], #4
 8009ea4:	f8be 2000 	ldrh.w	r2, [lr]
 8009ea8:	0c24      	lsrs	r4, r4, #16
 8009eaa:	fb09 2404 	mla	r4, r9, r4, r2
 8009eae:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009eb2:	458c      	cmp	ip, r1
 8009eb4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009eb8:	d8e7      	bhi.n	8009e8a <__multiply+0xfe>
 8009eba:	9a01      	ldr	r2, [sp, #4]
 8009ebc:	50b4      	str	r4, [r6, r2]
 8009ebe:	3604      	adds	r6, #4
 8009ec0:	e7a3      	b.n	8009e0a <__multiply+0x7e>
 8009ec2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1a5      	bne.n	8009e16 <__multiply+0x8a>
 8009eca:	3f01      	subs	r7, #1
 8009ecc:	e7a1      	b.n	8009e12 <__multiply+0x86>
 8009ece:	bf00      	nop
 8009ed0:	0800eb2c 	.word	0x0800eb2c
 8009ed4:	0800ebbc 	.word	0x0800ebbc

08009ed8 <__pow5mult>:
 8009ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009edc:	4615      	mov	r5, r2
 8009ede:	f012 0203 	ands.w	r2, r2, #3
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	460f      	mov	r7, r1
 8009ee6:	d007      	beq.n	8009ef8 <__pow5mult+0x20>
 8009ee8:	4c25      	ldr	r4, [pc, #148]	; (8009f80 <__pow5mult+0xa8>)
 8009eea:	3a01      	subs	r2, #1
 8009eec:	2300      	movs	r3, #0
 8009eee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ef2:	f7ff fe51 	bl	8009b98 <__multadd>
 8009ef6:	4607      	mov	r7, r0
 8009ef8:	10ad      	asrs	r5, r5, #2
 8009efa:	d03d      	beq.n	8009f78 <__pow5mult+0xa0>
 8009efc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009efe:	b97c      	cbnz	r4, 8009f20 <__pow5mult+0x48>
 8009f00:	2010      	movs	r0, #16
 8009f02:	f7ff fdcd 	bl	8009aa0 <malloc>
 8009f06:	4602      	mov	r2, r0
 8009f08:	6270      	str	r0, [r6, #36]	; 0x24
 8009f0a:	b928      	cbnz	r0, 8009f18 <__pow5mult+0x40>
 8009f0c:	4b1d      	ldr	r3, [pc, #116]	; (8009f84 <__pow5mult+0xac>)
 8009f0e:	481e      	ldr	r0, [pc, #120]	; (8009f88 <__pow5mult+0xb0>)
 8009f10:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009f14:	f000 fce8 	bl	800a8e8 <__assert_func>
 8009f18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f1c:	6004      	str	r4, [r0, #0]
 8009f1e:	60c4      	str	r4, [r0, #12]
 8009f20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009f24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f28:	b94c      	cbnz	r4, 8009f3e <__pow5mult+0x66>
 8009f2a:	f240 2171 	movw	r1, #625	; 0x271
 8009f2e:	4630      	mov	r0, r6
 8009f30:	f7ff ff16 	bl	8009d60 <__i2b>
 8009f34:	2300      	movs	r3, #0
 8009f36:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	6003      	str	r3, [r0, #0]
 8009f3e:	f04f 0900 	mov.w	r9, #0
 8009f42:	07eb      	lsls	r3, r5, #31
 8009f44:	d50a      	bpl.n	8009f5c <__pow5mult+0x84>
 8009f46:	4639      	mov	r1, r7
 8009f48:	4622      	mov	r2, r4
 8009f4a:	4630      	mov	r0, r6
 8009f4c:	f7ff ff1e 	bl	8009d8c <__multiply>
 8009f50:	4639      	mov	r1, r7
 8009f52:	4680      	mov	r8, r0
 8009f54:	4630      	mov	r0, r6
 8009f56:	f7ff fdfd 	bl	8009b54 <_Bfree>
 8009f5a:	4647      	mov	r7, r8
 8009f5c:	106d      	asrs	r5, r5, #1
 8009f5e:	d00b      	beq.n	8009f78 <__pow5mult+0xa0>
 8009f60:	6820      	ldr	r0, [r4, #0]
 8009f62:	b938      	cbnz	r0, 8009f74 <__pow5mult+0x9c>
 8009f64:	4622      	mov	r2, r4
 8009f66:	4621      	mov	r1, r4
 8009f68:	4630      	mov	r0, r6
 8009f6a:	f7ff ff0f 	bl	8009d8c <__multiply>
 8009f6e:	6020      	str	r0, [r4, #0]
 8009f70:	f8c0 9000 	str.w	r9, [r0]
 8009f74:	4604      	mov	r4, r0
 8009f76:	e7e4      	b.n	8009f42 <__pow5mult+0x6a>
 8009f78:	4638      	mov	r0, r7
 8009f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f7e:	bf00      	nop
 8009f80:	0800ed10 	.word	0x0800ed10
 8009f84:	0800eab6 	.word	0x0800eab6
 8009f88:	0800ebbc 	.word	0x0800ebbc

08009f8c <__lshift>:
 8009f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f90:	460c      	mov	r4, r1
 8009f92:	6849      	ldr	r1, [r1, #4]
 8009f94:	6923      	ldr	r3, [r4, #16]
 8009f96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f9a:	68a3      	ldr	r3, [r4, #8]
 8009f9c:	4607      	mov	r7, r0
 8009f9e:	4691      	mov	r9, r2
 8009fa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009fa4:	f108 0601 	add.w	r6, r8, #1
 8009fa8:	42b3      	cmp	r3, r6
 8009faa:	db0b      	blt.n	8009fc4 <__lshift+0x38>
 8009fac:	4638      	mov	r0, r7
 8009fae:	f7ff fd91 	bl	8009ad4 <_Balloc>
 8009fb2:	4605      	mov	r5, r0
 8009fb4:	b948      	cbnz	r0, 8009fca <__lshift+0x3e>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	4b28      	ldr	r3, [pc, #160]	; (800a05c <__lshift+0xd0>)
 8009fba:	4829      	ldr	r0, [pc, #164]	; (800a060 <__lshift+0xd4>)
 8009fbc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009fc0:	f000 fc92 	bl	800a8e8 <__assert_func>
 8009fc4:	3101      	adds	r1, #1
 8009fc6:	005b      	lsls	r3, r3, #1
 8009fc8:	e7ee      	b.n	8009fa8 <__lshift+0x1c>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	f100 0114 	add.w	r1, r0, #20
 8009fd0:	f100 0210 	add.w	r2, r0, #16
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	4553      	cmp	r3, sl
 8009fd8:	db33      	blt.n	800a042 <__lshift+0xb6>
 8009fda:	6920      	ldr	r0, [r4, #16]
 8009fdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009fe0:	f104 0314 	add.w	r3, r4, #20
 8009fe4:	f019 091f 	ands.w	r9, r9, #31
 8009fe8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ff0:	d02b      	beq.n	800a04a <__lshift+0xbe>
 8009ff2:	f1c9 0e20 	rsb	lr, r9, #32
 8009ff6:	468a      	mov	sl, r1
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	6818      	ldr	r0, [r3, #0]
 8009ffc:	fa00 f009 	lsl.w	r0, r0, r9
 800a000:	4302      	orrs	r2, r0
 800a002:	f84a 2b04 	str.w	r2, [sl], #4
 800a006:	f853 2b04 	ldr.w	r2, [r3], #4
 800a00a:	459c      	cmp	ip, r3
 800a00c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a010:	d8f3      	bhi.n	8009ffa <__lshift+0x6e>
 800a012:	ebac 0304 	sub.w	r3, ip, r4
 800a016:	3b15      	subs	r3, #21
 800a018:	f023 0303 	bic.w	r3, r3, #3
 800a01c:	3304      	adds	r3, #4
 800a01e:	f104 0015 	add.w	r0, r4, #21
 800a022:	4584      	cmp	ip, r0
 800a024:	bf38      	it	cc
 800a026:	2304      	movcc	r3, #4
 800a028:	50ca      	str	r2, [r1, r3]
 800a02a:	b10a      	cbz	r2, 800a030 <__lshift+0xa4>
 800a02c:	f108 0602 	add.w	r6, r8, #2
 800a030:	3e01      	subs	r6, #1
 800a032:	4638      	mov	r0, r7
 800a034:	612e      	str	r6, [r5, #16]
 800a036:	4621      	mov	r1, r4
 800a038:	f7ff fd8c 	bl	8009b54 <_Bfree>
 800a03c:	4628      	mov	r0, r5
 800a03e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a042:	f842 0f04 	str.w	r0, [r2, #4]!
 800a046:	3301      	adds	r3, #1
 800a048:	e7c5      	b.n	8009fd6 <__lshift+0x4a>
 800a04a:	3904      	subs	r1, #4
 800a04c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a050:	f841 2f04 	str.w	r2, [r1, #4]!
 800a054:	459c      	cmp	ip, r3
 800a056:	d8f9      	bhi.n	800a04c <__lshift+0xc0>
 800a058:	e7ea      	b.n	800a030 <__lshift+0xa4>
 800a05a:	bf00      	nop
 800a05c:	0800eb2c 	.word	0x0800eb2c
 800a060:	0800ebbc 	.word	0x0800ebbc

0800a064 <__mcmp>:
 800a064:	b530      	push	{r4, r5, lr}
 800a066:	6902      	ldr	r2, [r0, #16]
 800a068:	690c      	ldr	r4, [r1, #16]
 800a06a:	1b12      	subs	r2, r2, r4
 800a06c:	d10e      	bne.n	800a08c <__mcmp+0x28>
 800a06e:	f100 0314 	add.w	r3, r0, #20
 800a072:	3114      	adds	r1, #20
 800a074:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a078:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a07c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a080:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a084:	42a5      	cmp	r5, r4
 800a086:	d003      	beq.n	800a090 <__mcmp+0x2c>
 800a088:	d305      	bcc.n	800a096 <__mcmp+0x32>
 800a08a:	2201      	movs	r2, #1
 800a08c:	4610      	mov	r0, r2
 800a08e:	bd30      	pop	{r4, r5, pc}
 800a090:	4283      	cmp	r3, r0
 800a092:	d3f3      	bcc.n	800a07c <__mcmp+0x18>
 800a094:	e7fa      	b.n	800a08c <__mcmp+0x28>
 800a096:	f04f 32ff 	mov.w	r2, #4294967295
 800a09a:	e7f7      	b.n	800a08c <__mcmp+0x28>

0800a09c <__mdiff>:
 800a09c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a0:	460c      	mov	r4, r1
 800a0a2:	4606      	mov	r6, r0
 800a0a4:	4611      	mov	r1, r2
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	4617      	mov	r7, r2
 800a0aa:	f7ff ffdb 	bl	800a064 <__mcmp>
 800a0ae:	1e05      	subs	r5, r0, #0
 800a0b0:	d110      	bne.n	800a0d4 <__mdiff+0x38>
 800a0b2:	4629      	mov	r1, r5
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	f7ff fd0d 	bl	8009ad4 <_Balloc>
 800a0ba:	b930      	cbnz	r0, 800a0ca <__mdiff+0x2e>
 800a0bc:	4b39      	ldr	r3, [pc, #228]	; (800a1a4 <__mdiff+0x108>)
 800a0be:	4602      	mov	r2, r0
 800a0c0:	f240 2132 	movw	r1, #562	; 0x232
 800a0c4:	4838      	ldr	r0, [pc, #224]	; (800a1a8 <__mdiff+0x10c>)
 800a0c6:	f000 fc0f 	bl	800a8e8 <__assert_func>
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a0d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d4:	bfa4      	itt	ge
 800a0d6:	463b      	movge	r3, r7
 800a0d8:	4627      	movge	r7, r4
 800a0da:	4630      	mov	r0, r6
 800a0dc:	6879      	ldr	r1, [r7, #4]
 800a0de:	bfa6      	itte	ge
 800a0e0:	461c      	movge	r4, r3
 800a0e2:	2500      	movge	r5, #0
 800a0e4:	2501      	movlt	r5, #1
 800a0e6:	f7ff fcf5 	bl	8009ad4 <_Balloc>
 800a0ea:	b920      	cbnz	r0, 800a0f6 <__mdiff+0x5a>
 800a0ec:	4b2d      	ldr	r3, [pc, #180]	; (800a1a4 <__mdiff+0x108>)
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a0f4:	e7e6      	b.n	800a0c4 <__mdiff+0x28>
 800a0f6:	693e      	ldr	r6, [r7, #16]
 800a0f8:	60c5      	str	r5, [r0, #12]
 800a0fa:	6925      	ldr	r5, [r4, #16]
 800a0fc:	f107 0114 	add.w	r1, r7, #20
 800a100:	f104 0914 	add.w	r9, r4, #20
 800a104:	f100 0e14 	add.w	lr, r0, #20
 800a108:	f107 0210 	add.w	r2, r7, #16
 800a10c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a110:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a114:	46f2      	mov	sl, lr
 800a116:	2700      	movs	r7, #0
 800a118:	f859 3b04 	ldr.w	r3, [r9], #4
 800a11c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a120:	fa1f f883 	uxth.w	r8, r3
 800a124:	fa17 f78b 	uxtah	r7, r7, fp
 800a128:	0c1b      	lsrs	r3, r3, #16
 800a12a:	eba7 0808 	sub.w	r8, r7, r8
 800a12e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a132:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a136:	fa1f f888 	uxth.w	r8, r8
 800a13a:	141f      	asrs	r7, r3, #16
 800a13c:	454d      	cmp	r5, r9
 800a13e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a142:	f84a 3b04 	str.w	r3, [sl], #4
 800a146:	d8e7      	bhi.n	800a118 <__mdiff+0x7c>
 800a148:	1b2b      	subs	r3, r5, r4
 800a14a:	3b15      	subs	r3, #21
 800a14c:	f023 0303 	bic.w	r3, r3, #3
 800a150:	3304      	adds	r3, #4
 800a152:	3415      	adds	r4, #21
 800a154:	42a5      	cmp	r5, r4
 800a156:	bf38      	it	cc
 800a158:	2304      	movcc	r3, #4
 800a15a:	4419      	add	r1, r3
 800a15c:	4473      	add	r3, lr
 800a15e:	469e      	mov	lr, r3
 800a160:	460d      	mov	r5, r1
 800a162:	4565      	cmp	r5, ip
 800a164:	d30e      	bcc.n	800a184 <__mdiff+0xe8>
 800a166:	f10c 0203 	add.w	r2, ip, #3
 800a16a:	1a52      	subs	r2, r2, r1
 800a16c:	f022 0203 	bic.w	r2, r2, #3
 800a170:	3903      	subs	r1, #3
 800a172:	458c      	cmp	ip, r1
 800a174:	bf38      	it	cc
 800a176:	2200      	movcc	r2, #0
 800a178:	441a      	add	r2, r3
 800a17a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a17e:	b17b      	cbz	r3, 800a1a0 <__mdiff+0x104>
 800a180:	6106      	str	r6, [r0, #16]
 800a182:	e7a5      	b.n	800a0d0 <__mdiff+0x34>
 800a184:	f855 8b04 	ldr.w	r8, [r5], #4
 800a188:	fa17 f488 	uxtah	r4, r7, r8
 800a18c:	1422      	asrs	r2, r4, #16
 800a18e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a192:	b2a4      	uxth	r4, r4
 800a194:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a198:	f84e 4b04 	str.w	r4, [lr], #4
 800a19c:	1417      	asrs	r7, r2, #16
 800a19e:	e7e0      	b.n	800a162 <__mdiff+0xc6>
 800a1a0:	3e01      	subs	r6, #1
 800a1a2:	e7ea      	b.n	800a17a <__mdiff+0xde>
 800a1a4:	0800eb2c 	.word	0x0800eb2c
 800a1a8:	0800ebbc 	.word	0x0800ebbc

0800a1ac <__ulp>:
 800a1ac:	b082      	sub	sp, #8
 800a1ae:	ed8d 0b00 	vstr	d0, [sp]
 800a1b2:	9b01      	ldr	r3, [sp, #4]
 800a1b4:	4912      	ldr	r1, [pc, #72]	; (800a200 <__ulp+0x54>)
 800a1b6:	4019      	ands	r1, r3
 800a1b8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a1bc:	2900      	cmp	r1, #0
 800a1be:	dd05      	ble.n	800a1cc <__ulp+0x20>
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	ec43 2b10 	vmov	d0, r2, r3
 800a1c8:	b002      	add	sp, #8
 800a1ca:	4770      	bx	lr
 800a1cc:	4249      	negs	r1, r1
 800a1ce:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a1d2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a1d6:	f04f 0200 	mov.w	r2, #0
 800a1da:	f04f 0300 	mov.w	r3, #0
 800a1de:	da04      	bge.n	800a1ea <__ulp+0x3e>
 800a1e0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a1e4:	fa41 f300 	asr.w	r3, r1, r0
 800a1e8:	e7ec      	b.n	800a1c4 <__ulp+0x18>
 800a1ea:	f1a0 0114 	sub.w	r1, r0, #20
 800a1ee:	291e      	cmp	r1, #30
 800a1f0:	bfda      	itte	le
 800a1f2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a1f6:	fa20 f101 	lsrle.w	r1, r0, r1
 800a1fa:	2101      	movgt	r1, #1
 800a1fc:	460a      	mov	r2, r1
 800a1fe:	e7e1      	b.n	800a1c4 <__ulp+0x18>
 800a200:	7ff00000 	.word	0x7ff00000

0800a204 <__b2d>:
 800a204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a206:	6905      	ldr	r5, [r0, #16]
 800a208:	f100 0714 	add.w	r7, r0, #20
 800a20c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a210:	1f2e      	subs	r6, r5, #4
 800a212:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a216:	4620      	mov	r0, r4
 800a218:	f7ff fd52 	bl	8009cc0 <__hi0bits>
 800a21c:	f1c0 0320 	rsb	r3, r0, #32
 800a220:	280a      	cmp	r0, #10
 800a222:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a2a0 <__b2d+0x9c>
 800a226:	600b      	str	r3, [r1, #0]
 800a228:	dc14      	bgt.n	800a254 <__b2d+0x50>
 800a22a:	f1c0 0e0b 	rsb	lr, r0, #11
 800a22e:	fa24 f10e 	lsr.w	r1, r4, lr
 800a232:	42b7      	cmp	r7, r6
 800a234:	ea41 030c 	orr.w	r3, r1, ip
 800a238:	bf34      	ite	cc
 800a23a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a23e:	2100      	movcs	r1, #0
 800a240:	3015      	adds	r0, #21
 800a242:	fa04 f000 	lsl.w	r0, r4, r0
 800a246:	fa21 f10e 	lsr.w	r1, r1, lr
 800a24a:	ea40 0201 	orr.w	r2, r0, r1
 800a24e:	ec43 2b10 	vmov	d0, r2, r3
 800a252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a254:	42b7      	cmp	r7, r6
 800a256:	bf3a      	itte	cc
 800a258:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a25c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a260:	2100      	movcs	r1, #0
 800a262:	380b      	subs	r0, #11
 800a264:	d017      	beq.n	800a296 <__b2d+0x92>
 800a266:	f1c0 0c20 	rsb	ip, r0, #32
 800a26a:	fa04 f500 	lsl.w	r5, r4, r0
 800a26e:	42be      	cmp	r6, r7
 800a270:	fa21 f40c 	lsr.w	r4, r1, ip
 800a274:	ea45 0504 	orr.w	r5, r5, r4
 800a278:	bf8c      	ite	hi
 800a27a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a27e:	2400      	movls	r4, #0
 800a280:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a284:	fa01 f000 	lsl.w	r0, r1, r0
 800a288:	fa24 f40c 	lsr.w	r4, r4, ip
 800a28c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a290:	ea40 0204 	orr.w	r2, r0, r4
 800a294:	e7db      	b.n	800a24e <__b2d+0x4a>
 800a296:	ea44 030c 	orr.w	r3, r4, ip
 800a29a:	460a      	mov	r2, r1
 800a29c:	e7d7      	b.n	800a24e <__b2d+0x4a>
 800a29e:	bf00      	nop
 800a2a0:	3ff00000 	.word	0x3ff00000

0800a2a4 <__d2b>:
 800a2a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2a8:	4689      	mov	r9, r1
 800a2aa:	2101      	movs	r1, #1
 800a2ac:	ec57 6b10 	vmov	r6, r7, d0
 800a2b0:	4690      	mov	r8, r2
 800a2b2:	f7ff fc0f 	bl	8009ad4 <_Balloc>
 800a2b6:	4604      	mov	r4, r0
 800a2b8:	b930      	cbnz	r0, 800a2c8 <__d2b+0x24>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	4b25      	ldr	r3, [pc, #148]	; (800a354 <__d2b+0xb0>)
 800a2be:	4826      	ldr	r0, [pc, #152]	; (800a358 <__d2b+0xb4>)
 800a2c0:	f240 310a 	movw	r1, #778	; 0x30a
 800a2c4:	f000 fb10 	bl	800a8e8 <__assert_func>
 800a2c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a2cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a2d0:	bb35      	cbnz	r5, 800a320 <__d2b+0x7c>
 800a2d2:	2e00      	cmp	r6, #0
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	d028      	beq.n	800a32a <__d2b+0x86>
 800a2d8:	4668      	mov	r0, sp
 800a2da:	9600      	str	r6, [sp, #0]
 800a2dc:	f7ff fd10 	bl	8009d00 <__lo0bits>
 800a2e0:	9900      	ldr	r1, [sp, #0]
 800a2e2:	b300      	cbz	r0, 800a326 <__d2b+0x82>
 800a2e4:	9a01      	ldr	r2, [sp, #4]
 800a2e6:	f1c0 0320 	rsb	r3, r0, #32
 800a2ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ee:	430b      	orrs	r3, r1
 800a2f0:	40c2      	lsrs	r2, r0
 800a2f2:	6163      	str	r3, [r4, #20]
 800a2f4:	9201      	str	r2, [sp, #4]
 800a2f6:	9b01      	ldr	r3, [sp, #4]
 800a2f8:	61a3      	str	r3, [r4, #24]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	bf14      	ite	ne
 800a2fe:	2202      	movne	r2, #2
 800a300:	2201      	moveq	r2, #1
 800a302:	6122      	str	r2, [r4, #16]
 800a304:	b1d5      	cbz	r5, 800a33c <__d2b+0x98>
 800a306:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a30a:	4405      	add	r5, r0
 800a30c:	f8c9 5000 	str.w	r5, [r9]
 800a310:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a314:	f8c8 0000 	str.w	r0, [r8]
 800a318:	4620      	mov	r0, r4
 800a31a:	b003      	add	sp, #12
 800a31c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a320:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a324:	e7d5      	b.n	800a2d2 <__d2b+0x2e>
 800a326:	6161      	str	r1, [r4, #20]
 800a328:	e7e5      	b.n	800a2f6 <__d2b+0x52>
 800a32a:	a801      	add	r0, sp, #4
 800a32c:	f7ff fce8 	bl	8009d00 <__lo0bits>
 800a330:	9b01      	ldr	r3, [sp, #4]
 800a332:	6163      	str	r3, [r4, #20]
 800a334:	2201      	movs	r2, #1
 800a336:	6122      	str	r2, [r4, #16]
 800a338:	3020      	adds	r0, #32
 800a33a:	e7e3      	b.n	800a304 <__d2b+0x60>
 800a33c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a340:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a344:	f8c9 0000 	str.w	r0, [r9]
 800a348:	6918      	ldr	r0, [r3, #16]
 800a34a:	f7ff fcb9 	bl	8009cc0 <__hi0bits>
 800a34e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a352:	e7df      	b.n	800a314 <__d2b+0x70>
 800a354:	0800eb2c 	.word	0x0800eb2c
 800a358:	0800ebbc 	.word	0x0800ebbc

0800a35c <__ratio>:
 800a35c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a360:	4688      	mov	r8, r1
 800a362:	4669      	mov	r1, sp
 800a364:	4681      	mov	r9, r0
 800a366:	f7ff ff4d 	bl	800a204 <__b2d>
 800a36a:	a901      	add	r1, sp, #4
 800a36c:	4640      	mov	r0, r8
 800a36e:	ec55 4b10 	vmov	r4, r5, d0
 800a372:	f7ff ff47 	bl	800a204 <__b2d>
 800a376:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a37a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a37e:	eba3 0c02 	sub.w	ip, r3, r2
 800a382:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a386:	1a9b      	subs	r3, r3, r2
 800a388:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a38c:	ec51 0b10 	vmov	r0, r1, d0
 800a390:	2b00      	cmp	r3, #0
 800a392:	bfd6      	itet	le
 800a394:	460a      	movle	r2, r1
 800a396:	462a      	movgt	r2, r5
 800a398:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a39c:	468b      	mov	fp, r1
 800a39e:	462f      	mov	r7, r5
 800a3a0:	bfd4      	ite	le
 800a3a2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a3a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	ee10 2a10 	vmov	r2, s0
 800a3b0:	465b      	mov	r3, fp
 800a3b2:	4639      	mov	r1, r7
 800a3b4:	f7f6 fa4a 	bl	800084c <__aeabi_ddiv>
 800a3b8:	ec41 0b10 	vmov	d0, r0, r1
 800a3bc:	b003      	add	sp, #12
 800a3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a3c2 <__copybits>:
 800a3c2:	3901      	subs	r1, #1
 800a3c4:	b570      	push	{r4, r5, r6, lr}
 800a3c6:	1149      	asrs	r1, r1, #5
 800a3c8:	6914      	ldr	r4, [r2, #16]
 800a3ca:	3101      	adds	r1, #1
 800a3cc:	f102 0314 	add.w	r3, r2, #20
 800a3d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a3d4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a3d8:	1f05      	subs	r5, r0, #4
 800a3da:	42a3      	cmp	r3, r4
 800a3dc:	d30c      	bcc.n	800a3f8 <__copybits+0x36>
 800a3de:	1aa3      	subs	r3, r4, r2
 800a3e0:	3b11      	subs	r3, #17
 800a3e2:	f023 0303 	bic.w	r3, r3, #3
 800a3e6:	3211      	adds	r2, #17
 800a3e8:	42a2      	cmp	r2, r4
 800a3ea:	bf88      	it	hi
 800a3ec:	2300      	movhi	r3, #0
 800a3ee:	4418      	add	r0, r3
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	4288      	cmp	r0, r1
 800a3f4:	d305      	bcc.n	800a402 <__copybits+0x40>
 800a3f6:	bd70      	pop	{r4, r5, r6, pc}
 800a3f8:	f853 6b04 	ldr.w	r6, [r3], #4
 800a3fc:	f845 6f04 	str.w	r6, [r5, #4]!
 800a400:	e7eb      	b.n	800a3da <__copybits+0x18>
 800a402:	f840 3b04 	str.w	r3, [r0], #4
 800a406:	e7f4      	b.n	800a3f2 <__copybits+0x30>

0800a408 <__any_on>:
 800a408:	f100 0214 	add.w	r2, r0, #20
 800a40c:	6900      	ldr	r0, [r0, #16]
 800a40e:	114b      	asrs	r3, r1, #5
 800a410:	4298      	cmp	r0, r3
 800a412:	b510      	push	{r4, lr}
 800a414:	db11      	blt.n	800a43a <__any_on+0x32>
 800a416:	dd0a      	ble.n	800a42e <__any_on+0x26>
 800a418:	f011 011f 	ands.w	r1, r1, #31
 800a41c:	d007      	beq.n	800a42e <__any_on+0x26>
 800a41e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a422:	fa24 f001 	lsr.w	r0, r4, r1
 800a426:	fa00 f101 	lsl.w	r1, r0, r1
 800a42a:	428c      	cmp	r4, r1
 800a42c:	d10b      	bne.n	800a446 <__any_on+0x3e>
 800a42e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a432:	4293      	cmp	r3, r2
 800a434:	d803      	bhi.n	800a43e <__any_on+0x36>
 800a436:	2000      	movs	r0, #0
 800a438:	bd10      	pop	{r4, pc}
 800a43a:	4603      	mov	r3, r0
 800a43c:	e7f7      	b.n	800a42e <__any_on+0x26>
 800a43e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a442:	2900      	cmp	r1, #0
 800a444:	d0f5      	beq.n	800a432 <__any_on+0x2a>
 800a446:	2001      	movs	r0, #1
 800a448:	e7f6      	b.n	800a438 <__any_on+0x30>

0800a44a <_calloc_r>:
 800a44a:	b513      	push	{r0, r1, r4, lr}
 800a44c:	434a      	muls	r2, r1
 800a44e:	4611      	mov	r1, r2
 800a450:	9201      	str	r2, [sp, #4]
 800a452:	f000 f859 	bl	800a508 <_malloc_r>
 800a456:	4604      	mov	r4, r0
 800a458:	b118      	cbz	r0, 800a462 <_calloc_r+0x18>
 800a45a:	9a01      	ldr	r2, [sp, #4]
 800a45c:	2100      	movs	r1, #0
 800a45e:	f7fc fbd7 	bl	8006c10 <memset>
 800a462:	4620      	mov	r0, r4
 800a464:	b002      	add	sp, #8
 800a466:	bd10      	pop	{r4, pc}

0800a468 <_free_r>:
 800a468:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a46a:	2900      	cmp	r1, #0
 800a46c:	d048      	beq.n	800a500 <_free_r+0x98>
 800a46e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a472:	9001      	str	r0, [sp, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	f1a1 0404 	sub.w	r4, r1, #4
 800a47a:	bfb8      	it	lt
 800a47c:	18e4      	addlt	r4, r4, r3
 800a47e:	f000 fa7d 	bl	800a97c <__malloc_lock>
 800a482:	4a20      	ldr	r2, [pc, #128]	; (800a504 <_free_r+0x9c>)
 800a484:	9801      	ldr	r0, [sp, #4]
 800a486:	6813      	ldr	r3, [r2, #0]
 800a488:	4615      	mov	r5, r2
 800a48a:	b933      	cbnz	r3, 800a49a <_free_r+0x32>
 800a48c:	6063      	str	r3, [r4, #4]
 800a48e:	6014      	str	r4, [r2, #0]
 800a490:	b003      	add	sp, #12
 800a492:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a496:	f000 ba77 	b.w	800a988 <__malloc_unlock>
 800a49a:	42a3      	cmp	r3, r4
 800a49c:	d90b      	bls.n	800a4b6 <_free_r+0x4e>
 800a49e:	6821      	ldr	r1, [r4, #0]
 800a4a0:	1862      	adds	r2, r4, r1
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	bf04      	itt	eq
 800a4a6:	681a      	ldreq	r2, [r3, #0]
 800a4a8:	685b      	ldreq	r3, [r3, #4]
 800a4aa:	6063      	str	r3, [r4, #4]
 800a4ac:	bf04      	itt	eq
 800a4ae:	1852      	addeq	r2, r2, r1
 800a4b0:	6022      	streq	r2, [r4, #0]
 800a4b2:	602c      	str	r4, [r5, #0]
 800a4b4:	e7ec      	b.n	800a490 <_free_r+0x28>
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	b10b      	cbz	r3, 800a4c0 <_free_r+0x58>
 800a4bc:	42a3      	cmp	r3, r4
 800a4be:	d9fa      	bls.n	800a4b6 <_free_r+0x4e>
 800a4c0:	6811      	ldr	r1, [r2, #0]
 800a4c2:	1855      	adds	r5, r2, r1
 800a4c4:	42a5      	cmp	r5, r4
 800a4c6:	d10b      	bne.n	800a4e0 <_free_r+0x78>
 800a4c8:	6824      	ldr	r4, [r4, #0]
 800a4ca:	4421      	add	r1, r4
 800a4cc:	1854      	adds	r4, r2, r1
 800a4ce:	42a3      	cmp	r3, r4
 800a4d0:	6011      	str	r1, [r2, #0]
 800a4d2:	d1dd      	bne.n	800a490 <_free_r+0x28>
 800a4d4:	681c      	ldr	r4, [r3, #0]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	6053      	str	r3, [r2, #4]
 800a4da:	4421      	add	r1, r4
 800a4dc:	6011      	str	r1, [r2, #0]
 800a4de:	e7d7      	b.n	800a490 <_free_r+0x28>
 800a4e0:	d902      	bls.n	800a4e8 <_free_r+0x80>
 800a4e2:	230c      	movs	r3, #12
 800a4e4:	6003      	str	r3, [r0, #0]
 800a4e6:	e7d3      	b.n	800a490 <_free_r+0x28>
 800a4e8:	6825      	ldr	r5, [r4, #0]
 800a4ea:	1961      	adds	r1, r4, r5
 800a4ec:	428b      	cmp	r3, r1
 800a4ee:	bf04      	itt	eq
 800a4f0:	6819      	ldreq	r1, [r3, #0]
 800a4f2:	685b      	ldreq	r3, [r3, #4]
 800a4f4:	6063      	str	r3, [r4, #4]
 800a4f6:	bf04      	itt	eq
 800a4f8:	1949      	addeq	r1, r1, r5
 800a4fa:	6021      	streq	r1, [r4, #0]
 800a4fc:	6054      	str	r4, [r2, #4]
 800a4fe:	e7c7      	b.n	800a490 <_free_r+0x28>
 800a500:	b003      	add	sp, #12
 800a502:	bd30      	pop	{r4, r5, pc}
 800a504:	2000068c 	.word	0x2000068c

0800a508 <_malloc_r>:
 800a508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50a:	1ccd      	adds	r5, r1, #3
 800a50c:	f025 0503 	bic.w	r5, r5, #3
 800a510:	3508      	adds	r5, #8
 800a512:	2d0c      	cmp	r5, #12
 800a514:	bf38      	it	cc
 800a516:	250c      	movcc	r5, #12
 800a518:	2d00      	cmp	r5, #0
 800a51a:	4606      	mov	r6, r0
 800a51c:	db01      	blt.n	800a522 <_malloc_r+0x1a>
 800a51e:	42a9      	cmp	r1, r5
 800a520:	d903      	bls.n	800a52a <_malloc_r+0x22>
 800a522:	230c      	movs	r3, #12
 800a524:	6033      	str	r3, [r6, #0]
 800a526:	2000      	movs	r0, #0
 800a528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a52a:	f000 fa27 	bl	800a97c <__malloc_lock>
 800a52e:	4921      	ldr	r1, [pc, #132]	; (800a5b4 <_malloc_r+0xac>)
 800a530:	680a      	ldr	r2, [r1, #0]
 800a532:	4614      	mov	r4, r2
 800a534:	b99c      	cbnz	r4, 800a55e <_malloc_r+0x56>
 800a536:	4f20      	ldr	r7, [pc, #128]	; (800a5b8 <_malloc_r+0xb0>)
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	b923      	cbnz	r3, 800a546 <_malloc_r+0x3e>
 800a53c:	4621      	mov	r1, r4
 800a53e:	4630      	mov	r0, r6
 800a540:	f000 f9a2 	bl	800a888 <_sbrk_r>
 800a544:	6038      	str	r0, [r7, #0]
 800a546:	4629      	mov	r1, r5
 800a548:	4630      	mov	r0, r6
 800a54a:	f000 f99d 	bl	800a888 <_sbrk_r>
 800a54e:	1c43      	adds	r3, r0, #1
 800a550:	d123      	bne.n	800a59a <_malloc_r+0x92>
 800a552:	230c      	movs	r3, #12
 800a554:	6033      	str	r3, [r6, #0]
 800a556:	4630      	mov	r0, r6
 800a558:	f000 fa16 	bl	800a988 <__malloc_unlock>
 800a55c:	e7e3      	b.n	800a526 <_malloc_r+0x1e>
 800a55e:	6823      	ldr	r3, [r4, #0]
 800a560:	1b5b      	subs	r3, r3, r5
 800a562:	d417      	bmi.n	800a594 <_malloc_r+0x8c>
 800a564:	2b0b      	cmp	r3, #11
 800a566:	d903      	bls.n	800a570 <_malloc_r+0x68>
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	441c      	add	r4, r3
 800a56c:	6025      	str	r5, [r4, #0]
 800a56e:	e004      	b.n	800a57a <_malloc_r+0x72>
 800a570:	6863      	ldr	r3, [r4, #4]
 800a572:	42a2      	cmp	r2, r4
 800a574:	bf0c      	ite	eq
 800a576:	600b      	streq	r3, [r1, #0]
 800a578:	6053      	strne	r3, [r2, #4]
 800a57a:	4630      	mov	r0, r6
 800a57c:	f000 fa04 	bl	800a988 <__malloc_unlock>
 800a580:	f104 000b 	add.w	r0, r4, #11
 800a584:	1d23      	adds	r3, r4, #4
 800a586:	f020 0007 	bic.w	r0, r0, #7
 800a58a:	1ac2      	subs	r2, r0, r3
 800a58c:	d0cc      	beq.n	800a528 <_malloc_r+0x20>
 800a58e:	1a1b      	subs	r3, r3, r0
 800a590:	50a3      	str	r3, [r4, r2]
 800a592:	e7c9      	b.n	800a528 <_malloc_r+0x20>
 800a594:	4622      	mov	r2, r4
 800a596:	6864      	ldr	r4, [r4, #4]
 800a598:	e7cc      	b.n	800a534 <_malloc_r+0x2c>
 800a59a:	1cc4      	adds	r4, r0, #3
 800a59c:	f024 0403 	bic.w	r4, r4, #3
 800a5a0:	42a0      	cmp	r0, r4
 800a5a2:	d0e3      	beq.n	800a56c <_malloc_r+0x64>
 800a5a4:	1a21      	subs	r1, r4, r0
 800a5a6:	4630      	mov	r0, r6
 800a5a8:	f000 f96e 	bl	800a888 <_sbrk_r>
 800a5ac:	3001      	adds	r0, #1
 800a5ae:	d1dd      	bne.n	800a56c <_malloc_r+0x64>
 800a5b0:	e7cf      	b.n	800a552 <_malloc_r+0x4a>
 800a5b2:	bf00      	nop
 800a5b4:	2000068c 	.word	0x2000068c
 800a5b8:	20000690 	.word	0x20000690

0800a5bc <__ssputs_r>:
 800a5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c0:	688e      	ldr	r6, [r1, #8]
 800a5c2:	429e      	cmp	r6, r3
 800a5c4:	4682      	mov	sl, r0
 800a5c6:	460c      	mov	r4, r1
 800a5c8:	4690      	mov	r8, r2
 800a5ca:	461f      	mov	r7, r3
 800a5cc:	d838      	bhi.n	800a640 <__ssputs_r+0x84>
 800a5ce:	898a      	ldrh	r2, [r1, #12]
 800a5d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5d4:	d032      	beq.n	800a63c <__ssputs_r+0x80>
 800a5d6:	6825      	ldr	r5, [r4, #0]
 800a5d8:	6909      	ldr	r1, [r1, #16]
 800a5da:	eba5 0901 	sub.w	r9, r5, r1
 800a5de:	6965      	ldr	r5, [r4, #20]
 800a5e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	444b      	add	r3, r9
 800a5ec:	106d      	asrs	r5, r5, #1
 800a5ee:	429d      	cmp	r5, r3
 800a5f0:	bf38      	it	cc
 800a5f2:	461d      	movcc	r5, r3
 800a5f4:	0553      	lsls	r3, r2, #21
 800a5f6:	d531      	bpl.n	800a65c <__ssputs_r+0xa0>
 800a5f8:	4629      	mov	r1, r5
 800a5fa:	f7ff ff85 	bl	800a508 <_malloc_r>
 800a5fe:	4606      	mov	r6, r0
 800a600:	b950      	cbnz	r0, 800a618 <__ssputs_r+0x5c>
 800a602:	230c      	movs	r3, #12
 800a604:	f8ca 3000 	str.w	r3, [sl]
 800a608:	89a3      	ldrh	r3, [r4, #12]
 800a60a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a60e:	81a3      	strh	r3, [r4, #12]
 800a610:	f04f 30ff 	mov.w	r0, #4294967295
 800a614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a618:	6921      	ldr	r1, [r4, #16]
 800a61a:	464a      	mov	r2, r9
 800a61c:	f7fc faea 	bl	8006bf4 <memcpy>
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a62a:	81a3      	strh	r3, [r4, #12]
 800a62c:	6126      	str	r6, [r4, #16]
 800a62e:	6165      	str	r5, [r4, #20]
 800a630:	444e      	add	r6, r9
 800a632:	eba5 0509 	sub.w	r5, r5, r9
 800a636:	6026      	str	r6, [r4, #0]
 800a638:	60a5      	str	r5, [r4, #8]
 800a63a:	463e      	mov	r6, r7
 800a63c:	42be      	cmp	r6, r7
 800a63e:	d900      	bls.n	800a642 <__ssputs_r+0x86>
 800a640:	463e      	mov	r6, r7
 800a642:	4632      	mov	r2, r6
 800a644:	6820      	ldr	r0, [r4, #0]
 800a646:	4641      	mov	r1, r8
 800a648:	f000 f97e 	bl	800a948 <memmove>
 800a64c:	68a3      	ldr	r3, [r4, #8]
 800a64e:	6822      	ldr	r2, [r4, #0]
 800a650:	1b9b      	subs	r3, r3, r6
 800a652:	4432      	add	r2, r6
 800a654:	60a3      	str	r3, [r4, #8]
 800a656:	6022      	str	r2, [r4, #0]
 800a658:	2000      	movs	r0, #0
 800a65a:	e7db      	b.n	800a614 <__ssputs_r+0x58>
 800a65c:	462a      	mov	r2, r5
 800a65e:	f000 f999 	bl	800a994 <_realloc_r>
 800a662:	4606      	mov	r6, r0
 800a664:	2800      	cmp	r0, #0
 800a666:	d1e1      	bne.n	800a62c <__ssputs_r+0x70>
 800a668:	6921      	ldr	r1, [r4, #16]
 800a66a:	4650      	mov	r0, sl
 800a66c:	f7ff fefc 	bl	800a468 <_free_r>
 800a670:	e7c7      	b.n	800a602 <__ssputs_r+0x46>
	...

0800a674 <_svfiprintf_r>:
 800a674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a678:	4698      	mov	r8, r3
 800a67a:	898b      	ldrh	r3, [r1, #12]
 800a67c:	061b      	lsls	r3, r3, #24
 800a67e:	b09d      	sub	sp, #116	; 0x74
 800a680:	4607      	mov	r7, r0
 800a682:	460d      	mov	r5, r1
 800a684:	4614      	mov	r4, r2
 800a686:	d50e      	bpl.n	800a6a6 <_svfiprintf_r+0x32>
 800a688:	690b      	ldr	r3, [r1, #16]
 800a68a:	b963      	cbnz	r3, 800a6a6 <_svfiprintf_r+0x32>
 800a68c:	2140      	movs	r1, #64	; 0x40
 800a68e:	f7ff ff3b 	bl	800a508 <_malloc_r>
 800a692:	6028      	str	r0, [r5, #0]
 800a694:	6128      	str	r0, [r5, #16]
 800a696:	b920      	cbnz	r0, 800a6a2 <_svfiprintf_r+0x2e>
 800a698:	230c      	movs	r3, #12
 800a69a:	603b      	str	r3, [r7, #0]
 800a69c:	f04f 30ff 	mov.w	r0, #4294967295
 800a6a0:	e0d1      	b.n	800a846 <_svfiprintf_r+0x1d2>
 800a6a2:	2340      	movs	r3, #64	; 0x40
 800a6a4:	616b      	str	r3, [r5, #20]
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6aa:	2320      	movs	r3, #32
 800a6ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6b4:	2330      	movs	r3, #48	; 0x30
 800a6b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a860 <_svfiprintf_r+0x1ec>
 800a6ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6be:	f04f 0901 	mov.w	r9, #1
 800a6c2:	4623      	mov	r3, r4
 800a6c4:	469a      	mov	sl, r3
 800a6c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6ca:	b10a      	cbz	r2, 800a6d0 <_svfiprintf_r+0x5c>
 800a6cc:	2a25      	cmp	r2, #37	; 0x25
 800a6ce:	d1f9      	bne.n	800a6c4 <_svfiprintf_r+0x50>
 800a6d0:	ebba 0b04 	subs.w	fp, sl, r4
 800a6d4:	d00b      	beq.n	800a6ee <_svfiprintf_r+0x7a>
 800a6d6:	465b      	mov	r3, fp
 800a6d8:	4622      	mov	r2, r4
 800a6da:	4629      	mov	r1, r5
 800a6dc:	4638      	mov	r0, r7
 800a6de:	f7ff ff6d 	bl	800a5bc <__ssputs_r>
 800a6e2:	3001      	adds	r0, #1
 800a6e4:	f000 80aa 	beq.w	800a83c <_svfiprintf_r+0x1c8>
 800a6e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6ea:	445a      	add	r2, fp
 800a6ec:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ee:	f89a 3000 	ldrb.w	r3, [sl]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	f000 80a2 	beq.w	800a83c <_svfiprintf_r+0x1c8>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a6fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a702:	f10a 0a01 	add.w	sl, sl, #1
 800a706:	9304      	str	r3, [sp, #16]
 800a708:	9307      	str	r3, [sp, #28]
 800a70a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a70e:	931a      	str	r3, [sp, #104]	; 0x68
 800a710:	4654      	mov	r4, sl
 800a712:	2205      	movs	r2, #5
 800a714:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a718:	4851      	ldr	r0, [pc, #324]	; (800a860 <_svfiprintf_r+0x1ec>)
 800a71a:	f7f5 fd61 	bl	80001e0 <memchr>
 800a71e:	9a04      	ldr	r2, [sp, #16]
 800a720:	b9d8      	cbnz	r0, 800a75a <_svfiprintf_r+0xe6>
 800a722:	06d0      	lsls	r0, r2, #27
 800a724:	bf44      	itt	mi
 800a726:	2320      	movmi	r3, #32
 800a728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a72c:	0711      	lsls	r1, r2, #28
 800a72e:	bf44      	itt	mi
 800a730:	232b      	movmi	r3, #43	; 0x2b
 800a732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a736:	f89a 3000 	ldrb.w	r3, [sl]
 800a73a:	2b2a      	cmp	r3, #42	; 0x2a
 800a73c:	d015      	beq.n	800a76a <_svfiprintf_r+0xf6>
 800a73e:	9a07      	ldr	r2, [sp, #28]
 800a740:	4654      	mov	r4, sl
 800a742:	2000      	movs	r0, #0
 800a744:	f04f 0c0a 	mov.w	ip, #10
 800a748:	4621      	mov	r1, r4
 800a74a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a74e:	3b30      	subs	r3, #48	; 0x30
 800a750:	2b09      	cmp	r3, #9
 800a752:	d94e      	bls.n	800a7f2 <_svfiprintf_r+0x17e>
 800a754:	b1b0      	cbz	r0, 800a784 <_svfiprintf_r+0x110>
 800a756:	9207      	str	r2, [sp, #28]
 800a758:	e014      	b.n	800a784 <_svfiprintf_r+0x110>
 800a75a:	eba0 0308 	sub.w	r3, r0, r8
 800a75e:	fa09 f303 	lsl.w	r3, r9, r3
 800a762:	4313      	orrs	r3, r2
 800a764:	9304      	str	r3, [sp, #16]
 800a766:	46a2      	mov	sl, r4
 800a768:	e7d2      	b.n	800a710 <_svfiprintf_r+0x9c>
 800a76a:	9b03      	ldr	r3, [sp, #12]
 800a76c:	1d19      	adds	r1, r3, #4
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	9103      	str	r1, [sp, #12]
 800a772:	2b00      	cmp	r3, #0
 800a774:	bfbb      	ittet	lt
 800a776:	425b      	neglt	r3, r3
 800a778:	f042 0202 	orrlt.w	r2, r2, #2
 800a77c:	9307      	strge	r3, [sp, #28]
 800a77e:	9307      	strlt	r3, [sp, #28]
 800a780:	bfb8      	it	lt
 800a782:	9204      	strlt	r2, [sp, #16]
 800a784:	7823      	ldrb	r3, [r4, #0]
 800a786:	2b2e      	cmp	r3, #46	; 0x2e
 800a788:	d10c      	bne.n	800a7a4 <_svfiprintf_r+0x130>
 800a78a:	7863      	ldrb	r3, [r4, #1]
 800a78c:	2b2a      	cmp	r3, #42	; 0x2a
 800a78e:	d135      	bne.n	800a7fc <_svfiprintf_r+0x188>
 800a790:	9b03      	ldr	r3, [sp, #12]
 800a792:	1d1a      	adds	r2, r3, #4
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	9203      	str	r2, [sp, #12]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	bfb8      	it	lt
 800a79c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7a0:	3402      	adds	r4, #2
 800a7a2:	9305      	str	r3, [sp, #20]
 800a7a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a870 <_svfiprintf_r+0x1fc>
 800a7a8:	7821      	ldrb	r1, [r4, #0]
 800a7aa:	2203      	movs	r2, #3
 800a7ac:	4650      	mov	r0, sl
 800a7ae:	f7f5 fd17 	bl	80001e0 <memchr>
 800a7b2:	b140      	cbz	r0, 800a7c6 <_svfiprintf_r+0x152>
 800a7b4:	2340      	movs	r3, #64	; 0x40
 800a7b6:	eba0 000a 	sub.w	r0, r0, sl
 800a7ba:	fa03 f000 	lsl.w	r0, r3, r0
 800a7be:	9b04      	ldr	r3, [sp, #16]
 800a7c0:	4303      	orrs	r3, r0
 800a7c2:	3401      	adds	r4, #1
 800a7c4:	9304      	str	r3, [sp, #16]
 800a7c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7ca:	4826      	ldr	r0, [pc, #152]	; (800a864 <_svfiprintf_r+0x1f0>)
 800a7cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7d0:	2206      	movs	r2, #6
 800a7d2:	f7f5 fd05 	bl	80001e0 <memchr>
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	d038      	beq.n	800a84c <_svfiprintf_r+0x1d8>
 800a7da:	4b23      	ldr	r3, [pc, #140]	; (800a868 <_svfiprintf_r+0x1f4>)
 800a7dc:	bb1b      	cbnz	r3, 800a826 <_svfiprintf_r+0x1b2>
 800a7de:	9b03      	ldr	r3, [sp, #12]
 800a7e0:	3307      	adds	r3, #7
 800a7e2:	f023 0307 	bic.w	r3, r3, #7
 800a7e6:	3308      	adds	r3, #8
 800a7e8:	9303      	str	r3, [sp, #12]
 800a7ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ec:	4433      	add	r3, r6
 800a7ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a7f0:	e767      	b.n	800a6c2 <_svfiprintf_r+0x4e>
 800a7f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	2001      	movs	r0, #1
 800a7fa:	e7a5      	b.n	800a748 <_svfiprintf_r+0xd4>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	3401      	adds	r4, #1
 800a800:	9305      	str	r3, [sp, #20]
 800a802:	4619      	mov	r1, r3
 800a804:	f04f 0c0a 	mov.w	ip, #10
 800a808:	4620      	mov	r0, r4
 800a80a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a80e:	3a30      	subs	r2, #48	; 0x30
 800a810:	2a09      	cmp	r2, #9
 800a812:	d903      	bls.n	800a81c <_svfiprintf_r+0x1a8>
 800a814:	2b00      	cmp	r3, #0
 800a816:	d0c5      	beq.n	800a7a4 <_svfiprintf_r+0x130>
 800a818:	9105      	str	r1, [sp, #20]
 800a81a:	e7c3      	b.n	800a7a4 <_svfiprintf_r+0x130>
 800a81c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a820:	4604      	mov	r4, r0
 800a822:	2301      	movs	r3, #1
 800a824:	e7f0      	b.n	800a808 <_svfiprintf_r+0x194>
 800a826:	ab03      	add	r3, sp, #12
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	462a      	mov	r2, r5
 800a82c:	4b0f      	ldr	r3, [pc, #60]	; (800a86c <_svfiprintf_r+0x1f8>)
 800a82e:	a904      	add	r1, sp, #16
 800a830:	4638      	mov	r0, r7
 800a832:	f7fc fa95 	bl	8006d60 <_printf_float>
 800a836:	1c42      	adds	r2, r0, #1
 800a838:	4606      	mov	r6, r0
 800a83a:	d1d6      	bne.n	800a7ea <_svfiprintf_r+0x176>
 800a83c:	89ab      	ldrh	r3, [r5, #12]
 800a83e:	065b      	lsls	r3, r3, #25
 800a840:	f53f af2c 	bmi.w	800a69c <_svfiprintf_r+0x28>
 800a844:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a846:	b01d      	add	sp, #116	; 0x74
 800a848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84c:	ab03      	add	r3, sp, #12
 800a84e:	9300      	str	r3, [sp, #0]
 800a850:	462a      	mov	r2, r5
 800a852:	4b06      	ldr	r3, [pc, #24]	; (800a86c <_svfiprintf_r+0x1f8>)
 800a854:	a904      	add	r1, sp, #16
 800a856:	4638      	mov	r0, r7
 800a858:	f7fc fd26 	bl	80072a8 <_printf_i>
 800a85c:	e7eb      	b.n	800a836 <_svfiprintf_r+0x1c2>
 800a85e:	bf00      	nop
 800a860:	0800ed1c 	.word	0x0800ed1c
 800a864:	0800ed26 	.word	0x0800ed26
 800a868:	08006d61 	.word	0x08006d61
 800a86c:	0800a5bd 	.word	0x0800a5bd
 800a870:	0800ed22 	.word	0x0800ed22
 800a874:	00000000 	.word	0x00000000

0800a878 <nan>:
 800a878:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a880 <nan+0x8>
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	00000000 	.word	0x00000000
 800a884:	7ff80000 	.word	0x7ff80000

0800a888 <_sbrk_r>:
 800a888:	b538      	push	{r3, r4, r5, lr}
 800a88a:	4d06      	ldr	r5, [pc, #24]	; (800a8a4 <_sbrk_r+0x1c>)
 800a88c:	2300      	movs	r3, #0
 800a88e:	4604      	mov	r4, r0
 800a890:	4608      	mov	r0, r1
 800a892:	602b      	str	r3, [r5, #0]
 800a894:	f7f8 ffb6 	bl	8003804 <_sbrk>
 800a898:	1c43      	adds	r3, r0, #1
 800a89a:	d102      	bne.n	800a8a2 <_sbrk_r+0x1a>
 800a89c:	682b      	ldr	r3, [r5, #0]
 800a89e:	b103      	cbz	r3, 800a8a2 <_sbrk_r+0x1a>
 800a8a0:	6023      	str	r3, [r4, #0]
 800a8a2:	bd38      	pop	{r3, r4, r5, pc}
 800a8a4:	20000878 	.word	0x20000878

0800a8a8 <strncmp>:
 800a8a8:	b510      	push	{r4, lr}
 800a8aa:	b16a      	cbz	r2, 800a8c8 <strncmp+0x20>
 800a8ac:	3901      	subs	r1, #1
 800a8ae:	1884      	adds	r4, r0, r2
 800a8b0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a8b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d103      	bne.n	800a8c4 <strncmp+0x1c>
 800a8bc:	42a0      	cmp	r0, r4
 800a8be:	d001      	beq.n	800a8c4 <strncmp+0x1c>
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d1f5      	bne.n	800a8b0 <strncmp+0x8>
 800a8c4:	1a98      	subs	r0, r3, r2
 800a8c6:	bd10      	pop	{r4, pc}
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	e7fc      	b.n	800a8c6 <strncmp+0x1e>

0800a8cc <__ascii_wctomb>:
 800a8cc:	b149      	cbz	r1, 800a8e2 <__ascii_wctomb+0x16>
 800a8ce:	2aff      	cmp	r2, #255	; 0xff
 800a8d0:	bf85      	ittet	hi
 800a8d2:	238a      	movhi	r3, #138	; 0x8a
 800a8d4:	6003      	strhi	r3, [r0, #0]
 800a8d6:	700a      	strbls	r2, [r1, #0]
 800a8d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a8dc:	bf98      	it	ls
 800a8de:	2001      	movls	r0, #1
 800a8e0:	4770      	bx	lr
 800a8e2:	4608      	mov	r0, r1
 800a8e4:	4770      	bx	lr
	...

0800a8e8 <__assert_func>:
 800a8e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8ea:	4614      	mov	r4, r2
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	4b09      	ldr	r3, [pc, #36]	; (800a914 <__assert_func+0x2c>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4605      	mov	r5, r0
 800a8f4:	68d8      	ldr	r0, [r3, #12]
 800a8f6:	b14c      	cbz	r4, 800a90c <__assert_func+0x24>
 800a8f8:	4b07      	ldr	r3, [pc, #28]	; (800a918 <__assert_func+0x30>)
 800a8fa:	9100      	str	r1, [sp, #0]
 800a8fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a900:	4906      	ldr	r1, [pc, #24]	; (800a91c <__assert_func+0x34>)
 800a902:	462b      	mov	r3, r5
 800a904:	f000 f80e 	bl	800a924 <fiprintf>
 800a908:	f000 fa84 	bl	800ae14 <abort>
 800a90c:	4b04      	ldr	r3, [pc, #16]	; (800a920 <__assert_func+0x38>)
 800a90e:	461c      	mov	r4, r3
 800a910:	e7f3      	b.n	800a8fa <__assert_func+0x12>
 800a912:	bf00      	nop
 800a914:	2000001c 	.word	0x2000001c
 800a918:	0800ed2d 	.word	0x0800ed2d
 800a91c:	0800ed3a 	.word	0x0800ed3a
 800a920:	0800ed68 	.word	0x0800ed68

0800a924 <fiprintf>:
 800a924:	b40e      	push	{r1, r2, r3}
 800a926:	b503      	push	{r0, r1, lr}
 800a928:	4601      	mov	r1, r0
 800a92a:	ab03      	add	r3, sp, #12
 800a92c:	4805      	ldr	r0, [pc, #20]	; (800a944 <fiprintf+0x20>)
 800a92e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a932:	6800      	ldr	r0, [r0, #0]
 800a934:	9301      	str	r3, [sp, #4]
 800a936:	f000 f87d 	bl	800aa34 <_vfiprintf_r>
 800a93a:	b002      	add	sp, #8
 800a93c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a940:	b003      	add	sp, #12
 800a942:	4770      	bx	lr
 800a944:	2000001c 	.word	0x2000001c

0800a948 <memmove>:
 800a948:	4288      	cmp	r0, r1
 800a94a:	b510      	push	{r4, lr}
 800a94c:	eb01 0402 	add.w	r4, r1, r2
 800a950:	d902      	bls.n	800a958 <memmove+0x10>
 800a952:	4284      	cmp	r4, r0
 800a954:	4623      	mov	r3, r4
 800a956:	d807      	bhi.n	800a968 <memmove+0x20>
 800a958:	1e43      	subs	r3, r0, #1
 800a95a:	42a1      	cmp	r1, r4
 800a95c:	d008      	beq.n	800a970 <memmove+0x28>
 800a95e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a962:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a966:	e7f8      	b.n	800a95a <memmove+0x12>
 800a968:	4402      	add	r2, r0
 800a96a:	4601      	mov	r1, r0
 800a96c:	428a      	cmp	r2, r1
 800a96e:	d100      	bne.n	800a972 <memmove+0x2a>
 800a970:	bd10      	pop	{r4, pc}
 800a972:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a976:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a97a:	e7f7      	b.n	800a96c <memmove+0x24>

0800a97c <__malloc_lock>:
 800a97c:	4801      	ldr	r0, [pc, #4]	; (800a984 <__malloc_lock+0x8>)
 800a97e:	f000 bc09 	b.w	800b194 <__retarget_lock_acquire_recursive>
 800a982:	bf00      	nop
 800a984:	20000880 	.word	0x20000880

0800a988 <__malloc_unlock>:
 800a988:	4801      	ldr	r0, [pc, #4]	; (800a990 <__malloc_unlock+0x8>)
 800a98a:	f000 bc04 	b.w	800b196 <__retarget_lock_release_recursive>
 800a98e:	bf00      	nop
 800a990:	20000880 	.word	0x20000880

0800a994 <_realloc_r>:
 800a994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a996:	4607      	mov	r7, r0
 800a998:	4614      	mov	r4, r2
 800a99a:	460e      	mov	r6, r1
 800a99c:	b921      	cbnz	r1, 800a9a8 <_realloc_r+0x14>
 800a99e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	f7ff bdb0 	b.w	800a508 <_malloc_r>
 800a9a8:	b922      	cbnz	r2, 800a9b4 <_realloc_r+0x20>
 800a9aa:	f7ff fd5d 	bl	800a468 <_free_r>
 800a9ae:	4625      	mov	r5, r4
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9b4:	f000 fc54 	bl	800b260 <_malloc_usable_size_r>
 800a9b8:	42a0      	cmp	r0, r4
 800a9ba:	d20f      	bcs.n	800a9dc <_realloc_r+0x48>
 800a9bc:	4621      	mov	r1, r4
 800a9be:	4638      	mov	r0, r7
 800a9c0:	f7ff fda2 	bl	800a508 <_malloc_r>
 800a9c4:	4605      	mov	r5, r0
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d0f2      	beq.n	800a9b0 <_realloc_r+0x1c>
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4622      	mov	r2, r4
 800a9ce:	f7fc f911 	bl	8006bf4 <memcpy>
 800a9d2:	4631      	mov	r1, r6
 800a9d4:	4638      	mov	r0, r7
 800a9d6:	f7ff fd47 	bl	800a468 <_free_r>
 800a9da:	e7e9      	b.n	800a9b0 <_realloc_r+0x1c>
 800a9dc:	4635      	mov	r5, r6
 800a9de:	e7e7      	b.n	800a9b0 <_realloc_r+0x1c>

0800a9e0 <__sfputc_r>:
 800a9e0:	6893      	ldr	r3, [r2, #8]
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	b410      	push	{r4}
 800a9e8:	6093      	str	r3, [r2, #8]
 800a9ea:	da08      	bge.n	800a9fe <__sfputc_r+0x1e>
 800a9ec:	6994      	ldr	r4, [r2, #24]
 800a9ee:	42a3      	cmp	r3, r4
 800a9f0:	db01      	blt.n	800a9f6 <__sfputc_r+0x16>
 800a9f2:	290a      	cmp	r1, #10
 800a9f4:	d103      	bne.n	800a9fe <__sfputc_r+0x1e>
 800a9f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9fa:	f000 b94b 	b.w	800ac94 <__swbuf_r>
 800a9fe:	6813      	ldr	r3, [r2, #0]
 800aa00:	1c58      	adds	r0, r3, #1
 800aa02:	6010      	str	r0, [r2, #0]
 800aa04:	7019      	strb	r1, [r3, #0]
 800aa06:	4608      	mov	r0, r1
 800aa08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <__sfputs_r>:
 800aa0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa10:	4606      	mov	r6, r0
 800aa12:	460f      	mov	r7, r1
 800aa14:	4614      	mov	r4, r2
 800aa16:	18d5      	adds	r5, r2, r3
 800aa18:	42ac      	cmp	r4, r5
 800aa1a:	d101      	bne.n	800aa20 <__sfputs_r+0x12>
 800aa1c:	2000      	movs	r0, #0
 800aa1e:	e007      	b.n	800aa30 <__sfputs_r+0x22>
 800aa20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa24:	463a      	mov	r2, r7
 800aa26:	4630      	mov	r0, r6
 800aa28:	f7ff ffda 	bl	800a9e0 <__sfputc_r>
 800aa2c:	1c43      	adds	r3, r0, #1
 800aa2e:	d1f3      	bne.n	800aa18 <__sfputs_r+0xa>
 800aa30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa34 <_vfiprintf_r>:
 800aa34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa38:	460d      	mov	r5, r1
 800aa3a:	b09d      	sub	sp, #116	; 0x74
 800aa3c:	4614      	mov	r4, r2
 800aa3e:	4698      	mov	r8, r3
 800aa40:	4606      	mov	r6, r0
 800aa42:	b118      	cbz	r0, 800aa4c <_vfiprintf_r+0x18>
 800aa44:	6983      	ldr	r3, [r0, #24]
 800aa46:	b90b      	cbnz	r3, 800aa4c <_vfiprintf_r+0x18>
 800aa48:	f000 fb06 	bl	800b058 <__sinit>
 800aa4c:	4b89      	ldr	r3, [pc, #548]	; (800ac74 <_vfiprintf_r+0x240>)
 800aa4e:	429d      	cmp	r5, r3
 800aa50:	d11b      	bne.n	800aa8a <_vfiprintf_r+0x56>
 800aa52:	6875      	ldr	r5, [r6, #4]
 800aa54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa56:	07d9      	lsls	r1, r3, #31
 800aa58:	d405      	bmi.n	800aa66 <_vfiprintf_r+0x32>
 800aa5a:	89ab      	ldrh	r3, [r5, #12]
 800aa5c:	059a      	lsls	r2, r3, #22
 800aa5e:	d402      	bmi.n	800aa66 <_vfiprintf_r+0x32>
 800aa60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa62:	f000 fb97 	bl	800b194 <__retarget_lock_acquire_recursive>
 800aa66:	89ab      	ldrh	r3, [r5, #12]
 800aa68:	071b      	lsls	r3, r3, #28
 800aa6a:	d501      	bpl.n	800aa70 <_vfiprintf_r+0x3c>
 800aa6c:	692b      	ldr	r3, [r5, #16]
 800aa6e:	b9eb      	cbnz	r3, 800aaac <_vfiprintf_r+0x78>
 800aa70:	4629      	mov	r1, r5
 800aa72:	4630      	mov	r0, r6
 800aa74:	f000 f960 	bl	800ad38 <__swsetup_r>
 800aa78:	b1c0      	cbz	r0, 800aaac <_vfiprintf_r+0x78>
 800aa7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa7c:	07dc      	lsls	r4, r3, #31
 800aa7e:	d50e      	bpl.n	800aa9e <_vfiprintf_r+0x6a>
 800aa80:	f04f 30ff 	mov.w	r0, #4294967295
 800aa84:	b01d      	add	sp, #116	; 0x74
 800aa86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa8a:	4b7b      	ldr	r3, [pc, #492]	; (800ac78 <_vfiprintf_r+0x244>)
 800aa8c:	429d      	cmp	r5, r3
 800aa8e:	d101      	bne.n	800aa94 <_vfiprintf_r+0x60>
 800aa90:	68b5      	ldr	r5, [r6, #8]
 800aa92:	e7df      	b.n	800aa54 <_vfiprintf_r+0x20>
 800aa94:	4b79      	ldr	r3, [pc, #484]	; (800ac7c <_vfiprintf_r+0x248>)
 800aa96:	429d      	cmp	r5, r3
 800aa98:	bf08      	it	eq
 800aa9a:	68f5      	ldreq	r5, [r6, #12]
 800aa9c:	e7da      	b.n	800aa54 <_vfiprintf_r+0x20>
 800aa9e:	89ab      	ldrh	r3, [r5, #12]
 800aaa0:	0598      	lsls	r0, r3, #22
 800aaa2:	d4ed      	bmi.n	800aa80 <_vfiprintf_r+0x4c>
 800aaa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aaa6:	f000 fb76 	bl	800b196 <__retarget_lock_release_recursive>
 800aaaa:	e7e9      	b.n	800aa80 <_vfiprintf_r+0x4c>
 800aaac:	2300      	movs	r3, #0
 800aaae:	9309      	str	r3, [sp, #36]	; 0x24
 800aab0:	2320      	movs	r3, #32
 800aab2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aab6:	f8cd 800c 	str.w	r8, [sp, #12]
 800aaba:	2330      	movs	r3, #48	; 0x30
 800aabc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ac80 <_vfiprintf_r+0x24c>
 800aac0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aac4:	f04f 0901 	mov.w	r9, #1
 800aac8:	4623      	mov	r3, r4
 800aaca:	469a      	mov	sl, r3
 800aacc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aad0:	b10a      	cbz	r2, 800aad6 <_vfiprintf_r+0xa2>
 800aad2:	2a25      	cmp	r2, #37	; 0x25
 800aad4:	d1f9      	bne.n	800aaca <_vfiprintf_r+0x96>
 800aad6:	ebba 0b04 	subs.w	fp, sl, r4
 800aada:	d00b      	beq.n	800aaf4 <_vfiprintf_r+0xc0>
 800aadc:	465b      	mov	r3, fp
 800aade:	4622      	mov	r2, r4
 800aae0:	4629      	mov	r1, r5
 800aae2:	4630      	mov	r0, r6
 800aae4:	f7ff ff93 	bl	800aa0e <__sfputs_r>
 800aae8:	3001      	adds	r0, #1
 800aaea:	f000 80aa 	beq.w	800ac42 <_vfiprintf_r+0x20e>
 800aaee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aaf0:	445a      	add	r2, fp
 800aaf2:	9209      	str	r2, [sp, #36]	; 0x24
 800aaf4:	f89a 3000 	ldrb.w	r3, [sl]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	f000 80a2 	beq.w	800ac42 <_vfiprintf_r+0x20e>
 800aafe:	2300      	movs	r3, #0
 800ab00:	f04f 32ff 	mov.w	r2, #4294967295
 800ab04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab08:	f10a 0a01 	add.w	sl, sl, #1
 800ab0c:	9304      	str	r3, [sp, #16]
 800ab0e:	9307      	str	r3, [sp, #28]
 800ab10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab14:	931a      	str	r3, [sp, #104]	; 0x68
 800ab16:	4654      	mov	r4, sl
 800ab18:	2205      	movs	r2, #5
 800ab1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab1e:	4858      	ldr	r0, [pc, #352]	; (800ac80 <_vfiprintf_r+0x24c>)
 800ab20:	f7f5 fb5e 	bl	80001e0 <memchr>
 800ab24:	9a04      	ldr	r2, [sp, #16]
 800ab26:	b9d8      	cbnz	r0, 800ab60 <_vfiprintf_r+0x12c>
 800ab28:	06d1      	lsls	r1, r2, #27
 800ab2a:	bf44      	itt	mi
 800ab2c:	2320      	movmi	r3, #32
 800ab2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab32:	0713      	lsls	r3, r2, #28
 800ab34:	bf44      	itt	mi
 800ab36:	232b      	movmi	r3, #43	; 0x2b
 800ab38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ab40:	2b2a      	cmp	r3, #42	; 0x2a
 800ab42:	d015      	beq.n	800ab70 <_vfiprintf_r+0x13c>
 800ab44:	9a07      	ldr	r2, [sp, #28]
 800ab46:	4654      	mov	r4, sl
 800ab48:	2000      	movs	r0, #0
 800ab4a:	f04f 0c0a 	mov.w	ip, #10
 800ab4e:	4621      	mov	r1, r4
 800ab50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab54:	3b30      	subs	r3, #48	; 0x30
 800ab56:	2b09      	cmp	r3, #9
 800ab58:	d94e      	bls.n	800abf8 <_vfiprintf_r+0x1c4>
 800ab5a:	b1b0      	cbz	r0, 800ab8a <_vfiprintf_r+0x156>
 800ab5c:	9207      	str	r2, [sp, #28]
 800ab5e:	e014      	b.n	800ab8a <_vfiprintf_r+0x156>
 800ab60:	eba0 0308 	sub.w	r3, r0, r8
 800ab64:	fa09 f303 	lsl.w	r3, r9, r3
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	9304      	str	r3, [sp, #16]
 800ab6c:	46a2      	mov	sl, r4
 800ab6e:	e7d2      	b.n	800ab16 <_vfiprintf_r+0xe2>
 800ab70:	9b03      	ldr	r3, [sp, #12]
 800ab72:	1d19      	adds	r1, r3, #4
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	9103      	str	r1, [sp, #12]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	bfbb      	ittet	lt
 800ab7c:	425b      	neglt	r3, r3
 800ab7e:	f042 0202 	orrlt.w	r2, r2, #2
 800ab82:	9307      	strge	r3, [sp, #28]
 800ab84:	9307      	strlt	r3, [sp, #28]
 800ab86:	bfb8      	it	lt
 800ab88:	9204      	strlt	r2, [sp, #16]
 800ab8a:	7823      	ldrb	r3, [r4, #0]
 800ab8c:	2b2e      	cmp	r3, #46	; 0x2e
 800ab8e:	d10c      	bne.n	800abaa <_vfiprintf_r+0x176>
 800ab90:	7863      	ldrb	r3, [r4, #1]
 800ab92:	2b2a      	cmp	r3, #42	; 0x2a
 800ab94:	d135      	bne.n	800ac02 <_vfiprintf_r+0x1ce>
 800ab96:	9b03      	ldr	r3, [sp, #12]
 800ab98:	1d1a      	adds	r2, r3, #4
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	9203      	str	r2, [sp, #12]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	bfb8      	it	lt
 800aba2:	f04f 33ff 	movlt.w	r3, #4294967295
 800aba6:	3402      	adds	r4, #2
 800aba8:	9305      	str	r3, [sp, #20]
 800abaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ac90 <_vfiprintf_r+0x25c>
 800abae:	7821      	ldrb	r1, [r4, #0]
 800abb0:	2203      	movs	r2, #3
 800abb2:	4650      	mov	r0, sl
 800abb4:	f7f5 fb14 	bl	80001e0 <memchr>
 800abb8:	b140      	cbz	r0, 800abcc <_vfiprintf_r+0x198>
 800abba:	2340      	movs	r3, #64	; 0x40
 800abbc:	eba0 000a 	sub.w	r0, r0, sl
 800abc0:	fa03 f000 	lsl.w	r0, r3, r0
 800abc4:	9b04      	ldr	r3, [sp, #16]
 800abc6:	4303      	orrs	r3, r0
 800abc8:	3401      	adds	r4, #1
 800abca:	9304      	str	r3, [sp, #16]
 800abcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abd0:	482c      	ldr	r0, [pc, #176]	; (800ac84 <_vfiprintf_r+0x250>)
 800abd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abd6:	2206      	movs	r2, #6
 800abd8:	f7f5 fb02 	bl	80001e0 <memchr>
 800abdc:	2800      	cmp	r0, #0
 800abde:	d03f      	beq.n	800ac60 <_vfiprintf_r+0x22c>
 800abe0:	4b29      	ldr	r3, [pc, #164]	; (800ac88 <_vfiprintf_r+0x254>)
 800abe2:	bb1b      	cbnz	r3, 800ac2c <_vfiprintf_r+0x1f8>
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	3307      	adds	r3, #7
 800abe8:	f023 0307 	bic.w	r3, r3, #7
 800abec:	3308      	adds	r3, #8
 800abee:	9303      	str	r3, [sp, #12]
 800abf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abf2:	443b      	add	r3, r7
 800abf4:	9309      	str	r3, [sp, #36]	; 0x24
 800abf6:	e767      	b.n	800aac8 <_vfiprintf_r+0x94>
 800abf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800abfc:	460c      	mov	r4, r1
 800abfe:	2001      	movs	r0, #1
 800ac00:	e7a5      	b.n	800ab4e <_vfiprintf_r+0x11a>
 800ac02:	2300      	movs	r3, #0
 800ac04:	3401      	adds	r4, #1
 800ac06:	9305      	str	r3, [sp, #20]
 800ac08:	4619      	mov	r1, r3
 800ac0a:	f04f 0c0a 	mov.w	ip, #10
 800ac0e:	4620      	mov	r0, r4
 800ac10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac14:	3a30      	subs	r2, #48	; 0x30
 800ac16:	2a09      	cmp	r2, #9
 800ac18:	d903      	bls.n	800ac22 <_vfiprintf_r+0x1ee>
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d0c5      	beq.n	800abaa <_vfiprintf_r+0x176>
 800ac1e:	9105      	str	r1, [sp, #20]
 800ac20:	e7c3      	b.n	800abaa <_vfiprintf_r+0x176>
 800ac22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac26:	4604      	mov	r4, r0
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e7f0      	b.n	800ac0e <_vfiprintf_r+0x1da>
 800ac2c:	ab03      	add	r3, sp, #12
 800ac2e:	9300      	str	r3, [sp, #0]
 800ac30:	462a      	mov	r2, r5
 800ac32:	4b16      	ldr	r3, [pc, #88]	; (800ac8c <_vfiprintf_r+0x258>)
 800ac34:	a904      	add	r1, sp, #16
 800ac36:	4630      	mov	r0, r6
 800ac38:	f7fc f892 	bl	8006d60 <_printf_float>
 800ac3c:	4607      	mov	r7, r0
 800ac3e:	1c78      	adds	r0, r7, #1
 800ac40:	d1d6      	bne.n	800abf0 <_vfiprintf_r+0x1bc>
 800ac42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac44:	07d9      	lsls	r1, r3, #31
 800ac46:	d405      	bmi.n	800ac54 <_vfiprintf_r+0x220>
 800ac48:	89ab      	ldrh	r3, [r5, #12]
 800ac4a:	059a      	lsls	r2, r3, #22
 800ac4c:	d402      	bmi.n	800ac54 <_vfiprintf_r+0x220>
 800ac4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac50:	f000 faa1 	bl	800b196 <__retarget_lock_release_recursive>
 800ac54:	89ab      	ldrh	r3, [r5, #12]
 800ac56:	065b      	lsls	r3, r3, #25
 800ac58:	f53f af12 	bmi.w	800aa80 <_vfiprintf_r+0x4c>
 800ac5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac5e:	e711      	b.n	800aa84 <_vfiprintf_r+0x50>
 800ac60:	ab03      	add	r3, sp, #12
 800ac62:	9300      	str	r3, [sp, #0]
 800ac64:	462a      	mov	r2, r5
 800ac66:	4b09      	ldr	r3, [pc, #36]	; (800ac8c <_vfiprintf_r+0x258>)
 800ac68:	a904      	add	r1, sp, #16
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f7fc fb1c 	bl	80072a8 <_printf_i>
 800ac70:	e7e4      	b.n	800ac3c <_vfiprintf_r+0x208>
 800ac72:	bf00      	nop
 800ac74:	0800ed8c 	.word	0x0800ed8c
 800ac78:	0800edac 	.word	0x0800edac
 800ac7c:	0800ed6c 	.word	0x0800ed6c
 800ac80:	0800ed1c 	.word	0x0800ed1c
 800ac84:	0800ed26 	.word	0x0800ed26
 800ac88:	08006d61 	.word	0x08006d61
 800ac8c:	0800aa0f 	.word	0x0800aa0f
 800ac90:	0800ed22 	.word	0x0800ed22

0800ac94 <__swbuf_r>:
 800ac94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac96:	460e      	mov	r6, r1
 800ac98:	4614      	mov	r4, r2
 800ac9a:	4605      	mov	r5, r0
 800ac9c:	b118      	cbz	r0, 800aca6 <__swbuf_r+0x12>
 800ac9e:	6983      	ldr	r3, [r0, #24]
 800aca0:	b90b      	cbnz	r3, 800aca6 <__swbuf_r+0x12>
 800aca2:	f000 f9d9 	bl	800b058 <__sinit>
 800aca6:	4b21      	ldr	r3, [pc, #132]	; (800ad2c <__swbuf_r+0x98>)
 800aca8:	429c      	cmp	r4, r3
 800acaa:	d12b      	bne.n	800ad04 <__swbuf_r+0x70>
 800acac:	686c      	ldr	r4, [r5, #4]
 800acae:	69a3      	ldr	r3, [r4, #24]
 800acb0:	60a3      	str	r3, [r4, #8]
 800acb2:	89a3      	ldrh	r3, [r4, #12]
 800acb4:	071a      	lsls	r2, r3, #28
 800acb6:	d52f      	bpl.n	800ad18 <__swbuf_r+0x84>
 800acb8:	6923      	ldr	r3, [r4, #16]
 800acba:	b36b      	cbz	r3, 800ad18 <__swbuf_r+0x84>
 800acbc:	6923      	ldr	r3, [r4, #16]
 800acbe:	6820      	ldr	r0, [r4, #0]
 800acc0:	1ac0      	subs	r0, r0, r3
 800acc2:	6963      	ldr	r3, [r4, #20]
 800acc4:	b2f6      	uxtb	r6, r6
 800acc6:	4283      	cmp	r3, r0
 800acc8:	4637      	mov	r7, r6
 800acca:	dc04      	bgt.n	800acd6 <__swbuf_r+0x42>
 800accc:	4621      	mov	r1, r4
 800acce:	4628      	mov	r0, r5
 800acd0:	f000 f92e 	bl	800af30 <_fflush_r>
 800acd4:	bb30      	cbnz	r0, 800ad24 <__swbuf_r+0x90>
 800acd6:	68a3      	ldr	r3, [r4, #8]
 800acd8:	3b01      	subs	r3, #1
 800acda:	60a3      	str	r3, [r4, #8]
 800acdc:	6823      	ldr	r3, [r4, #0]
 800acde:	1c5a      	adds	r2, r3, #1
 800ace0:	6022      	str	r2, [r4, #0]
 800ace2:	701e      	strb	r6, [r3, #0]
 800ace4:	6963      	ldr	r3, [r4, #20]
 800ace6:	3001      	adds	r0, #1
 800ace8:	4283      	cmp	r3, r0
 800acea:	d004      	beq.n	800acf6 <__swbuf_r+0x62>
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	07db      	lsls	r3, r3, #31
 800acf0:	d506      	bpl.n	800ad00 <__swbuf_r+0x6c>
 800acf2:	2e0a      	cmp	r6, #10
 800acf4:	d104      	bne.n	800ad00 <__swbuf_r+0x6c>
 800acf6:	4621      	mov	r1, r4
 800acf8:	4628      	mov	r0, r5
 800acfa:	f000 f919 	bl	800af30 <_fflush_r>
 800acfe:	b988      	cbnz	r0, 800ad24 <__swbuf_r+0x90>
 800ad00:	4638      	mov	r0, r7
 800ad02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad04:	4b0a      	ldr	r3, [pc, #40]	; (800ad30 <__swbuf_r+0x9c>)
 800ad06:	429c      	cmp	r4, r3
 800ad08:	d101      	bne.n	800ad0e <__swbuf_r+0x7a>
 800ad0a:	68ac      	ldr	r4, [r5, #8]
 800ad0c:	e7cf      	b.n	800acae <__swbuf_r+0x1a>
 800ad0e:	4b09      	ldr	r3, [pc, #36]	; (800ad34 <__swbuf_r+0xa0>)
 800ad10:	429c      	cmp	r4, r3
 800ad12:	bf08      	it	eq
 800ad14:	68ec      	ldreq	r4, [r5, #12]
 800ad16:	e7ca      	b.n	800acae <__swbuf_r+0x1a>
 800ad18:	4621      	mov	r1, r4
 800ad1a:	4628      	mov	r0, r5
 800ad1c:	f000 f80c 	bl	800ad38 <__swsetup_r>
 800ad20:	2800      	cmp	r0, #0
 800ad22:	d0cb      	beq.n	800acbc <__swbuf_r+0x28>
 800ad24:	f04f 37ff 	mov.w	r7, #4294967295
 800ad28:	e7ea      	b.n	800ad00 <__swbuf_r+0x6c>
 800ad2a:	bf00      	nop
 800ad2c:	0800ed8c 	.word	0x0800ed8c
 800ad30:	0800edac 	.word	0x0800edac
 800ad34:	0800ed6c 	.word	0x0800ed6c

0800ad38 <__swsetup_r>:
 800ad38:	4b32      	ldr	r3, [pc, #200]	; (800ae04 <__swsetup_r+0xcc>)
 800ad3a:	b570      	push	{r4, r5, r6, lr}
 800ad3c:	681d      	ldr	r5, [r3, #0]
 800ad3e:	4606      	mov	r6, r0
 800ad40:	460c      	mov	r4, r1
 800ad42:	b125      	cbz	r5, 800ad4e <__swsetup_r+0x16>
 800ad44:	69ab      	ldr	r3, [r5, #24]
 800ad46:	b913      	cbnz	r3, 800ad4e <__swsetup_r+0x16>
 800ad48:	4628      	mov	r0, r5
 800ad4a:	f000 f985 	bl	800b058 <__sinit>
 800ad4e:	4b2e      	ldr	r3, [pc, #184]	; (800ae08 <__swsetup_r+0xd0>)
 800ad50:	429c      	cmp	r4, r3
 800ad52:	d10f      	bne.n	800ad74 <__swsetup_r+0x3c>
 800ad54:	686c      	ldr	r4, [r5, #4]
 800ad56:	89a3      	ldrh	r3, [r4, #12]
 800ad58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad5c:	0719      	lsls	r1, r3, #28
 800ad5e:	d42c      	bmi.n	800adba <__swsetup_r+0x82>
 800ad60:	06dd      	lsls	r5, r3, #27
 800ad62:	d411      	bmi.n	800ad88 <__swsetup_r+0x50>
 800ad64:	2309      	movs	r3, #9
 800ad66:	6033      	str	r3, [r6, #0]
 800ad68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad6c:	81a3      	strh	r3, [r4, #12]
 800ad6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad72:	e03e      	b.n	800adf2 <__swsetup_r+0xba>
 800ad74:	4b25      	ldr	r3, [pc, #148]	; (800ae0c <__swsetup_r+0xd4>)
 800ad76:	429c      	cmp	r4, r3
 800ad78:	d101      	bne.n	800ad7e <__swsetup_r+0x46>
 800ad7a:	68ac      	ldr	r4, [r5, #8]
 800ad7c:	e7eb      	b.n	800ad56 <__swsetup_r+0x1e>
 800ad7e:	4b24      	ldr	r3, [pc, #144]	; (800ae10 <__swsetup_r+0xd8>)
 800ad80:	429c      	cmp	r4, r3
 800ad82:	bf08      	it	eq
 800ad84:	68ec      	ldreq	r4, [r5, #12]
 800ad86:	e7e6      	b.n	800ad56 <__swsetup_r+0x1e>
 800ad88:	0758      	lsls	r0, r3, #29
 800ad8a:	d512      	bpl.n	800adb2 <__swsetup_r+0x7a>
 800ad8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad8e:	b141      	cbz	r1, 800ada2 <__swsetup_r+0x6a>
 800ad90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad94:	4299      	cmp	r1, r3
 800ad96:	d002      	beq.n	800ad9e <__swsetup_r+0x66>
 800ad98:	4630      	mov	r0, r6
 800ad9a:	f7ff fb65 	bl	800a468 <_free_r>
 800ad9e:	2300      	movs	r3, #0
 800ada0:	6363      	str	r3, [r4, #52]	; 0x34
 800ada2:	89a3      	ldrh	r3, [r4, #12]
 800ada4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ada8:	81a3      	strh	r3, [r4, #12]
 800adaa:	2300      	movs	r3, #0
 800adac:	6063      	str	r3, [r4, #4]
 800adae:	6923      	ldr	r3, [r4, #16]
 800adb0:	6023      	str	r3, [r4, #0]
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	f043 0308 	orr.w	r3, r3, #8
 800adb8:	81a3      	strh	r3, [r4, #12]
 800adba:	6923      	ldr	r3, [r4, #16]
 800adbc:	b94b      	cbnz	r3, 800add2 <__swsetup_r+0x9a>
 800adbe:	89a3      	ldrh	r3, [r4, #12]
 800adc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800adc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adc8:	d003      	beq.n	800add2 <__swsetup_r+0x9a>
 800adca:	4621      	mov	r1, r4
 800adcc:	4630      	mov	r0, r6
 800adce:	f000 fa07 	bl	800b1e0 <__smakebuf_r>
 800add2:	89a0      	ldrh	r0, [r4, #12]
 800add4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800add8:	f010 0301 	ands.w	r3, r0, #1
 800addc:	d00a      	beq.n	800adf4 <__swsetup_r+0xbc>
 800adde:	2300      	movs	r3, #0
 800ade0:	60a3      	str	r3, [r4, #8]
 800ade2:	6963      	ldr	r3, [r4, #20]
 800ade4:	425b      	negs	r3, r3
 800ade6:	61a3      	str	r3, [r4, #24]
 800ade8:	6923      	ldr	r3, [r4, #16]
 800adea:	b943      	cbnz	r3, 800adfe <__swsetup_r+0xc6>
 800adec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800adf0:	d1ba      	bne.n	800ad68 <__swsetup_r+0x30>
 800adf2:	bd70      	pop	{r4, r5, r6, pc}
 800adf4:	0781      	lsls	r1, r0, #30
 800adf6:	bf58      	it	pl
 800adf8:	6963      	ldrpl	r3, [r4, #20]
 800adfa:	60a3      	str	r3, [r4, #8]
 800adfc:	e7f4      	b.n	800ade8 <__swsetup_r+0xb0>
 800adfe:	2000      	movs	r0, #0
 800ae00:	e7f7      	b.n	800adf2 <__swsetup_r+0xba>
 800ae02:	bf00      	nop
 800ae04:	2000001c 	.word	0x2000001c
 800ae08:	0800ed8c 	.word	0x0800ed8c
 800ae0c:	0800edac 	.word	0x0800edac
 800ae10:	0800ed6c 	.word	0x0800ed6c

0800ae14 <abort>:
 800ae14:	b508      	push	{r3, lr}
 800ae16:	2006      	movs	r0, #6
 800ae18:	f000 fa52 	bl	800b2c0 <raise>
 800ae1c:	2001      	movs	r0, #1
 800ae1e:	f7f8 fc79 	bl	8003714 <_exit>
	...

0800ae24 <__sflush_r>:
 800ae24:	898a      	ldrh	r2, [r1, #12]
 800ae26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae2a:	4605      	mov	r5, r0
 800ae2c:	0710      	lsls	r0, r2, #28
 800ae2e:	460c      	mov	r4, r1
 800ae30:	d458      	bmi.n	800aee4 <__sflush_r+0xc0>
 800ae32:	684b      	ldr	r3, [r1, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	dc05      	bgt.n	800ae44 <__sflush_r+0x20>
 800ae38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	dc02      	bgt.n	800ae44 <__sflush_r+0x20>
 800ae3e:	2000      	movs	r0, #0
 800ae40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae46:	2e00      	cmp	r6, #0
 800ae48:	d0f9      	beq.n	800ae3e <__sflush_r+0x1a>
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae50:	682f      	ldr	r7, [r5, #0]
 800ae52:	602b      	str	r3, [r5, #0]
 800ae54:	d032      	beq.n	800aebc <__sflush_r+0x98>
 800ae56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	075a      	lsls	r2, r3, #29
 800ae5c:	d505      	bpl.n	800ae6a <__sflush_r+0x46>
 800ae5e:	6863      	ldr	r3, [r4, #4]
 800ae60:	1ac0      	subs	r0, r0, r3
 800ae62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae64:	b10b      	cbz	r3, 800ae6a <__sflush_r+0x46>
 800ae66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae68:	1ac0      	subs	r0, r0, r3
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	4602      	mov	r2, r0
 800ae6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae70:	6a21      	ldr	r1, [r4, #32]
 800ae72:	4628      	mov	r0, r5
 800ae74:	47b0      	blx	r6
 800ae76:	1c43      	adds	r3, r0, #1
 800ae78:	89a3      	ldrh	r3, [r4, #12]
 800ae7a:	d106      	bne.n	800ae8a <__sflush_r+0x66>
 800ae7c:	6829      	ldr	r1, [r5, #0]
 800ae7e:	291d      	cmp	r1, #29
 800ae80:	d82c      	bhi.n	800aedc <__sflush_r+0xb8>
 800ae82:	4a2a      	ldr	r2, [pc, #168]	; (800af2c <__sflush_r+0x108>)
 800ae84:	40ca      	lsrs	r2, r1
 800ae86:	07d6      	lsls	r6, r2, #31
 800ae88:	d528      	bpl.n	800aedc <__sflush_r+0xb8>
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	6062      	str	r2, [r4, #4]
 800ae8e:	04d9      	lsls	r1, r3, #19
 800ae90:	6922      	ldr	r2, [r4, #16]
 800ae92:	6022      	str	r2, [r4, #0]
 800ae94:	d504      	bpl.n	800aea0 <__sflush_r+0x7c>
 800ae96:	1c42      	adds	r2, r0, #1
 800ae98:	d101      	bne.n	800ae9e <__sflush_r+0x7a>
 800ae9a:	682b      	ldr	r3, [r5, #0]
 800ae9c:	b903      	cbnz	r3, 800aea0 <__sflush_r+0x7c>
 800ae9e:	6560      	str	r0, [r4, #84]	; 0x54
 800aea0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aea2:	602f      	str	r7, [r5, #0]
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d0ca      	beq.n	800ae3e <__sflush_r+0x1a>
 800aea8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aeac:	4299      	cmp	r1, r3
 800aeae:	d002      	beq.n	800aeb6 <__sflush_r+0x92>
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	f7ff fad9 	bl	800a468 <_free_r>
 800aeb6:	2000      	movs	r0, #0
 800aeb8:	6360      	str	r0, [r4, #52]	; 0x34
 800aeba:	e7c1      	b.n	800ae40 <__sflush_r+0x1c>
 800aebc:	6a21      	ldr	r1, [r4, #32]
 800aebe:	2301      	movs	r3, #1
 800aec0:	4628      	mov	r0, r5
 800aec2:	47b0      	blx	r6
 800aec4:	1c41      	adds	r1, r0, #1
 800aec6:	d1c7      	bne.n	800ae58 <__sflush_r+0x34>
 800aec8:	682b      	ldr	r3, [r5, #0]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d0c4      	beq.n	800ae58 <__sflush_r+0x34>
 800aece:	2b1d      	cmp	r3, #29
 800aed0:	d001      	beq.n	800aed6 <__sflush_r+0xb2>
 800aed2:	2b16      	cmp	r3, #22
 800aed4:	d101      	bne.n	800aeda <__sflush_r+0xb6>
 800aed6:	602f      	str	r7, [r5, #0]
 800aed8:	e7b1      	b.n	800ae3e <__sflush_r+0x1a>
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aee0:	81a3      	strh	r3, [r4, #12]
 800aee2:	e7ad      	b.n	800ae40 <__sflush_r+0x1c>
 800aee4:	690f      	ldr	r7, [r1, #16]
 800aee6:	2f00      	cmp	r7, #0
 800aee8:	d0a9      	beq.n	800ae3e <__sflush_r+0x1a>
 800aeea:	0793      	lsls	r3, r2, #30
 800aeec:	680e      	ldr	r6, [r1, #0]
 800aeee:	bf08      	it	eq
 800aef0:	694b      	ldreq	r3, [r1, #20]
 800aef2:	600f      	str	r7, [r1, #0]
 800aef4:	bf18      	it	ne
 800aef6:	2300      	movne	r3, #0
 800aef8:	eba6 0807 	sub.w	r8, r6, r7
 800aefc:	608b      	str	r3, [r1, #8]
 800aefe:	f1b8 0f00 	cmp.w	r8, #0
 800af02:	dd9c      	ble.n	800ae3e <__sflush_r+0x1a>
 800af04:	6a21      	ldr	r1, [r4, #32]
 800af06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af08:	4643      	mov	r3, r8
 800af0a:	463a      	mov	r2, r7
 800af0c:	4628      	mov	r0, r5
 800af0e:	47b0      	blx	r6
 800af10:	2800      	cmp	r0, #0
 800af12:	dc06      	bgt.n	800af22 <__sflush_r+0xfe>
 800af14:	89a3      	ldrh	r3, [r4, #12]
 800af16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af1a:	81a3      	strh	r3, [r4, #12]
 800af1c:	f04f 30ff 	mov.w	r0, #4294967295
 800af20:	e78e      	b.n	800ae40 <__sflush_r+0x1c>
 800af22:	4407      	add	r7, r0
 800af24:	eba8 0800 	sub.w	r8, r8, r0
 800af28:	e7e9      	b.n	800aefe <__sflush_r+0xda>
 800af2a:	bf00      	nop
 800af2c:	20400001 	.word	0x20400001

0800af30 <_fflush_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	690b      	ldr	r3, [r1, #16]
 800af34:	4605      	mov	r5, r0
 800af36:	460c      	mov	r4, r1
 800af38:	b913      	cbnz	r3, 800af40 <_fflush_r+0x10>
 800af3a:	2500      	movs	r5, #0
 800af3c:	4628      	mov	r0, r5
 800af3e:	bd38      	pop	{r3, r4, r5, pc}
 800af40:	b118      	cbz	r0, 800af4a <_fflush_r+0x1a>
 800af42:	6983      	ldr	r3, [r0, #24]
 800af44:	b90b      	cbnz	r3, 800af4a <_fflush_r+0x1a>
 800af46:	f000 f887 	bl	800b058 <__sinit>
 800af4a:	4b14      	ldr	r3, [pc, #80]	; (800af9c <_fflush_r+0x6c>)
 800af4c:	429c      	cmp	r4, r3
 800af4e:	d11b      	bne.n	800af88 <_fflush_r+0x58>
 800af50:	686c      	ldr	r4, [r5, #4]
 800af52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d0ef      	beq.n	800af3a <_fflush_r+0xa>
 800af5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af5c:	07d0      	lsls	r0, r2, #31
 800af5e:	d404      	bmi.n	800af6a <_fflush_r+0x3a>
 800af60:	0599      	lsls	r1, r3, #22
 800af62:	d402      	bmi.n	800af6a <_fflush_r+0x3a>
 800af64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af66:	f000 f915 	bl	800b194 <__retarget_lock_acquire_recursive>
 800af6a:	4628      	mov	r0, r5
 800af6c:	4621      	mov	r1, r4
 800af6e:	f7ff ff59 	bl	800ae24 <__sflush_r>
 800af72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af74:	07da      	lsls	r2, r3, #31
 800af76:	4605      	mov	r5, r0
 800af78:	d4e0      	bmi.n	800af3c <_fflush_r+0xc>
 800af7a:	89a3      	ldrh	r3, [r4, #12]
 800af7c:	059b      	lsls	r3, r3, #22
 800af7e:	d4dd      	bmi.n	800af3c <_fflush_r+0xc>
 800af80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af82:	f000 f908 	bl	800b196 <__retarget_lock_release_recursive>
 800af86:	e7d9      	b.n	800af3c <_fflush_r+0xc>
 800af88:	4b05      	ldr	r3, [pc, #20]	; (800afa0 <_fflush_r+0x70>)
 800af8a:	429c      	cmp	r4, r3
 800af8c:	d101      	bne.n	800af92 <_fflush_r+0x62>
 800af8e:	68ac      	ldr	r4, [r5, #8]
 800af90:	e7df      	b.n	800af52 <_fflush_r+0x22>
 800af92:	4b04      	ldr	r3, [pc, #16]	; (800afa4 <_fflush_r+0x74>)
 800af94:	429c      	cmp	r4, r3
 800af96:	bf08      	it	eq
 800af98:	68ec      	ldreq	r4, [r5, #12]
 800af9a:	e7da      	b.n	800af52 <_fflush_r+0x22>
 800af9c:	0800ed8c 	.word	0x0800ed8c
 800afa0:	0800edac 	.word	0x0800edac
 800afa4:	0800ed6c 	.word	0x0800ed6c

0800afa8 <std>:
 800afa8:	2300      	movs	r3, #0
 800afaa:	b510      	push	{r4, lr}
 800afac:	4604      	mov	r4, r0
 800afae:	e9c0 3300 	strd	r3, r3, [r0]
 800afb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afb6:	6083      	str	r3, [r0, #8]
 800afb8:	8181      	strh	r1, [r0, #12]
 800afba:	6643      	str	r3, [r0, #100]	; 0x64
 800afbc:	81c2      	strh	r2, [r0, #14]
 800afbe:	6183      	str	r3, [r0, #24]
 800afc0:	4619      	mov	r1, r3
 800afc2:	2208      	movs	r2, #8
 800afc4:	305c      	adds	r0, #92	; 0x5c
 800afc6:	f7fb fe23 	bl	8006c10 <memset>
 800afca:	4b05      	ldr	r3, [pc, #20]	; (800afe0 <std+0x38>)
 800afcc:	6263      	str	r3, [r4, #36]	; 0x24
 800afce:	4b05      	ldr	r3, [pc, #20]	; (800afe4 <std+0x3c>)
 800afd0:	62a3      	str	r3, [r4, #40]	; 0x28
 800afd2:	4b05      	ldr	r3, [pc, #20]	; (800afe8 <std+0x40>)
 800afd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800afd6:	4b05      	ldr	r3, [pc, #20]	; (800afec <std+0x44>)
 800afd8:	6224      	str	r4, [r4, #32]
 800afda:	6323      	str	r3, [r4, #48]	; 0x30
 800afdc:	bd10      	pop	{r4, pc}
 800afde:	bf00      	nop
 800afe0:	0800b2f9 	.word	0x0800b2f9
 800afe4:	0800b31b 	.word	0x0800b31b
 800afe8:	0800b353 	.word	0x0800b353
 800afec:	0800b377 	.word	0x0800b377

0800aff0 <_cleanup_r>:
 800aff0:	4901      	ldr	r1, [pc, #4]	; (800aff8 <_cleanup_r+0x8>)
 800aff2:	f000 b8af 	b.w	800b154 <_fwalk_reent>
 800aff6:	bf00      	nop
 800aff8:	0800af31 	.word	0x0800af31

0800affc <__sfmoreglue>:
 800affc:	b570      	push	{r4, r5, r6, lr}
 800affe:	1e4a      	subs	r2, r1, #1
 800b000:	2568      	movs	r5, #104	; 0x68
 800b002:	4355      	muls	r5, r2
 800b004:	460e      	mov	r6, r1
 800b006:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b00a:	f7ff fa7d 	bl	800a508 <_malloc_r>
 800b00e:	4604      	mov	r4, r0
 800b010:	b140      	cbz	r0, 800b024 <__sfmoreglue+0x28>
 800b012:	2100      	movs	r1, #0
 800b014:	e9c0 1600 	strd	r1, r6, [r0]
 800b018:	300c      	adds	r0, #12
 800b01a:	60a0      	str	r0, [r4, #8]
 800b01c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b020:	f7fb fdf6 	bl	8006c10 <memset>
 800b024:	4620      	mov	r0, r4
 800b026:	bd70      	pop	{r4, r5, r6, pc}

0800b028 <__sfp_lock_acquire>:
 800b028:	4801      	ldr	r0, [pc, #4]	; (800b030 <__sfp_lock_acquire+0x8>)
 800b02a:	f000 b8b3 	b.w	800b194 <__retarget_lock_acquire_recursive>
 800b02e:	bf00      	nop
 800b030:	20000884 	.word	0x20000884

0800b034 <__sfp_lock_release>:
 800b034:	4801      	ldr	r0, [pc, #4]	; (800b03c <__sfp_lock_release+0x8>)
 800b036:	f000 b8ae 	b.w	800b196 <__retarget_lock_release_recursive>
 800b03a:	bf00      	nop
 800b03c:	20000884 	.word	0x20000884

0800b040 <__sinit_lock_acquire>:
 800b040:	4801      	ldr	r0, [pc, #4]	; (800b048 <__sinit_lock_acquire+0x8>)
 800b042:	f000 b8a7 	b.w	800b194 <__retarget_lock_acquire_recursive>
 800b046:	bf00      	nop
 800b048:	2000087f 	.word	0x2000087f

0800b04c <__sinit_lock_release>:
 800b04c:	4801      	ldr	r0, [pc, #4]	; (800b054 <__sinit_lock_release+0x8>)
 800b04e:	f000 b8a2 	b.w	800b196 <__retarget_lock_release_recursive>
 800b052:	bf00      	nop
 800b054:	2000087f 	.word	0x2000087f

0800b058 <__sinit>:
 800b058:	b510      	push	{r4, lr}
 800b05a:	4604      	mov	r4, r0
 800b05c:	f7ff fff0 	bl	800b040 <__sinit_lock_acquire>
 800b060:	69a3      	ldr	r3, [r4, #24]
 800b062:	b11b      	cbz	r3, 800b06c <__sinit+0x14>
 800b064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b068:	f7ff bff0 	b.w	800b04c <__sinit_lock_release>
 800b06c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b070:	6523      	str	r3, [r4, #80]	; 0x50
 800b072:	4b13      	ldr	r3, [pc, #76]	; (800b0c0 <__sinit+0x68>)
 800b074:	4a13      	ldr	r2, [pc, #76]	; (800b0c4 <__sinit+0x6c>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	62a2      	str	r2, [r4, #40]	; 0x28
 800b07a:	42a3      	cmp	r3, r4
 800b07c:	bf04      	itt	eq
 800b07e:	2301      	moveq	r3, #1
 800b080:	61a3      	streq	r3, [r4, #24]
 800b082:	4620      	mov	r0, r4
 800b084:	f000 f820 	bl	800b0c8 <__sfp>
 800b088:	6060      	str	r0, [r4, #4]
 800b08a:	4620      	mov	r0, r4
 800b08c:	f000 f81c 	bl	800b0c8 <__sfp>
 800b090:	60a0      	str	r0, [r4, #8]
 800b092:	4620      	mov	r0, r4
 800b094:	f000 f818 	bl	800b0c8 <__sfp>
 800b098:	2200      	movs	r2, #0
 800b09a:	60e0      	str	r0, [r4, #12]
 800b09c:	2104      	movs	r1, #4
 800b09e:	6860      	ldr	r0, [r4, #4]
 800b0a0:	f7ff ff82 	bl	800afa8 <std>
 800b0a4:	68a0      	ldr	r0, [r4, #8]
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	2109      	movs	r1, #9
 800b0aa:	f7ff ff7d 	bl	800afa8 <std>
 800b0ae:	68e0      	ldr	r0, [r4, #12]
 800b0b0:	2202      	movs	r2, #2
 800b0b2:	2112      	movs	r1, #18
 800b0b4:	f7ff ff78 	bl	800afa8 <std>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	61a3      	str	r3, [r4, #24]
 800b0bc:	e7d2      	b.n	800b064 <__sinit+0xc>
 800b0be:	bf00      	nop
 800b0c0:	0800e918 	.word	0x0800e918
 800b0c4:	0800aff1 	.word	0x0800aff1

0800b0c8 <__sfp>:
 800b0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ca:	4607      	mov	r7, r0
 800b0cc:	f7ff ffac 	bl	800b028 <__sfp_lock_acquire>
 800b0d0:	4b1e      	ldr	r3, [pc, #120]	; (800b14c <__sfp+0x84>)
 800b0d2:	681e      	ldr	r6, [r3, #0]
 800b0d4:	69b3      	ldr	r3, [r6, #24]
 800b0d6:	b913      	cbnz	r3, 800b0de <__sfp+0x16>
 800b0d8:	4630      	mov	r0, r6
 800b0da:	f7ff ffbd 	bl	800b058 <__sinit>
 800b0de:	3648      	adds	r6, #72	; 0x48
 800b0e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b0e4:	3b01      	subs	r3, #1
 800b0e6:	d503      	bpl.n	800b0f0 <__sfp+0x28>
 800b0e8:	6833      	ldr	r3, [r6, #0]
 800b0ea:	b30b      	cbz	r3, 800b130 <__sfp+0x68>
 800b0ec:	6836      	ldr	r6, [r6, #0]
 800b0ee:	e7f7      	b.n	800b0e0 <__sfp+0x18>
 800b0f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b0f4:	b9d5      	cbnz	r5, 800b12c <__sfp+0x64>
 800b0f6:	4b16      	ldr	r3, [pc, #88]	; (800b150 <__sfp+0x88>)
 800b0f8:	60e3      	str	r3, [r4, #12]
 800b0fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b0fe:	6665      	str	r5, [r4, #100]	; 0x64
 800b100:	f000 f847 	bl	800b192 <__retarget_lock_init_recursive>
 800b104:	f7ff ff96 	bl	800b034 <__sfp_lock_release>
 800b108:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b10c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b110:	6025      	str	r5, [r4, #0]
 800b112:	61a5      	str	r5, [r4, #24]
 800b114:	2208      	movs	r2, #8
 800b116:	4629      	mov	r1, r5
 800b118:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b11c:	f7fb fd78 	bl	8006c10 <memset>
 800b120:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b124:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b128:	4620      	mov	r0, r4
 800b12a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b12c:	3468      	adds	r4, #104	; 0x68
 800b12e:	e7d9      	b.n	800b0e4 <__sfp+0x1c>
 800b130:	2104      	movs	r1, #4
 800b132:	4638      	mov	r0, r7
 800b134:	f7ff ff62 	bl	800affc <__sfmoreglue>
 800b138:	4604      	mov	r4, r0
 800b13a:	6030      	str	r0, [r6, #0]
 800b13c:	2800      	cmp	r0, #0
 800b13e:	d1d5      	bne.n	800b0ec <__sfp+0x24>
 800b140:	f7ff ff78 	bl	800b034 <__sfp_lock_release>
 800b144:	230c      	movs	r3, #12
 800b146:	603b      	str	r3, [r7, #0]
 800b148:	e7ee      	b.n	800b128 <__sfp+0x60>
 800b14a:	bf00      	nop
 800b14c:	0800e918 	.word	0x0800e918
 800b150:	ffff0001 	.word	0xffff0001

0800b154 <_fwalk_reent>:
 800b154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b158:	4606      	mov	r6, r0
 800b15a:	4688      	mov	r8, r1
 800b15c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b160:	2700      	movs	r7, #0
 800b162:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b166:	f1b9 0901 	subs.w	r9, r9, #1
 800b16a:	d505      	bpl.n	800b178 <_fwalk_reent+0x24>
 800b16c:	6824      	ldr	r4, [r4, #0]
 800b16e:	2c00      	cmp	r4, #0
 800b170:	d1f7      	bne.n	800b162 <_fwalk_reent+0xe>
 800b172:	4638      	mov	r0, r7
 800b174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b178:	89ab      	ldrh	r3, [r5, #12]
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d907      	bls.n	800b18e <_fwalk_reent+0x3a>
 800b17e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b182:	3301      	adds	r3, #1
 800b184:	d003      	beq.n	800b18e <_fwalk_reent+0x3a>
 800b186:	4629      	mov	r1, r5
 800b188:	4630      	mov	r0, r6
 800b18a:	47c0      	blx	r8
 800b18c:	4307      	orrs	r7, r0
 800b18e:	3568      	adds	r5, #104	; 0x68
 800b190:	e7e9      	b.n	800b166 <_fwalk_reent+0x12>

0800b192 <__retarget_lock_init_recursive>:
 800b192:	4770      	bx	lr

0800b194 <__retarget_lock_acquire_recursive>:
 800b194:	4770      	bx	lr

0800b196 <__retarget_lock_release_recursive>:
 800b196:	4770      	bx	lr

0800b198 <__swhatbuf_r>:
 800b198:	b570      	push	{r4, r5, r6, lr}
 800b19a:	460e      	mov	r6, r1
 800b19c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1a0:	2900      	cmp	r1, #0
 800b1a2:	b096      	sub	sp, #88	; 0x58
 800b1a4:	4614      	mov	r4, r2
 800b1a6:	461d      	mov	r5, r3
 800b1a8:	da07      	bge.n	800b1ba <__swhatbuf_r+0x22>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	602b      	str	r3, [r5, #0]
 800b1ae:	89b3      	ldrh	r3, [r6, #12]
 800b1b0:	061a      	lsls	r2, r3, #24
 800b1b2:	d410      	bmi.n	800b1d6 <__swhatbuf_r+0x3e>
 800b1b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1b8:	e00e      	b.n	800b1d8 <__swhatbuf_r+0x40>
 800b1ba:	466a      	mov	r2, sp
 800b1bc:	f000 f902 	bl	800b3c4 <_fstat_r>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	dbf2      	blt.n	800b1aa <__swhatbuf_r+0x12>
 800b1c4:	9a01      	ldr	r2, [sp, #4]
 800b1c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b1ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b1ce:	425a      	negs	r2, r3
 800b1d0:	415a      	adcs	r2, r3
 800b1d2:	602a      	str	r2, [r5, #0]
 800b1d4:	e7ee      	b.n	800b1b4 <__swhatbuf_r+0x1c>
 800b1d6:	2340      	movs	r3, #64	; 0x40
 800b1d8:	2000      	movs	r0, #0
 800b1da:	6023      	str	r3, [r4, #0]
 800b1dc:	b016      	add	sp, #88	; 0x58
 800b1de:	bd70      	pop	{r4, r5, r6, pc}

0800b1e0 <__smakebuf_r>:
 800b1e0:	898b      	ldrh	r3, [r1, #12]
 800b1e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b1e4:	079d      	lsls	r5, r3, #30
 800b1e6:	4606      	mov	r6, r0
 800b1e8:	460c      	mov	r4, r1
 800b1ea:	d507      	bpl.n	800b1fc <__smakebuf_r+0x1c>
 800b1ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b1f0:	6023      	str	r3, [r4, #0]
 800b1f2:	6123      	str	r3, [r4, #16]
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	6163      	str	r3, [r4, #20]
 800b1f8:	b002      	add	sp, #8
 800b1fa:	bd70      	pop	{r4, r5, r6, pc}
 800b1fc:	ab01      	add	r3, sp, #4
 800b1fe:	466a      	mov	r2, sp
 800b200:	f7ff ffca 	bl	800b198 <__swhatbuf_r>
 800b204:	9900      	ldr	r1, [sp, #0]
 800b206:	4605      	mov	r5, r0
 800b208:	4630      	mov	r0, r6
 800b20a:	f7ff f97d 	bl	800a508 <_malloc_r>
 800b20e:	b948      	cbnz	r0, 800b224 <__smakebuf_r+0x44>
 800b210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b214:	059a      	lsls	r2, r3, #22
 800b216:	d4ef      	bmi.n	800b1f8 <__smakebuf_r+0x18>
 800b218:	f023 0303 	bic.w	r3, r3, #3
 800b21c:	f043 0302 	orr.w	r3, r3, #2
 800b220:	81a3      	strh	r3, [r4, #12]
 800b222:	e7e3      	b.n	800b1ec <__smakebuf_r+0xc>
 800b224:	4b0d      	ldr	r3, [pc, #52]	; (800b25c <__smakebuf_r+0x7c>)
 800b226:	62b3      	str	r3, [r6, #40]	; 0x28
 800b228:	89a3      	ldrh	r3, [r4, #12]
 800b22a:	6020      	str	r0, [r4, #0]
 800b22c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b230:	81a3      	strh	r3, [r4, #12]
 800b232:	9b00      	ldr	r3, [sp, #0]
 800b234:	6163      	str	r3, [r4, #20]
 800b236:	9b01      	ldr	r3, [sp, #4]
 800b238:	6120      	str	r0, [r4, #16]
 800b23a:	b15b      	cbz	r3, 800b254 <__smakebuf_r+0x74>
 800b23c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b240:	4630      	mov	r0, r6
 800b242:	f000 f8d1 	bl	800b3e8 <_isatty_r>
 800b246:	b128      	cbz	r0, 800b254 <__smakebuf_r+0x74>
 800b248:	89a3      	ldrh	r3, [r4, #12]
 800b24a:	f023 0303 	bic.w	r3, r3, #3
 800b24e:	f043 0301 	orr.w	r3, r3, #1
 800b252:	81a3      	strh	r3, [r4, #12]
 800b254:	89a0      	ldrh	r0, [r4, #12]
 800b256:	4305      	orrs	r5, r0
 800b258:	81a5      	strh	r5, [r4, #12]
 800b25a:	e7cd      	b.n	800b1f8 <__smakebuf_r+0x18>
 800b25c:	0800aff1 	.word	0x0800aff1

0800b260 <_malloc_usable_size_r>:
 800b260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b264:	1f18      	subs	r0, r3, #4
 800b266:	2b00      	cmp	r3, #0
 800b268:	bfbc      	itt	lt
 800b26a:	580b      	ldrlt	r3, [r1, r0]
 800b26c:	18c0      	addlt	r0, r0, r3
 800b26e:	4770      	bx	lr

0800b270 <_raise_r>:
 800b270:	291f      	cmp	r1, #31
 800b272:	b538      	push	{r3, r4, r5, lr}
 800b274:	4604      	mov	r4, r0
 800b276:	460d      	mov	r5, r1
 800b278:	d904      	bls.n	800b284 <_raise_r+0x14>
 800b27a:	2316      	movs	r3, #22
 800b27c:	6003      	str	r3, [r0, #0]
 800b27e:	f04f 30ff 	mov.w	r0, #4294967295
 800b282:	bd38      	pop	{r3, r4, r5, pc}
 800b284:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b286:	b112      	cbz	r2, 800b28e <_raise_r+0x1e>
 800b288:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b28c:	b94b      	cbnz	r3, 800b2a2 <_raise_r+0x32>
 800b28e:	4620      	mov	r0, r4
 800b290:	f000 f830 	bl	800b2f4 <_getpid_r>
 800b294:	462a      	mov	r2, r5
 800b296:	4601      	mov	r1, r0
 800b298:	4620      	mov	r0, r4
 800b29a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b29e:	f000 b817 	b.w	800b2d0 <_kill_r>
 800b2a2:	2b01      	cmp	r3, #1
 800b2a4:	d00a      	beq.n	800b2bc <_raise_r+0x4c>
 800b2a6:	1c59      	adds	r1, r3, #1
 800b2a8:	d103      	bne.n	800b2b2 <_raise_r+0x42>
 800b2aa:	2316      	movs	r3, #22
 800b2ac:	6003      	str	r3, [r0, #0]
 800b2ae:	2001      	movs	r0, #1
 800b2b0:	e7e7      	b.n	800b282 <_raise_r+0x12>
 800b2b2:	2400      	movs	r4, #0
 800b2b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b2b8:	4628      	mov	r0, r5
 800b2ba:	4798      	blx	r3
 800b2bc:	2000      	movs	r0, #0
 800b2be:	e7e0      	b.n	800b282 <_raise_r+0x12>

0800b2c0 <raise>:
 800b2c0:	4b02      	ldr	r3, [pc, #8]	; (800b2cc <raise+0xc>)
 800b2c2:	4601      	mov	r1, r0
 800b2c4:	6818      	ldr	r0, [r3, #0]
 800b2c6:	f7ff bfd3 	b.w	800b270 <_raise_r>
 800b2ca:	bf00      	nop
 800b2cc:	2000001c 	.word	0x2000001c

0800b2d0 <_kill_r>:
 800b2d0:	b538      	push	{r3, r4, r5, lr}
 800b2d2:	4d07      	ldr	r5, [pc, #28]	; (800b2f0 <_kill_r+0x20>)
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	4604      	mov	r4, r0
 800b2d8:	4608      	mov	r0, r1
 800b2da:	4611      	mov	r1, r2
 800b2dc:	602b      	str	r3, [r5, #0]
 800b2de:	f7f8 fa09 	bl	80036f4 <_kill>
 800b2e2:	1c43      	adds	r3, r0, #1
 800b2e4:	d102      	bne.n	800b2ec <_kill_r+0x1c>
 800b2e6:	682b      	ldr	r3, [r5, #0]
 800b2e8:	b103      	cbz	r3, 800b2ec <_kill_r+0x1c>
 800b2ea:	6023      	str	r3, [r4, #0]
 800b2ec:	bd38      	pop	{r3, r4, r5, pc}
 800b2ee:	bf00      	nop
 800b2f0:	20000878 	.word	0x20000878

0800b2f4 <_getpid_r>:
 800b2f4:	f7f8 b9f6 	b.w	80036e4 <_getpid>

0800b2f8 <__sread>:
 800b2f8:	b510      	push	{r4, lr}
 800b2fa:	460c      	mov	r4, r1
 800b2fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b300:	f000 f894 	bl	800b42c <_read_r>
 800b304:	2800      	cmp	r0, #0
 800b306:	bfab      	itete	ge
 800b308:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b30a:	89a3      	ldrhlt	r3, [r4, #12]
 800b30c:	181b      	addge	r3, r3, r0
 800b30e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b312:	bfac      	ite	ge
 800b314:	6563      	strge	r3, [r4, #84]	; 0x54
 800b316:	81a3      	strhlt	r3, [r4, #12]
 800b318:	bd10      	pop	{r4, pc}

0800b31a <__swrite>:
 800b31a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b31e:	461f      	mov	r7, r3
 800b320:	898b      	ldrh	r3, [r1, #12]
 800b322:	05db      	lsls	r3, r3, #23
 800b324:	4605      	mov	r5, r0
 800b326:	460c      	mov	r4, r1
 800b328:	4616      	mov	r6, r2
 800b32a:	d505      	bpl.n	800b338 <__swrite+0x1e>
 800b32c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b330:	2302      	movs	r3, #2
 800b332:	2200      	movs	r2, #0
 800b334:	f000 f868 	bl	800b408 <_lseek_r>
 800b338:	89a3      	ldrh	r3, [r4, #12]
 800b33a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b33e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b342:	81a3      	strh	r3, [r4, #12]
 800b344:	4632      	mov	r2, r6
 800b346:	463b      	mov	r3, r7
 800b348:	4628      	mov	r0, r5
 800b34a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b34e:	f000 b817 	b.w	800b380 <_write_r>

0800b352 <__sseek>:
 800b352:	b510      	push	{r4, lr}
 800b354:	460c      	mov	r4, r1
 800b356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b35a:	f000 f855 	bl	800b408 <_lseek_r>
 800b35e:	1c43      	adds	r3, r0, #1
 800b360:	89a3      	ldrh	r3, [r4, #12]
 800b362:	bf15      	itete	ne
 800b364:	6560      	strne	r0, [r4, #84]	; 0x54
 800b366:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b36a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b36e:	81a3      	strheq	r3, [r4, #12]
 800b370:	bf18      	it	ne
 800b372:	81a3      	strhne	r3, [r4, #12]
 800b374:	bd10      	pop	{r4, pc}

0800b376 <__sclose>:
 800b376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b37a:	f000 b813 	b.w	800b3a4 <_close_r>
	...

0800b380 <_write_r>:
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	4d07      	ldr	r5, [pc, #28]	; (800b3a0 <_write_r+0x20>)
 800b384:	4604      	mov	r4, r0
 800b386:	4608      	mov	r0, r1
 800b388:	4611      	mov	r1, r2
 800b38a:	2200      	movs	r2, #0
 800b38c:	602a      	str	r2, [r5, #0]
 800b38e:	461a      	mov	r2, r3
 800b390:	f7f8 f9e7 	bl	8003762 <_write>
 800b394:	1c43      	adds	r3, r0, #1
 800b396:	d102      	bne.n	800b39e <_write_r+0x1e>
 800b398:	682b      	ldr	r3, [r5, #0]
 800b39a:	b103      	cbz	r3, 800b39e <_write_r+0x1e>
 800b39c:	6023      	str	r3, [r4, #0]
 800b39e:	bd38      	pop	{r3, r4, r5, pc}
 800b3a0:	20000878 	.word	0x20000878

0800b3a4 <_close_r>:
 800b3a4:	b538      	push	{r3, r4, r5, lr}
 800b3a6:	4d06      	ldr	r5, [pc, #24]	; (800b3c0 <_close_r+0x1c>)
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	4608      	mov	r0, r1
 800b3ae:	602b      	str	r3, [r5, #0]
 800b3b0:	f7f8 f9f3 	bl	800379a <_close>
 800b3b4:	1c43      	adds	r3, r0, #1
 800b3b6:	d102      	bne.n	800b3be <_close_r+0x1a>
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	b103      	cbz	r3, 800b3be <_close_r+0x1a>
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	bd38      	pop	{r3, r4, r5, pc}
 800b3c0:	20000878 	.word	0x20000878

0800b3c4 <_fstat_r>:
 800b3c4:	b538      	push	{r3, r4, r5, lr}
 800b3c6:	4d07      	ldr	r5, [pc, #28]	; (800b3e4 <_fstat_r+0x20>)
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	4604      	mov	r4, r0
 800b3cc:	4608      	mov	r0, r1
 800b3ce:	4611      	mov	r1, r2
 800b3d0:	602b      	str	r3, [r5, #0]
 800b3d2:	f7f8 f9ee 	bl	80037b2 <_fstat>
 800b3d6:	1c43      	adds	r3, r0, #1
 800b3d8:	d102      	bne.n	800b3e0 <_fstat_r+0x1c>
 800b3da:	682b      	ldr	r3, [r5, #0]
 800b3dc:	b103      	cbz	r3, 800b3e0 <_fstat_r+0x1c>
 800b3de:	6023      	str	r3, [r4, #0]
 800b3e0:	bd38      	pop	{r3, r4, r5, pc}
 800b3e2:	bf00      	nop
 800b3e4:	20000878 	.word	0x20000878

0800b3e8 <_isatty_r>:
 800b3e8:	b538      	push	{r3, r4, r5, lr}
 800b3ea:	4d06      	ldr	r5, [pc, #24]	; (800b404 <_isatty_r+0x1c>)
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	4608      	mov	r0, r1
 800b3f2:	602b      	str	r3, [r5, #0]
 800b3f4:	f7f8 f9ed 	bl	80037d2 <_isatty>
 800b3f8:	1c43      	adds	r3, r0, #1
 800b3fa:	d102      	bne.n	800b402 <_isatty_r+0x1a>
 800b3fc:	682b      	ldr	r3, [r5, #0]
 800b3fe:	b103      	cbz	r3, 800b402 <_isatty_r+0x1a>
 800b400:	6023      	str	r3, [r4, #0]
 800b402:	bd38      	pop	{r3, r4, r5, pc}
 800b404:	20000878 	.word	0x20000878

0800b408 <_lseek_r>:
 800b408:	b538      	push	{r3, r4, r5, lr}
 800b40a:	4d07      	ldr	r5, [pc, #28]	; (800b428 <_lseek_r+0x20>)
 800b40c:	4604      	mov	r4, r0
 800b40e:	4608      	mov	r0, r1
 800b410:	4611      	mov	r1, r2
 800b412:	2200      	movs	r2, #0
 800b414:	602a      	str	r2, [r5, #0]
 800b416:	461a      	mov	r2, r3
 800b418:	f7f8 f9e6 	bl	80037e8 <_lseek>
 800b41c:	1c43      	adds	r3, r0, #1
 800b41e:	d102      	bne.n	800b426 <_lseek_r+0x1e>
 800b420:	682b      	ldr	r3, [r5, #0]
 800b422:	b103      	cbz	r3, 800b426 <_lseek_r+0x1e>
 800b424:	6023      	str	r3, [r4, #0]
 800b426:	bd38      	pop	{r3, r4, r5, pc}
 800b428:	20000878 	.word	0x20000878

0800b42c <_read_r>:
 800b42c:	b538      	push	{r3, r4, r5, lr}
 800b42e:	4d07      	ldr	r5, [pc, #28]	; (800b44c <_read_r+0x20>)
 800b430:	4604      	mov	r4, r0
 800b432:	4608      	mov	r0, r1
 800b434:	4611      	mov	r1, r2
 800b436:	2200      	movs	r2, #0
 800b438:	602a      	str	r2, [r5, #0]
 800b43a:	461a      	mov	r2, r3
 800b43c:	f7f8 f974 	bl	8003728 <_read>
 800b440:	1c43      	adds	r3, r0, #1
 800b442:	d102      	bne.n	800b44a <_read_r+0x1e>
 800b444:	682b      	ldr	r3, [r5, #0]
 800b446:	b103      	cbz	r3, 800b44a <_read_r+0x1e>
 800b448:	6023      	str	r3, [r4, #0]
 800b44a:	bd38      	pop	{r3, r4, r5, pc}
 800b44c:	20000878 	.word	0x20000878

0800b450 <_init>:
 800b450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b452:	bf00      	nop
 800b454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b456:	bc08      	pop	{r3}
 800b458:	469e      	mov	lr, r3
 800b45a:	4770      	bx	lr

0800b45c <_fini>:
 800b45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45e:	bf00      	nop
 800b460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b462:	bc08      	pop	{r3}
 800b464:	469e      	mov	lr, r3
 800b466:	4770      	bx	lr
