// Seed: 1247261795
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  wor   id_5,
    output tri1  id_6
);
  initial $display;
endmodule
module module_0 (
    input tri1 id_0,
    input tri module_1,
    input tri id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wor id_12,
    output logic id_13,
    input tri0 id_14,
    input supply1 id_15
);
  always id_13 <= #1 "";
  module_0(
      id_6, id_6, id_12, id_14, id_4, id_2, id_4
  );
  always @({1'b0, 1} < {1'b0 === 1{1}} or negedge 1) begin
    id_13 <= 1;
  end
endmodule
