m255
K3
13
cModel Technology
Z0 dC:\Users\minut\Desktop\licentaaaa\LeNet-5_FPGA-main\LeNet-5_FPGA-main\src\LeNet_verilog\layers
T_opt
VNo>N<E9U?iZSkRQ_@KZNk1
Z1 04 3 4 work TOP fast 0
=1-dcf5056634ac-648b0e09-3bc-1834
o-quiet -auto_acc_if_foreign -work work -L C:/Users/minut/Desktop/verilog_libs/altera_mf_ver +acc
n@_opt
Z2 OE;O;6.6d;45
Z3 dC:\Users\minut\Desktop\licentaaaa\LeNet-5_FPGA-main\LeNet-5_FPGA-main\src\LeNet_verilog\layers
T_opt1
VAfJEGYi:MZY<cXkQa4JWU1
R1
=1-dcf5056634ac-648fa3df-340-3294
o-quiet -auto_acc_if_foreign -work work -L C:/Users/minut/Desktop/lib_project/verilog_libs/altera_mf_ver
n@_opt1
R2
R3
T_opt2
VYlOZ:dlQNVZdzzHF9Caak0
R1
=1-dcf5056634ac-6474692c-118-35ac
o-quiet -auto_acc_if_foreign -work work
n@_opt2
R2
R3
vblk_mem_gen_0
VlnmM7iz5:jGfzVA4bS^UE0
r1
31
IdDaIfYe@2f2L^4Bo>gXb93
Z4 dC:\Users\minut\Desktop\projects\Clasificare-imagini-pe-FPGA--NIOS-II-\verilog\layers
w1687895995
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/mems/blk_mem_gen_0.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/mems/blk_mem_gen_0.v
L0 40
Z5 OE;L;6.6d;45
Z6 o-work work -L mtiAvm -L mtiOvm -L mtiUPF
!s100 ?`:a=NBG0S@XN?GK62TNV3
!s85 0
vblk_mem_gen_1
VUAn2ePN0G[PNd0:Eai_=j3
r1
31
IdSR7;:Ymc?^0C^i?KY`3z1
R4
w1687894842
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/mems/blk_mem_gen_1.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/mems/blk_mem_gen_1.v
L0 40
R5
R6
!s100 ]]4TP1nE4Tl78>=fPfZEj1
!s85 0
vblk_mem_gen_2
V0CEfJ1fE>9cBA=b4C>QcZ2
r1
31
I^Q546hOgW<4Rc=M7jd0Oi3
R4
w1687895869
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/mems/blk_mem_gen_2.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/mems/blk_mem_gen_2.v
L0 40
R5
R6
!s100 :REG>YSEZcb7M7:EN3[FQ0
!s85 0
vconv_1
Vd>ALnTNS:mClD4EaONP]i1
r1
31
I_ZF3fN69d]ZoiSfc1llfQ0
R4
w1687959908
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v
L0 11
R5
R6
!s100 RK5FhU1Jzc?4=Zj<RaCd]2
!s85 0
vconv_2
V`agEl?YGFjFV490TzQkb00
r1
31
I9c=KIB76Z:ZLGgSR12cd<0
R4
w1689798342
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v
L0 10
R5
R6
!s100 HXYXeOL9^[bo>2leJ4>=31
!s85 0
vconv_3
V30Xo4ZZN1LU^jHOH`X1U63
r1
31
IIlXkZK[1<<Z2F6NnFH7PD3
R4
w1689798351
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v
L0 11
R5
R6
!s100 bLOCC3h@a^i1=0kUEcRV=3
!s85 0
vfc_1
VUa@5Y=mFbGR>AIhjbk85L3
r1
31
I^<bkK4SzIPe5Ei2:NM@P:1
R4
w1689798359
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v
L0 9
R5
R6
!s100 D:FHUOiA]?Yb_XhP3JWz]0
!s85 0
vfc_2
V^^6lehLNJe8onh5YEgQFC1
r1
31
I9jPil9[RRnM2LCC:4nDnX0
R4
w1689798367
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v
L0 8
R5
R6
!s100 C9b@oChZW]3gX5GlOR6KW1
!s85 0
vlarger_index
VPPf?`<K2zGLGJGQB^3V9?1
r1
31
I9:15O>c:?;HgTQ_hlKhEF0
R4
Z7 w1665201134
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/larger_index.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/larger_index.v
L0 1
R5
R6
!s100 IoSLgSMNf;?3PFcoiO0id2
!s85 0
vlenet_top
VGN>X=LZBmBbkWF;5]m3Mc2
r1
31
I1oCY1==RfIPKc;`f>hMZ11
R4
w1687896162
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v
L0 34
R5
R6
!s100 6ZABmkXO?gQJ=6LocDFGe3
!s85 0
vmax_index_10
VTP?ieCI`B@S5;nDdD]KV83
r1
31
IJkKLbRYN`95;4D62;B8^03
R4
R7
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_index_10.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_index_10.v
L0 1
R5
R6
!s100 AgFV6X4QDz[EVeU836[GU1
!s85 0
vmax_pool
VOo9FJ;o9337QQ1h[7XzQP1
r1
31
I6i>a8JH>NXePoij3Ng:_90
R4
w1689798382
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_pool.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_pool.v
L0 5
R5
R6
!s100 d>VBneKBcC4YC390kYYe:1
!s85 0
vmulti_add
V78XD]2;YlNUY8]4=7dz0J0
r1
31
IgAo9o3iOZz[GF;3gGf1LL0
R4
w1689798389
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v
L0 7
R5
R6
!s100 meU:H7<9;Z:KFhXiZbUoc1
!s85 0
vpool_1
V`UgIC>1UJXC?kfKm9cdYU0
r1
31
I50WnIHEVLCGaXP6SjzUdd1
R4
w1689798402
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v
L0 12
R5
R6
!s100 KmHhMKVLnm9bDW55ZUEUg3
!s85 0
vpool_2
VjJSoSo?WbZnSeENbfFEEF0
r1
31
IX:N<Mz009zEeHnniJCb_m2
R4
w1689798412
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v
L0 10
R5
R6
!s100 50aJVzegI3dMYGBf9S5I_3
!s85 0
vrelu_1
VaCSE>]555gFk?=LPz0K1l3
r1
31
I;RcWMMM<8mIMLcb0^?mNR3
R4
w1689798421
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/relu_1.v
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/relu_1.v
L0 6
R5
R6
!s100 9BI6[4hl@TZM]TOF3E^f<1
!s85 0
vTOP
Z8 Mx1 6 sv_std 3 std
Z9 DXx6 sv_std 3 std 0 22 WnQ=;W1X^o9K1PIQTgInR3
V59gdggm`9@FJPa]O`=fIG2
r1
!s85 0
31
IQCRS9W[Z];lRP]JG_29z]2
!s105 TOP_sv_unit
S1
R4
w1689803456
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/testbench/TOP.sv
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/testbench/TOP.sv
L0 5
R5
R6
n@t@o@p
!s100 CkEZF7YmiE;CCWU_?0`[G1
vtops
R8
R9
V]gVL2[]N`3HD?:ComR`E83
r1
31
I@_H]UUFDD6oFDlFT]LF]G2
S1
R4
w1686834544
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/tops.sv
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/tops.sv
L0 1
R5
R6
!s100 i2]bJfJGk07hc2D87d9F51
!s105 tops_sv_unit
!s85 0
vx7seg_dec
R8
R9
VRRa>0gW_`a3zki5Z2`6PX2
r1
31
IoiS[Jhm?9T=NLJ9MYiFhM0
S1
R4
w1687910907
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_dec.sv
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_dec.sv
L0 3
R5
R6
!s100 @E;?I0ho0[QHm^]:>[3OK2
!s105 x7seg_dec_sv_unit
!s85 0
vx7seg_scan
R8
R9
V:L1UXo?Ed?SISem2@hQT42
r1
31
IoDQZ[26NcCz2X`HNGjeIe1
S1
R4
w1687912536
8C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv
FC:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv
L0 3
R5
R6
!s105 x7seg_scan_sv_unit
!s100 ;a5EKjmbYe]L<;e8d@k2c0
!s85 0
