<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>regbus_sequencer.sv</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="regbus_sequencer.sv"></a><a name="Topic20"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">regbus_sequencer.sv</div>
 <div class="CBody"><p>Copyright (c) 2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><p>Description: UVM sequencer for REGBUS protocol implementation</p></div>
</div>

<a name="regbus_sequencer"></a><a name="Topic21"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">regbus_sequencer</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype21"><div class="CPEntry Parent TClass"><div class="CPName">uvm_sequencer&#8203;<span class="TemplateSignature">#(regbus_seq_item,regbus_seq_item)</span></div></div><div class="CPEntry TClass Current"><div class="CPName">regbus_sequencer</div></div></div>
 <div class="CBody"><p>UVM sequencer for REGBUS protocol implementation</p><p>This sequencer manages the generation of REGBUS sequence items and coordinates between sequences and the driver. It provides the interface for sequences to generate REGBUS transactions in a controlled manner.</p><p>Inherits: uvm_sequencer#(regbus_seq_item,regbus_seq_item)</p></div>
</div>

<a name="regbus_sequencer.Functions"></a><a name="Topic22"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="regbus_sequencer.new"></a><a name="Topic23"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">new</div>
 <div id="NDPrototype23" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2"><span class="SHKeyword">function</span> new(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">uvm_component&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">parent</div><div class="PAfterParameters" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">)</div></div></div></div>
 <div class="CBody"><p>Constructor for the REGBUS sequencer</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">name<div class="CDLParameterType"><span class="SHKeyword">string</span></div></td><td class="CDLDefinition"><p>Name of the sequencer instance</p></td></tr><tr><td class="CDLEntry">parent<div class="CDLParameterType">uvm_component</div></td><td class="CDLDefinition"><p>Parent component in the UVM hierarchy</p></td></tr></table></div>
</div>

</body></html>