|Pipeline_Processor
ADC_CLK_10 => clk.IN6
MAX10_CLK1_50 => ~NO_FANOUT~
SW[0] => rst.IN1
SW[1] => start.IN1


|Pipeline_Processor|instruction_fetch:fetch
rst => PC[0].ACLR
rst => PC[1].ACLR
rst => PC[2].ACLR
rst => PC[3].ACLR
rst => PC[4].ACLR
rst => PC[5].ACLR
rst => PC[6].ACLR
rst => PC[7].ACLR
rst => state~3.DATAIN
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => state~1.DATAIN
clk => _.IN1
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => IFID_PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCSelect => PC.OUTPUTSELECT
PCBranch[0] => IFID_PC.DATAB
PCBranch[1] => IFID_PC.DATAB
PCBranch[2] => IFID_PC.DATAB
PCBranch[3] => IFID_PC.DATAB
PCBranch[4] => IFID_PC.DATAB
PCBranch[5] => IFID_PC.DATAB
PCBranch[6] => IFID_PC.DATAB
PCBranch[7] => IFID_PC.DATAB
IDEX[0] => Equal5.IN3
IDEX[0] => Equal6.IN2
IDEX[0] => Equal14.IN3
IDEX[1] => Equal5.IN2
IDEX[1] => Equal6.IN1
IDEX[1] => Equal14.IN2
IDEX[2] => Equal5.IN6
IDEX[2] => Equal6.IN6
IDEX[2] => Equal14.IN6
IDEX[3] => Equal5.IN5
IDEX[3] => Equal6.IN5
IDEX[3] => Equal14.IN5
IDEX[4] => Equal5.IN1
IDEX[4] => Equal6.IN0
IDEX[4] => Equal14.IN4
IDEX[5] => Equal5.IN0
IDEX[5] => Equal6.IN4
IDEX[5] => Equal14.IN1
IDEX[6] => Equal5.IN4
IDEX[6] => Equal6.IN3
IDEX[6] => Equal14.IN0
IDEX[7] => Equal12.IN4
IDEX[7] => Equal13.IN4
IDEX[8] => Equal12.IN3
IDEX[8] => Equal13.IN3
IDEX[9] => Equal12.IN2
IDEX[9] => Equal13.IN2
IDEX[10] => Equal12.IN1
IDEX[10] => Equal13.IN1
IDEX[11] => Equal12.IN0
IDEX[11] => Equal13.IN0
IDEX[12] => ~NO_FANOUT~
IDEX[13] => ~NO_FANOUT~
IDEX[14] => ~NO_FANOUT~
IDEX[15] => ~NO_FANOUT~
IDEX[16] => ~NO_FANOUT~
IDEX[17] => ~NO_FANOUT~
IDEX[18] => ~NO_FANOUT~
IDEX[19] => ~NO_FANOUT~
IDEX[20] => ~NO_FANOUT~
IDEX[21] => ~NO_FANOUT~
IDEX[22] => ~NO_FANOUT~
IDEX[23] => ~NO_FANOUT~
IDEX[24] => ~NO_FANOUT~
IDEX[25] => ~NO_FANOUT~
IDEX[26] => ~NO_FANOUT~
IDEX[27] => ~NO_FANOUT~
IDEX[28] => ~NO_FANOUT~
IDEX[29] => ~NO_FANOUT~
IDEX[30] => ~NO_FANOUT~
IDEX[31] => ~NO_FANOUT~
IDEX[32] => ~NO_FANOUT~
IDEX[33] => ~NO_FANOUT~
IDEX[34] => ~NO_FANOUT~
IDEX[35] => ~NO_FANOUT~
IDEX[36] => ~NO_FANOUT~
IDEX[37] => ~NO_FANOUT~
IDEX[38] => ~NO_FANOUT~
IDEX[39] => ~NO_FANOUT~
EXMEM[0] => Equal0.IN3
EXMEM[0] => Equal1.IN2
EXMEM[0] => Equal2.IN1
EXMEM[1] => Equal0.IN2
EXMEM[1] => Equal1.IN1
EXMEM[1] => Equal2.IN0
EXMEM[2] => Equal0.IN6
EXMEM[2] => Equal1.IN6
EXMEM[2] => Equal2.IN6
EXMEM[3] => Equal0.IN5
EXMEM[3] => Equal1.IN5
EXMEM[3] => Equal2.IN5
EXMEM[4] => Equal0.IN1
EXMEM[4] => Equal1.IN0
EXMEM[4] => Equal2.IN4
EXMEM[5] => Equal0.IN0
EXMEM[5] => Equal1.IN4
EXMEM[5] => Equal2.IN3
EXMEM[6] => Equal0.IN4
EXMEM[6] => Equal1.IN3
EXMEM[6] => Equal2.IN2
EXMEM[7] => Equal3.IN4
EXMEM[7] => Equal4.IN4
EXMEM[8] => Equal3.IN3
EXMEM[8] => Equal4.IN3
EXMEM[9] => Equal3.IN2
EXMEM[9] => Equal4.IN2
EXMEM[10] => Equal3.IN1
EXMEM[10] => Equal4.IN1
EXMEM[11] => Equal3.IN0
EXMEM[11] => Equal4.IN0
EXMEM[12] => ~NO_FANOUT~
EXMEM[13] => ~NO_FANOUT~
EXMEM[14] => ~NO_FANOUT~
EXMEM[15] => ~NO_FANOUT~
EXMEM[16] => ~NO_FANOUT~
EXMEM[17] => ~NO_FANOUT~
EXMEM[18] => ~NO_FANOUT~
EXMEM[19] => ~NO_FANOUT~
EXMEM[20] => ~NO_FANOUT~
EXMEM[21] => ~NO_FANOUT~
EXMEM[22] => ~NO_FANOUT~
EXMEM[23] => ~NO_FANOUT~
EXMEM[24] => ~NO_FANOUT~
EXMEM[25] => ~NO_FANOUT~
EXMEM[26] => ~NO_FANOUT~
EXMEM[27] => ~NO_FANOUT~
EXMEM[28] => ~NO_FANOUT~
EXMEM[29] => ~NO_FANOUT~
EXMEM[30] => ~NO_FANOUT~
EXMEM[31] => ~NO_FANOUT~
EXMEM[32] => ~NO_FANOUT~
EXMEM[33] => ~NO_FANOUT~
EXMEM[34] => ~NO_FANOUT~
EXMEM[35] => ~NO_FANOUT~
EXMEM[36] => ~NO_FANOUT~
EXMEM[37] => ~NO_FANOUT~
EXMEM[38] => ~NO_FANOUT~
EXMEM[39] => ~NO_FANOUT~
EXMEM[40] => ~NO_FANOUT~
EXMEM[41] => ~NO_FANOUT~
EXMEM[42] => ~NO_FANOUT~
EXMEM[43] => ~NO_FANOUT~
EXMEM[44] => ~NO_FANOUT~
start => Selector0.IN3
start => nextstate.S3.DATAB
IFID_PC[0] <= IFID_PC.DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[1] <= IFID_PC.DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[2] <= IFID_PC[2].DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[3] <= IFID_PC[3].DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[4] <= IFID_PC[4].DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[5] <= IFID_PC[5].DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[6] <= IFID_PC[6].DB_MAX_OUTPUT_PORT_TYPE
IFID_PC[7] <= IFID_PC[7].DB_MAX_OUTPUT_PORT_TYPE
ins[0] <= ins_mem:i_MEM.q
ins[1] <= ins_mem:i_MEM.q
ins[2] <= ins_mem:i_MEM.q
ins[3] <= ins_mem:i_MEM.q
ins[4] <= ins_mem:i_MEM.q
ins[5] <= ins_mem:i_MEM.q
ins[6] <= ins_mem:i_MEM.q
ins[7] <= ins_mem:i_MEM.q
ins[8] <= ins_mem:i_MEM.q
ins[9] <= ins_mem:i_MEM.q
ins[10] <= ins_mem:i_MEM.q
ins[11] <= ins_mem:i_MEM.q
ins[12] <= ins_mem:i_MEM.q
ins[13] <= ins_mem:i_MEM.q
ins[14] <= ins_mem:i_MEM.q
ins[15] <= ins_mem:i_MEM.q
ins[16] <= ins_mem:i_MEM.q
ins[17] <= ins_mem:i_MEM.q
ins[18] <= ins_mem:i_MEM.q
ins[19] <= ins_mem:i_MEM.q
ins[20] <= ins_mem:i_MEM.q
ins[21] <= ins_mem:i_MEM.q
ins[22] <= ins_mem:i_MEM.q
ins[23] <= ins_mem:i_MEM.q
ins[24] <= ins_mem:i_MEM.q
ins[25] <= ins_mem:i_MEM.q
ins[26] <= ins_mem:i_MEM.q
ins[27] <= ins_mem:i_MEM.q
ins[28] <= ins_mem:i_MEM.q
ins[29] <= ins_mem:i_MEM.q
ins[30] <= ins_mem:i_MEM.q
ins[31] <= ins_mem:i_MEM.q
IFID[0] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[1] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[2] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[3] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[4] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[5] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[6] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[7] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[8] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[9] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[10] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[11] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[12] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[13] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[14] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[15] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[16] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[17] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[18] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[19] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[20] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[21] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[22] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[23] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[24] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[25] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[26] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[27] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[28] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[29] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[30] <= IFID.DB_MAX_OUTPUT_PORT_TYPE
IFID[31] <= IFID.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component
wren_a => altsyncram_5jo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5jo1:auto_generated.data_a[0]
data_a[1] => altsyncram_5jo1:auto_generated.data_a[1]
data_a[2] => altsyncram_5jo1:auto_generated.data_a[2]
data_a[3] => altsyncram_5jo1:auto_generated.data_a[3]
data_a[4] => altsyncram_5jo1:auto_generated.data_a[4]
data_a[5] => altsyncram_5jo1:auto_generated.data_a[5]
data_a[6] => altsyncram_5jo1:auto_generated.data_a[6]
data_a[7] => altsyncram_5jo1:auto_generated.data_a[7]
data_a[8] => altsyncram_5jo1:auto_generated.data_a[8]
data_a[9] => altsyncram_5jo1:auto_generated.data_a[9]
data_a[10] => altsyncram_5jo1:auto_generated.data_a[10]
data_a[11] => altsyncram_5jo1:auto_generated.data_a[11]
data_a[12] => altsyncram_5jo1:auto_generated.data_a[12]
data_a[13] => altsyncram_5jo1:auto_generated.data_a[13]
data_a[14] => altsyncram_5jo1:auto_generated.data_a[14]
data_a[15] => altsyncram_5jo1:auto_generated.data_a[15]
data_a[16] => altsyncram_5jo1:auto_generated.data_a[16]
data_a[17] => altsyncram_5jo1:auto_generated.data_a[17]
data_a[18] => altsyncram_5jo1:auto_generated.data_a[18]
data_a[19] => altsyncram_5jo1:auto_generated.data_a[19]
data_a[20] => altsyncram_5jo1:auto_generated.data_a[20]
data_a[21] => altsyncram_5jo1:auto_generated.data_a[21]
data_a[22] => altsyncram_5jo1:auto_generated.data_a[22]
data_a[23] => altsyncram_5jo1:auto_generated.data_a[23]
data_a[24] => altsyncram_5jo1:auto_generated.data_a[24]
data_a[25] => altsyncram_5jo1:auto_generated.data_a[25]
data_a[26] => altsyncram_5jo1:auto_generated.data_a[26]
data_a[27] => altsyncram_5jo1:auto_generated.data_a[27]
data_a[28] => altsyncram_5jo1:auto_generated.data_a[28]
data_a[29] => altsyncram_5jo1:auto_generated.data_a[29]
data_a[30] => altsyncram_5jo1:auto_generated.data_a[30]
data_a[31] => altsyncram_5jo1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5jo1:auto_generated.address_a[0]
address_a[1] => altsyncram_5jo1:auto_generated.address_a[1]
address_a[2] => altsyncram_5jo1:auto_generated.address_a[2]
address_a[3] => altsyncram_5jo1:auto_generated.address_a[3]
address_a[4] => altsyncram_5jo1:auto_generated.address_a[4]
address_a[5] => altsyncram_5jo1:auto_generated.address_a[5]
address_a[6] => altsyncram_5jo1:auto_generated.address_a[6]
address_a[7] => altsyncram_5jo1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5jo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5jo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5jo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5jo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5jo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5jo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5jo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5jo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5jo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5jo1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5jo1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5jo1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5jo1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5jo1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5jo1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5jo1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5jo1:auto_generated.q_a[15]
q_a[16] <= altsyncram_5jo1:auto_generated.q_a[16]
q_a[17] <= altsyncram_5jo1:auto_generated.q_a[17]
q_a[18] <= altsyncram_5jo1:auto_generated.q_a[18]
q_a[19] <= altsyncram_5jo1:auto_generated.q_a[19]
q_a[20] <= altsyncram_5jo1:auto_generated.q_a[20]
q_a[21] <= altsyncram_5jo1:auto_generated.q_a[21]
q_a[22] <= altsyncram_5jo1:auto_generated.q_a[22]
q_a[23] <= altsyncram_5jo1:auto_generated.q_a[23]
q_a[24] <= altsyncram_5jo1:auto_generated.q_a[24]
q_a[25] <= altsyncram_5jo1:auto_generated.q_a[25]
q_a[26] <= altsyncram_5jo1:auto_generated.q_a[26]
q_a[27] <= altsyncram_5jo1:auto_generated.q_a[27]
q_a[28] <= altsyncram_5jo1:auto_generated.q_a[28]
q_a[29] <= altsyncram_5jo1:auto_generated.q_a[29]
q_a[30] <= altsyncram_5jo1:auto_generated.q_a[30]
q_a[31] <= altsyncram_5jo1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated
address_a[0] => altsyncram_6te2:altsyncram1.address_a[0]
address_a[1] => altsyncram_6te2:altsyncram1.address_a[1]
address_a[2] => altsyncram_6te2:altsyncram1.address_a[2]
address_a[3] => altsyncram_6te2:altsyncram1.address_a[3]
address_a[4] => altsyncram_6te2:altsyncram1.address_a[4]
address_a[5] => altsyncram_6te2:altsyncram1.address_a[5]
address_a[6] => altsyncram_6te2:altsyncram1.address_a[6]
address_a[7] => altsyncram_6te2:altsyncram1.address_a[7]
clock0 => altsyncram_6te2:altsyncram1.clock0
data_a[0] => altsyncram_6te2:altsyncram1.data_a[0]
data_a[1] => altsyncram_6te2:altsyncram1.data_a[1]
data_a[2] => altsyncram_6te2:altsyncram1.data_a[2]
data_a[3] => altsyncram_6te2:altsyncram1.data_a[3]
data_a[4] => altsyncram_6te2:altsyncram1.data_a[4]
data_a[5] => altsyncram_6te2:altsyncram1.data_a[5]
data_a[6] => altsyncram_6te2:altsyncram1.data_a[6]
data_a[7] => altsyncram_6te2:altsyncram1.data_a[7]
data_a[8] => altsyncram_6te2:altsyncram1.data_a[8]
data_a[9] => altsyncram_6te2:altsyncram1.data_a[9]
data_a[10] => altsyncram_6te2:altsyncram1.data_a[10]
data_a[11] => altsyncram_6te2:altsyncram1.data_a[11]
data_a[12] => altsyncram_6te2:altsyncram1.data_a[12]
data_a[13] => altsyncram_6te2:altsyncram1.data_a[13]
data_a[14] => altsyncram_6te2:altsyncram1.data_a[14]
data_a[15] => altsyncram_6te2:altsyncram1.data_a[15]
data_a[16] => altsyncram_6te2:altsyncram1.data_a[16]
data_a[17] => altsyncram_6te2:altsyncram1.data_a[17]
data_a[18] => altsyncram_6te2:altsyncram1.data_a[18]
data_a[19] => altsyncram_6te2:altsyncram1.data_a[19]
data_a[20] => altsyncram_6te2:altsyncram1.data_a[20]
data_a[21] => altsyncram_6te2:altsyncram1.data_a[21]
data_a[22] => altsyncram_6te2:altsyncram1.data_a[22]
data_a[23] => altsyncram_6te2:altsyncram1.data_a[23]
data_a[24] => altsyncram_6te2:altsyncram1.data_a[24]
data_a[25] => altsyncram_6te2:altsyncram1.data_a[25]
data_a[26] => altsyncram_6te2:altsyncram1.data_a[26]
data_a[27] => altsyncram_6te2:altsyncram1.data_a[27]
data_a[28] => altsyncram_6te2:altsyncram1.data_a[28]
data_a[29] => altsyncram_6te2:altsyncram1.data_a[29]
data_a[30] => altsyncram_6te2:altsyncram1.data_a[30]
data_a[31] => altsyncram_6te2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_6te2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_6te2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_6te2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_6te2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_6te2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_6te2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_6te2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_6te2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_6te2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_6te2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_6te2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_6te2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_6te2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_6te2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_6te2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_6te2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_6te2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_6te2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_6te2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_6te2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_6te2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_6te2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_6te2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_6te2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_6te2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_6te2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_6te2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_6te2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_6te2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_6te2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_6te2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_6te2:altsyncram1.q_a[31]
wren_a => altsyncram_6te2:altsyncram1.wren_a


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_decode:decode
clk => clk.IN1
IFID[0] => IFID[0].IN3
IFID[1] => IFID[1].IN3
IFID[2] => IFID[2].IN3
IFID[3] => IFID[3].IN3
IFID[4] => IFID[4].IN3
IFID[5] => IFID[5].IN3
IFID[6] => IFID[6].IN3
IFID[7] => IFID[7].IN1
IFID[8] => IFID[8].IN1
IFID[9] => IFID[9].IN1
IFID[10] => IFID[10].IN1
IFID[11] => IFID[11].IN1
IFID[12] => IFID[12].IN1
IFID[13] => IFID[13].IN1
IFID[14] => IFID[14].IN1
IFID[15] => IFID[15].IN1
IFID[16] => IFID[16].IN1
IFID[17] => IFID[17].IN1
IFID[18] => IFID[18].IN1
IFID[19] => IFID[19].IN1
IFID[20] => IFID[20].IN1
IFID[21] => IFID[21].IN1
IFID[22] => IFID[22].IN1
IFID[23] => IFID[23].IN1
IFID[24] => IFID[24].IN1
IFID[25] => IFID[25].IN1
IFID[26] => IFID[26].IN1
IFID[27] => IFID[27].IN1
IFID[28] => IFID[28].IN1
IFID[29] => IFID[29].IN1
IFID[30] => IFID[30].IN1
IFID[31] => IFID[31].IN1
IFID_PC[0] => IDEX_PC[0]~reg0.DATAIN
IFID_PC[1] => IDEX_PC[1]~reg0.DATAIN
IFID_PC[2] => IDEX_PC[2]~reg0.DATAIN
IFID_PC[3] => IDEX_PC[3]~reg0.DATAIN
IFID_PC[4] => IDEX_PC[4]~reg0.DATAIN
IFID_PC[5] => IDEX_PC[5]~reg0.DATAIN
IFID_PC[6] => IDEX_PC[6]~reg0.DATAIN
IFID_PC[7] => IDEX_PC[7]~reg0.DATAIN
IDEX[0] <= IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[1] <= IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[2] <= IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[3] <= IDEX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[4] <= IDEX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[5] <= IDEX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[6] <= IDEX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[7] <= IDEX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[8] <= IDEX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[9] <= IDEX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[10] <= IDEX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[11] <= IDEX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[12] <= IDEX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[13] <= IDEX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[14] <= IDEX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[15] <= IDEX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[16] <= IDEX[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[17] <= IDEX[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[18] <= IDEX[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[19] <= IDEX[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[20] <= IDEX[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[21] <= IDEX[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[22] <= IDEX[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[23] <= IDEX[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[24] <= IDEX[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[25] <= IDEX[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[26] <= IDEX[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[27] <= IDEX[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[28] <= IDEX[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[29] <= IDEX[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[30] <= IDEX[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[31] <= IDEX[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[32] <= IDEX[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[33] <= IDEX[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[34] <= IDEX[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[35] <= IDEX[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[36] <= IDEX[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[37] <= IDEX[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[38] <= IDEX[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX[39] <= IDEX[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[0] <= IDEX_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[1] <= IDEX_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[2] <= IDEX_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[3] <= IDEX_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[4] <= IDEX_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[5] <= IDEX_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[6] <= IDEX_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_PC[7] <= IDEX_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[0] <= IDEX_imme32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[1] <= IDEX_imme32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[2] <= IDEX_imme32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[3] <= IDEX_imme32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[4] <= IDEX_imme32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[5] <= IDEX_imme32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[6] <= IDEX_imme32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[7] <= IDEX_imme32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[8] <= IDEX_imme32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[9] <= IDEX_imme32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[10] <= IDEX_imme32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[11] <= IDEX_imme32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[12] <= IDEX_imme32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[13] <= IDEX_imme32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[14] <= IDEX_imme32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[15] <= IDEX_imme32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[16] <= IDEX_imme32[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[17] <= IDEX_imme32[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[18] <= IDEX_imme32[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[19] <= IDEX_imme32[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[20] <= IDEX_imme32[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[21] <= IDEX_imme32[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[22] <= IDEX_imme32[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[23] <= IDEX_imme32[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[24] <= IDEX_imme32[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[25] <= IDEX_imme32[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[26] <= IDEX_imme32[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[27] <= IDEX_imme32[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[28] <= IDEX_imme32[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[29] <= IDEX_imme32[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[30] <= IDEX_imme32[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_imme32[31] <= IDEX_imme32[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= IFID[15].DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= IFID[16].DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= IFID[17].DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= IFID[18].DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= IFID[19].DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= IFID[20].DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= IFID[21].DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= IFID[22].DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= IFID[23].DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= IFID[24].DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_decode:decode|control:ctrl
opcode[0] => Decoder0.IN6
opcode[1] => Decoder0.IN5
opcode[2] => Decoder0.IN4
opcode[3] => Decoder0.IN3
opcode[4] => Decoder0.IN2
opcode[5] => Decoder0.IN1
opcode[6] => Decoder0.IN0
ALUSrc <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_decode:decode|imme_generator:imme_gene
clk => ~NO_FANOUT~
opcode[0] => Equal0.IN2
opcode[0] => Equal1.IN1
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN3
opcode[1] => Equal0.IN1
opcode[1] => Equal1.IN0
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN2
opcode[2] => Equal0.IN6
opcode[2] => Equal1.IN6
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN6
opcode[3] => Equal0.IN5
opcode[3] => Equal1.IN5
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN5
opcode[4] => Equal0.IN0
opcode[4] => Equal1.IN4
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN4
opcode[5] => Equal0.IN4
opcode[5] => Equal1.IN3
opcode[5] => Equal2.IN0
opcode[5] => Equal3.IN1
opcode[6] => Equal0.IN3
opcode[6] => Equal1.IN2
opcode[6] => Equal2.IN3
opcode[6] => Equal3.IN0
ins[0] => ~NO_FANOUT~
ins[1] => ~NO_FANOUT~
ins[2] => ~NO_FANOUT~
ins[3] => ~NO_FANOUT~
ins[4] => ~NO_FANOUT~
ins[5] => ~NO_FANOUT~
ins[6] => ~NO_FANOUT~
ins[7] => imme32.DATAB
ins[7] => imme32.DATAB
ins[8] => imme32.DATAB
ins[8] => imme32.DATAB
ins[9] => imme32.DATAB
ins[9] => imme32.DATAB
ins[10] => imme32.DATAB
ins[10] => imme32.DATAB
ins[11] => imme32.DATAB
ins[11] => imme32.DATAB
ins[12] => ~NO_FANOUT~
ins[13] => ~NO_FANOUT~
ins[14] => ~NO_FANOUT~
ins[15] => ~NO_FANOUT~
ins[16] => ~NO_FANOUT~
ins[17] => ~NO_FANOUT~
ins[18] => ~NO_FANOUT~
ins[19] => ~NO_FANOUT~
ins[20] => imme32.DATAB
ins[21] => imme32.DATAB
ins[22] => imme32.DATAB
ins[23] => imme32.DATAB
ins[24] => imme32.DATAB
ins[25] => imme32.DATAB
ins[25] => imme32.DATAB
ins[25] => imme32.DATAB
ins[26] => imme32.DATAB
ins[26] => imme32.DATAB
ins[26] => imme32.DATAB
ins[27] => imme32.DATAB
ins[27] => imme32.DATAB
ins[27] => imme32.DATAB
ins[28] => imme32.DATAB
ins[28] => imme32.DATAB
ins[28] => imme32.DATAB
ins[29] => imme32.DATAB
ins[29] => imme32.DATAB
ins[29] => imme32.DATAB
ins[30] => imme32.DATAB
ins[30] => imme32.DATAB
ins[30] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
ins[31] => imme32.DATAB
imme32[0] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[1] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[2] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[3] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[4] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[5] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[6] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[7] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[8] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[9] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[10] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[11] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[12] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[13] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[14] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[15] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[16] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[17] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[18] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[19] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[20] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[21] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[22] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[23] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[24] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[25] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[26] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[27] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[28] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[29] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[30] <= imme32.DB_MAX_OUTPUT_PORT_TYPE
imme32[31] <= imme32.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_execution:execution
clk => Zero~reg0.CLK
clk => ALUresult[0]~reg0.CLK
clk => ALUresult[1]~reg0.CLK
clk => ALUresult[2]~reg0.CLK
clk => ALUresult[3]~reg0.CLK
clk => ALUresult[4]~reg0.CLK
clk => ALUresult[5]~reg0.CLK
clk => ALUresult[6]~reg0.CLK
clk => ALUresult[7]~reg0.CLK
clk => ALUresult[8]~reg0.CLK
clk => ALUresult[9]~reg0.CLK
clk => ALUresult[10]~reg0.CLK
clk => ALUresult[11]~reg0.CLK
clk => ALUresult[12]~reg0.CLK
clk => ALUresult[13]~reg0.CLK
clk => ALUresult[14]~reg0.CLK
clk => ALUresult[15]~reg0.CLK
clk => ALUresult[16]~reg0.CLK
clk => ALUresult[17]~reg0.CLK
clk => ALUresult[18]~reg0.CLK
clk => ALUresult[19]~reg0.CLK
clk => ALUresult[20]~reg0.CLK
clk => ALUresult[21]~reg0.CLK
clk => ALUresult[22]~reg0.CLK
clk => ALUresult[23]~reg0.CLK
clk => ALUresult[24]~reg0.CLK
clk => ALUresult[25]~reg0.CLK
clk => ALUresult[26]~reg0.CLK
clk => ALUresult[27]~reg0.CLK
clk => ALUresult[28]~reg0.CLK
clk => ALUresult[29]~reg0.CLK
clk => ALUresult[30]~reg0.CLK
clk => ALUresult[31]~reg0.CLK
clk => PCBranch_EXMEM[0]~reg0.CLK
clk => PCBranch_EXMEM[1]~reg0.CLK
clk => PCBranch_EXMEM[2]~reg0.CLK
clk => PCBranch_EXMEM[3]~reg0.CLK
clk => PCBranch_EXMEM[4]~reg0.CLK
clk => PCBranch_EXMEM[5]~reg0.CLK
clk => PCBranch_EXMEM[6]~reg0.CLK
clk => PCBranch_EXMEM[7]~reg0.CLK
clk => EXMEM[0]~reg0.CLK
clk => EXMEM[1]~reg0.CLK
clk => EXMEM[2]~reg0.CLK
clk => EXMEM[3]~reg0.CLK
clk => EXMEM[4]~reg0.CLK
clk => EXMEM[5]~reg0.CLK
clk => EXMEM[6]~reg0.CLK
clk => EXMEM[7]~reg0.CLK
clk => EXMEM[8]~reg0.CLK
clk => EXMEM[9]~reg0.CLK
clk => EXMEM[10]~reg0.CLK
clk => EXMEM[11]~reg0.CLK
clk => EXMEM[12]~reg0.CLK
clk => EXMEM[13]~reg0.CLK
clk => EXMEM[14]~reg0.CLK
clk => EXMEM[15]~reg0.CLK
clk => EXMEM[16]~reg0.CLK
clk => EXMEM[17]~reg0.CLK
clk => EXMEM[18]~reg0.CLK
clk => EXMEM[19]~reg0.CLK
clk => EXMEM[20]~reg0.CLK
clk => EXMEM[21]~reg0.CLK
clk => EXMEM[22]~reg0.CLK
clk => EXMEM[23]~reg0.CLK
clk => EXMEM[24]~reg0.CLK
clk => EXMEM[25]~reg0.CLK
clk => EXMEM[26]~reg0.CLK
clk => EXMEM[27]~reg0.CLK
clk => EXMEM[28]~reg0.CLK
clk => EXMEM[29]~reg0.CLK
clk => EXMEM[30]~reg0.CLK
clk => EXMEM[31]~reg0.CLK
clk => EXMEM[32]~reg0.CLK
clk => EXMEM[33]~reg0.CLK
clk => EXMEM[34]~reg0.CLK
clk => EXMEM[35]~reg0.CLK
clk => EXMEM[36]~reg0.CLK
clk => EXMEM[37]~reg0.CLK
clk => EXMEM[38]~reg0.CLK
clk => EXMEM[39]~reg0.CLK
clk => EXMEM[40]~reg0.CLK
clk => EXMEM[41]~reg0.CLK
clk => EXMEM[42]~reg0.CLK
clk => EXMEM[43]~reg0.CLK
clk => EXMEM[44]~reg0.CLK
clk => WRITE_DATA[0]~reg0.CLK
clk => WRITE_DATA[1]~reg0.CLK
clk => WRITE_DATA[2]~reg0.CLK
clk => WRITE_DATA[3]~reg0.CLK
clk => WRITE_DATA[4]~reg0.CLK
clk => WRITE_DATA[5]~reg0.CLK
clk => WRITE_DATA[6]~reg0.CLK
clk => WRITE_DATA[7]~reg0.CLK
clk => WRITE_DATA[8]~reg0.CLK
clk => WRITE_DATA[9]~reg0.CLK
clk => WRITE_DATA[10]~reg0.CLK
clk => WRITE_DATA[11]~reg0.CLK
clk => WRITE_DATA[12]~reg0.CLK
clk => WRITE_DATA[13]~reg0.CLK
clk => WRITE_DATA[14]~reg0.CLK
clk => WRITE_DATA[15]~reg0.CLK
clk => WRITE_DATA[16]~reg0.CLK
clk => WRITE_DATA[17]~reg0.CLK
clk => WRITE_DATA[18]~reg0.CLK
clk => WRITE_DATA[19]~reg0.CLK
clk => WRITE_DATA[20]~reg0.CLK
clk => WRITE_DATA[21]~reg0.CLK
clk => WRITE_DATA[22]~reg0.CLK
clk => WRITE_DATA[23]~reg0.CLK
clk => WRITE_DATA[24]~reg0.CLK
clk => WRITE_DATA[25]~reg0.CLK
clk => WRITE_DATA[26]~reg0.CLK
clk => WRITE_DATA[27]~reg0.CLK
clk => WRITE_DATA[28]~reg0.CLK
clk => WRITE_DATA[29]~reg0.CLK
clk => WRITE_DATA[30]~reg0.CLK
clk => WRITE_DATA[31]~reg0.CLK
IDEX[0] => IDEX[0].IN2
IDEX[1] => IDEX[1].IN2
IDEX[2] => IDEX[2].IN2
IDEX[3] => IDEX[3].IN2
IDEX[4] => IDEX[4].IN2
IDEX[5] => IDEX[5].IN2
IDEX[6] => IDEX[6].IN2
IDEX[7] => EXMEM[7]~reg0.DATAIN
IDEX[8] => EXMEM[8]~reg0.DATAIN
IDEX[9] => EXMEM[9]~reg0.DATAIN
IDEX[10] => EXMEM[10]~reg0.DATAIN
IDEX[11] => EXMEM[11]~reg0.DATAIN
IDEX[12] => IDEX[12].IN1
IDEX[13] => IDEX[13].IN1
IDEX[14] => IDEX[14].IN1
IDEX[15] => EXMEM[15]~reg0.DATAIN
IDEX[16] => EXMEM[16]~reg0.DATAIN
IDEX[17] => EXMEM[17]~reg0.DATAIN
IDEX[18] => EXMEM[18]~reg0.DATAIN
IDEX[19] => EXMEM[19]~reg0.DATAIN
IDEX[20] => EXMEM[20]~reg0.DATAIN
IDEX[21] => EXMEM[21]~reg0.DATAIN
IDEX[22] => EXMEM[22]~reg0.DATAIN
IDEX[23] => EXMEM[23]~reg0.DATAIN
IDEX[24] => EXMEM[24]~reg0.DATAIN
IDEX[25] => IDEX[25].IN1
IDEX[26] => IDEX[26].IN1
IDEX[27] => IDEX[27].IN1
IDEX[28] => IDEX[28].IN1
IDEX[29] => IDEX[29].IN1
IDEX[30] => IDEX[30].IN1
IDEX[31] => IDEX[31].IN1
IDEX[32] => EXMEM[32]~reg0.DATAIN
IDEX[33] => EXMEM[33]~reg0.DATAIN
IDEX[34] => EXMEM[34]~reg0.DATAIN
IDEX[35] => EXMEM[35]~reg0.DATAIN
IDEX[36] => EXMEM[36]~reg0.DATAIN
IDEX[37] => IDEX[37].IN1
IDEX[38] => IDEX[38].IN1
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX[39] => ALU_BIN.OUTPUTSELECT
IDEX_PC[0] => IDEX_PC[0].IN1
IDEX_PC[1] => IDEX_PC[1].IN1
IDEX_PC[2] => IDEX_PC[2].IN1
IDEX_PC[3] => IDEX_PC[3].IN1
IDEX_PC[4] => IDEX_PC[4].IN1
IDEX_PC[5] => IDEX_PC[5].IN1
IDEX_PC[6] => IDEX_PC[6].IN1
IDEX_PC[7] => IDEX_PC[7].IN1
REGISTER_1[0] => REGISTER_1[0].IN1
REGISTER_1[1] => REGISTER_1[1].IN1
REGISTER_1[2] => REGISTER_1[2].IN1
REGISTER_1[3] => REGISTER_1[3].IN1
REGISTER_1[4] => REGISTER_1[4].IN1
REGISTER_1[5] => REGISTER_1[5].IN1
REGISTER_1[6] => REGISTER_1[6].IN1
REGISTER_1[7] => REGISTER_1[7].IN1
REGISTER_1[8] => REGISTER_1[8].IN1
REGISTER_1[9] => REGISTER_1[9].IN1
REGISTER_1[10] => REGISTER_1[10].IN1
REGISTER_1[11] => REGISTER_1[11].IN1
REGISTER_1[12] => REGISTER_1[12].IN1
REGISTER_1[13] => REGISTER_1[13].IN1
REGISTER_1[14] => REGISTER_1[14].IN1
REGISTER_1[15] => REGISTER_1[15].IN1
REGISTER_1[16] => REGISTER_1[16].IN1
REGISTER_1[17] => REGISTER_1[17].IN1
REGISTER_1[18] => REGISTER_1[18].IN1
REGISTER_1[19] => REGISTER_1[19].IN1
REGISTER_1[20] => REGISTER_1[20].IN1
REGISTER_1[21] => REGISTER_1[21].IN1
REGISTER_1[22] => REGISTER_1[22].IN1
REGISTER_1[23] => REGISTER_1[23].IN1
REGISTER_1[24] => REGISTER_1[24].IN1
REGISTER_1[25] => REGISTER_1[25].IN1
REGISTER_1[26] => REGISTER_1[26].IN1
REGISTER_1[27] => REGISTER_1[27].IN1
REGISTER_1[28] => REGISTER_1[28].IN1
REGISTER_1[29] => REGISTER_1[29].IN1
REGISTER_1[30] => REGISTER_1[30].IN1
REGISTER_1[31] => REGISTER_1[31].IN1
REGISTER_2[0] => ALU_BIN.DATAA
REGISTER_2[0] => WRITE_DATA[0]~reg0.DATAIN
REGISTER_2[1] => ALU_BIN.DATAA
REGISTER_2[1] => WRITE_DATA[1]~reg0.DATAIN
REGISTER_2[2] => ALU_BIN.DATAA
REGISTER_2[2] => WRITE_DATA[2]~reg0.DATAIN
REGISTER_2[3] => ALU_BIN.DATAA
REGISTER_2[3] => WRITE_DATA[3]~reg0.DATAIN
REGISTER_2[4] => ALU_BIN.DATAA
REGISTER_2[4] => WRITE_DATA[4]~reg0.DATAIN
REGISTER_2[5] => ALU_BIN.DATAA
REGISTER_2[5] => WRITE_DATA[5]~reg0.DATAIN
REGISTER_2[6] => ALU_BIN.DATAA
REGISTER_2[6] => WRITE_DATA[6]~reg0.DATAIN
REGISTER_2[7] => ALU_BIN.DATAA
REGISTER_2[7] => WRITE_DATA[7]~reg0.DATAIN
REGISTER_2[8] => ALU_BIN.DATAA
REGISTER_2[8] => WRITE_DATA[8]~reg0.DATAIN
REGISTER_2[9] => ALU_BIN.DATAA
REGISTER_2[9] => WRITE_DATA[9]~reg0.DATAIN
REGISTER_2[10] => ALU_BIN.DATAA
REGISTER_2[10] => WRITE_DATA[10]~reg0.DATAIN
REGISTER_2[11] => ALU_BIN.DATAA
REGISTER_2[11] => WRITE_DATA[11]~reg0.DATAIN
REGISTER_2[12] => ALU_BIN.DATAA
REGISTER_2[12] => WRITE_DATA[12]~reg0.DATAIN
REGISTER_2[13] => ALU_BIN.DATAA
REGISTER_2[13] => WRITE_DATA[13]~reg0.DATAIN
REGISTER_2[14] => ALU_BIN.DATAA
REGISTER_2[14] => WRITE_DATA[14]~reg0.DATAIN
REGISTER_2[15] => ALU_BIN.DATAA
REGISTER_2[15] => WRITE_DATA[15]~reg0.DATAIN
REGISTER_2[16] => ALU_BIN.DATAA
REGISTER_2[16] => WRITE_DATA[16]~reg0.DATAIN
REGISTER_2[17] => ALU_BIN.DATAA
REGISTER_2[17] => WRITE_DATA[17]~reg0.DATAIN
REGISTER_2[18] => ALU_BIN.DATAA
REGISTER_2[18] => WRITE_DATA[18]~reg0.DATAIN
REGISTER_2[19] => ALU_BIN.DATAA
REGISTER_2[19] => WRITE_DATA[19]~reg0.DATAIN
REGISTER_2[20] => ALU_BIN.DATAA
REGISTER_2[20] => WRITE_DATA[20]~reg0.DATAIN
REGISTER_2[21] => ALU_BIN.DATAA
REGISTER_2[21] => WRITE_DATA[21]~reg0.DATAIN
REGISTER_2[22] => ALU_BIN.DATAA
REGISTER_2[22] => WRITE_DATA[22]~reg0.DATAIN
REGISTER_2[23] => ALU_BIN.DATAA
REGISTER_2[23] => WRITE_DATA[23]~reg0.DATAIN
REGISTER_2[24] => ALU_BIN.DATAA
REGISTER_2[24] => WRITE_DATA[24]~reg0.DATAIN
REGISTER_2[25] => ALU_BIN.DATAA
REGISTER_2[25] => WRITE_DATA[25]~reg0.DATAIN
REGISTER_2[26] => ALU_BIN.DATAA
REGISTER_2[26] => WRITE_DATA[26]~reg0.DATAIN
REGISTER_2[27] => ALU_BIN.DATAA
REGISTER_2[27] => WRITE_DATA[27]~reg0.DATAIN
REGISTER_2[28] => ALU_BIN.DATAA
REGISTER_2[28] => WRITE_DATA[28]~reg0.DATAIN
REGISTER_2[29] => ALU_BIN.DATAA
REGISTER_2[29] => WRITE_DATA[29]~reg0.DATAIN
REGISTER_2[30] => ALU_BIN.DATAA
REGISTER_2[30] => WRITE_DATA[30]~reg0.DATAIN
REGISTER_2[31] => ALU_BIN.DATAA
REGISTER_2[31] => WRITE_DATA[31]~reg0.DATAIN
imme32[0] => OFFSET[1].IN1
imme32[1] => OFFSET[2].IN1
imme32[2] => OFFSET[3].IN1
imme32[3] => OFFSET[4].IN1
imme32[4] => OFFSET[5].IN1
imme32[5] => OFFSET[6].IN1
imme32[6] => OFFSET[7].IN1
imme32[7] => OFFSET[8].IN1
imme32[8] => OFFSET[9].IN1
imme32[9] => OFFSET[10].IN1
imme32[10] => OFFSET[11].IN1
imme32[11] => OFFSET[12].IN1
imme32[12] => OFFSET[13].IN1
imme32[13] => OFFSET[14].IN1
imme32[14] => OFFSET[15].IN1
imme32[15] => OFFSET[16].IN1
imme32[16] => OFFSET[17].IN1
imme32[17] => OFFSET[18].IN1
imme32[18] => OFFSET[19].IN1
imme32[19] => OFFSET[20].IN1
imme32[20] => OFFSET[21].IN1
imme32[21] => OFFSET[22].IN1
imme32[22] => OFFSET[23].IN1
imme32[23] => OFFSET[24].IN1
imme32[24] => OFFSET[25].IN1
imme32[25] => OFFSET[26].IN1
imme32[26] => OFFSET[27].IN1
imme32[27] => OFFSET[28].IN1
imme32[28] => OFFSET[29].IN1
imme32[29] => OFFSET[30].IN1
imme32[30] => OFFSET[31].IN1
imme32[31] => ALU_BIN.DATAB
Zero <= Zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[0] <= EXMEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[1] <= EXMEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[2] <= EXMEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[3] <= EXMEM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[4] <= EXMEM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[5] <= EXMEM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[6] <= EXMEM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[7] <= EXMEM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[8] <= EXMEM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[9] <= EXMEM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[10] <= EXMEM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[11] <= EXMEM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[12] <= EXMEM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[13] <= EXMEM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[14] <= EXMEM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[15] <= EXMEM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[16] <= EXMEM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[17] <= EXMEM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[18] <= EXMEM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[19] <= EXMEM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[20] <= EXMEM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[21] <= EXMEM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[22] <= EXMEM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[23] <= EXMEM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[24] <= EXMEM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[25] <= EXMEM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[26] <= EXMEM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[27] <= EXMEM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[28] <= EXMEM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[29] <= EXMEM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[30] <= EXMEM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[31] <= EXMEM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[32] <= EXMEM[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[33] <= EXMEM[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[34] <= EXMEM[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[35] <= EXMEM[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[36] <= EXMEM[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[37] <= EXMEM[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[38] <= EXMEM[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[39] <= EXMEM[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[40] <= EXMEM[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[41] <= EXMEM[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[42] <= EXMEM[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[43] <= EXMEM[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM[44] <= EXMEM[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[0] <= ALUresult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[1] <= ALUresult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[2] <= ALUresult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[3] <= ALUresult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[4] <= ALUresult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[5] <= ALUresult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[6] <= ALUresult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[7] <= ALUresult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[8] <= ALUresult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[9] <= ALUresult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[10] <= ALUresult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[11] <= ALUresult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[12] <= ALUresult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[13] <= ALUresult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[14] <= ALUresult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[15] <= ALUresult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[16] <= ALUresult[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[17] <= ALUresult[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[18] <= ALUresult[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[19] <= ALUresult[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[20] <= ALUresult[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[21] <= ALUresult[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[22] <= ALUresult[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[23] <= ALUresult[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[24] <= ALUresult[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[25] <= ALUresult[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[26] <= ALUresult[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[27] <= ALUresult[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[28] <= ALUresult[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[29] <= ALUresult[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[30] <= ALUresult[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult[31] <= ALUresult[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[0] <= WRITE_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[1] <= WRITE_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[2] <= WRITE_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[3] <= WRITE_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[4] <= WRITE_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[5] <= WRITE_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[6] <= WRITE_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[7] <= WRITE_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[8] <= WRITE_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[9] <= WRITE_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[10] <= WRITE_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[11] <= WRITE_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[12] <= WRITE_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[13] <= WRITE_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[14] <= WRITE_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[15] <= WRITE_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[16] <= WRITE_DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[17] <= WRITE_DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[18] <= WRITE_DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[19] <= WRITE_DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[20] <= WRITE_DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[21] <= WRITE_DATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[22] <= WRITE_DATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[23] <= WRITE_DATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[24] <= WRITE_DATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[25] <= WRITE_DATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[26] <= WRITE_DATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[27] <= WRITE_DATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[28] <= WRITE_DATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[29] <= WRITE_DATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[30] <= WRITE_DATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_DATA[31] <= WRITE_DATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[0] <= PCBranch_EXMEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[1] <= PCBranch_EXMEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[2] <= PCBranch_EXMEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[3] <= PCBranch_EXMEM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[4] <= PCBranch_EXMEM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[5] <= PCBranch_EXMEM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[6] <= PCBranch_EXMEM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch_EXMEM[7] <= PCBranch_EXMEM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_execution:execution|ALU_control:ALU_ctrl
ALUop[0] => Decoder0.IN1
ALUop[0] => Mux0.IN5
ALUop[0] => Mux1.IN5
ALUop[1] => Decoder0.IN0
ALUop[1] => Mux0.IN4
ALUop[1] => Mux1.IN4
func3[0] => Equal0.IN2
func3[0] => Equal1.IN3
func3[0] => Equal2.IN2
func3[0] => Equal3.IN2
func3[0] => Equal4.IN2
func3[0] => Equal5.IN2
func3[0] => Equal6.IN0
func3[1] => Equal0.IN1
func3[1] => Equal1.IN2
func3[1] => Equal2.IN1
func3[1] => Equal3.IN1
func3[1] => Equal4.IN1
func3[1] => Equal5.IN1
func3[1] => Equal6.IN2
func3[2] => Equal0.IN0
func3[2] => Equal1.IN1
func3[2] => Equal2.IN0
func3[2] => Equal3.IN0
func3[2] => Equal4.IN0
func3[2] => Equal5.IN0
func3[2] => Equal6.IN1
func7[0] => Equal0.IN9
func7[0] => Equal1.IN9
func7[0] => Equal2.IN9
func7[0] => Equal3.IN9
func7[0] => Equal4.IN9
func7[1] => Equal0.IN8
func7[1] => Equal1.IN8
func7[1] => Equal2.IN8
func7[1] => Equal3.IN8
func7[1] => Equal4.IN8
func7[2] => Equal0.IN7
func7[2] => Equal1.IN7
func7[2] => Equal2.IN7
func7[2] => Equal3.IN7
func7[2] => Equal4.IN7
func7[3] => Equal0.IN6
func7[3] => Equal1.IN6
func7[3] => Equal2.IN6
func7[3] => Equal3.IN6
func7[3] => Equal4.IN6
func7[4] => Equal0.IN5
func7[4] => Equal1.IN5
func7[4] => Equal2.IN5
func7[4] => Equal3.IN5
func7[4] => Equal4.IN5
func7[5] => Equal0.IN4
func7[5] => Equal1.IN0
func7[5] => Equal2.IN4
func7[5] => Equal3.IN4
func7[5] => Equal4.IN4
func7[6] => Equal0.IN3
func7[6] => Equal1.IN4
func7[6] => Equal2.IN3
func7[6] => Equal3.IN3
func7[6] => Equal4.IN3
ALUcontrol[0] <= ALUcontrol.DB_MAX_OUTPUT_PORT_TYPE
ALUcontrol[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUcontrol[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUcontrol[3] <= ALUcontrol.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_execution:execution|ALU:alu_PC
opcode[0] => Equal0.IN3
opcode[1] => Equal0.IN2
opcode[2] => Equal0.IN6
opcode[3] => Equal0.IN5
opcode[4] => Equal0.IN4
opcode[5] => Equal0.IN1
opcode[6] => Equal0.IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => Mult0.IN31
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => Mult0.IN30
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => Mult0.IN29
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => Mult0.IN28
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => Mult0.IN27
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => Mult0.IN26
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => Mult0.IN25
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => Mult0.IN24
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => Mult0.IN23
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => Mult0.IN22
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => Mult0.IN21
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => Mult0.IN20
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => Mult0.IN19
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => Mult0.IN18
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => Mult0.IN17
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => Mult0.IN16
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => Mult0.IN15
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => Mult0.IN14
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => Mult0.IN13
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => Mult0.IN12
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => Mult0.IN11
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => Mult0.IN10
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => Mult0.IN9
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => Mult0.IN8
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => Mult0.IN7
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => Mult0.IN6
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => Mult0.IN5
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => Mult0.IN4
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => Mult0.IN3
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => Mult0.IN2
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => Mult0.IN1
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => Mult0.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
B[0] => Add0.IN64
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => Mult0.IN63
B[0] => ShiftLeft0.IN64
B[0] => ShiftRight0.IN64
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => Mult0.IN62
B[1] => ShiftLeft0.IN63
B[1] => ShiftRight0.IN63
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => Mult0.IN61
B[2] => ShiftLeft0.IN62
B[2] => ShiftRight0.IN62
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => Mult0.IN60
B[3] => ShiftLeft0.IN61
B[3] => ShiftRight0.IN61
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => Mult0.IN59
B[4] => ShiftLeft0.IN60
B[4] => ShiftRight0.IN60
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => Mult0.IN58
B[5] => ShiftLeft0.IN59
B[5] => ShiftRight0.IN59
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => Mult0.IN57
B[6] => ShiftLeft0.IN58
B[6] => ShiftRight0.IN58
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => Mult0.IN56
B[7] => ShiftLeft0.IN57
B[7] => ShiftRight0.IN57
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => Mult0.IN55
B[8] => ShiftLeft0.IN56
B[8] => ShiftRight0.IN56
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => Mult0.IN54
B[9] => ShiftLeft0.IN55
B[9] => ShiftRight0.IN55
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => Mult0.IN53
B[10] => ShiftLeft0.IN54
B[10] => ShiftRight0.IN54
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => Mult0.IN52
B[11] => ShiftLeft0.IN53
B[11] => ShiftRight0.IN53
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => Mult0.IN51
B[12] => ShiftLeft0.IN52
B[12] => ShiftRight0.IN52
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => Mult0.IN50
B[13] => ShiftLeft0.IN51
B[13] => ShiftRight0.IN51
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => Mult0.IN49
B[14] => ShiftLeft0.IN50
B[14] => ShiftRight0.IN50
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => Mult0.IN48
B[15] => ShiftLeft0.IN49
B[15] => ShiftRight0.IN49
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => Mult0.IN47
B[16] => ShiftLeft0.IN48
B[16] => ShiftRight0.IN48
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => Mult0.IN46
B[17] => ShiftLeft0.IN47
B[17] => ShiftRight0.IN47
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => Mult0.IN45
B[18] => ShiftLeft0.IN46
B[18] => ShiftRight0.IN46
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => Mult0.IN44
B[19] => ShiftLeft0.IN45
B[19] => ShiftRight0.IN45
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => Mult0.IN43
B[20] => ShiftLeft0.IN44
B[20] => ShiftRight0.IN44
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => Mult0.IN42
B[21] => ShiftLeft0.IN43
B[21] => ShiftRight0.IN43
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => Mult0.IN41
B[22] => ShiftLeft0.IN42
B[22] => ShiftRight0.IN42
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => Mult0.IN40
B[23] => ShiftLeft0.IN41
B[23] => ShiftRight0.IN41
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => Mult0.IN39
B[24] => ShiftLeft0.IN40
B[24] => ShiftRight0.IN40
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => Mult0.IN38
B[25] => ShiftLeft0.IN39
B[25] => ShiftRight0.IN39
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => Mult0.IN37
B[26] => ShiftLeft0.IN38
B[26] => ShiftRight0.IN38
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => Mult0.IN36
B[27] => ShiftLeft0.IN37
B[27] => ShiftRight0.IN37
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => Mult0.IN35
B[28] => ShiftLeft0.IN36
B[28] => ShiftRight0.IN36
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => Mult0.IN34
B[29] => ShiftLeft0.IN35
B[29] => ShiftRight0.IN35
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => Mult0.IN33
B[30] => ShiftLeft0.IN34
B[30] => ShiftRight0.IN34
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => Mult0.IN32
B[31] => ShiftLeft0.IN33
B[31] => ShiftRight0.IN33
B[31] => Add1.IN1
ALUMode[0] => Mux0.IN19
ALUMode[0] => Mux1.IN19
ALUMode[0] => Mux2.IN19
ALUMode[0] => Mux3.IN19
ALUMode[0] => Mux4.IN19
ALUMode[0] => Mux5.IN19
ALUMode[0] => Mux6.IN19
ALUMode[0] => Mux7.IN19
ALUMode[0] => Mux8.IN19
ALUMode[0] => Mux9.IN19
ALUMode[0] => Mux10.IN19
ALUMode[0] => Mux11.IN19
ALUMode[0] => Mux12.IN19
ALUMode[0] => Mux13.IN19
ALUMode[0] => Mux14.IN19
ALUMode[0] => Mux15.IN19
ALUMode[0] => Mux16.IN19
ALUMode[0] => Mux17.IN19
ALUMode[0] => Mux18.IN19
ALUMode[0] => Mux19.IN19
ALUMode[0] => Mux20.IN19
ALUMode[0] => Mux21.IN19
ALUMode[0] => Mux22.IN19
ALUMode[0] => Mux23.IN19
ALUMode[0] => Mux24.IN19
ALUMode[0] => Mux25.IN19
ALUMode[0] => Mux26.IN19
ALUMode[0] => Mux27.IN19
ALUMode[0] => Mux28.IN19
ALUMode[0] => Mux29.IN19
ALUMode[0] => Mux30.IN19
ALUMode[0] => Mux31.IN19
ALUMode[1] => Mux0.IN18
ALUMode[1] => Mux1.IN18
ALUMode[1] => Mux2.IN18
ALUMode[1] => Mux3.IN18
ALUMode[1] => Mux4.IN18
ALUMode[1] => Mux5.IN18
ALUMode[1] => Mux6.IN18
ALUMode[1] => Mux7.IN18
ALUMode[1] => Mux8.IN18
ALUMode[1] => Mux9.IN18
ALUMode[1] => Mux10.IN18
ALUMode[1] => Mux11.IN18
ALUMode[1] => Mux12.IN18
ALUMode[1] => Mux13.IN18
ALUMode[1] => Mux14.IN18
ALUMode[1] => Mux15.IN18
ALUMode[1] => Mux16.IN18
ALUMode[1] => Mux17.IN18
ALUMode[1] => Mux18.IN18
ALUMode[1] => Mux19.IN18
ALUMode[1] => Mux20.IN18
ALUMode[1] => Mux21.IN18
ALUMode[1] => Mux22.IN18
ALUMode[1] => Mux23.IN18
ALUMode[1] => Mux24.IN18
ALUMode[1] => Mux25.IN18
ALUMode[1] => Mux26.IN18
ALUMode[1] => Mux27.IN18
ALUMode[1] => Mux28.IN18
ALUMode[1] => Mux29.IN18
ALUMode[1] => Mux30.IN18
ALUMode[1] => Mux31.IN18
ALUMode[2] => Mux0.IN17
ALUMode[2] => Mux1.IN17
ALUMode[2] => Mux2.IN17
ALUMode[2] => Mux3.IN17
ALUMode[2] => Mux4.IN17
ALUMode[2] => Mux5.IN17
ALUMode[2] => Mux6.IN17
ALUMode[2] => Mux7.IN17
ALUMode[2] => Mux8.IN17
ALUMode[2] => Mux9.IN17
ALUMode[2] => Mux10.IN17
ALUMode[2] => Mux11.IN17
ALUMode[2] => Mux12.IN17
ALUMode[2] => Mux13.IN17
ALUMode[2] => Mux14.IN17
ALUMode[2] => Mux15.IN17
ALUMode[2] => Mux16.IN17
ALUMode[2] => Mux17.IN17
ALUMode[2] => Mux18.IN17
ALUMode[2] => Mux19.IN17
ALUMode[2] => Mux20.IN17
ALUMode[2] => Mux21.IN17
ALUMode[2] => Mux22.IN17
ALUMode[2] => Mux23.IN17
ALUMode[2] => Mux24.IN17
ALUMode[2] => Mux25.IN17
ALUMode[2] => Mux26.IN17
ALUMode[2] => Mux27.IN17
ALUMode[2] => Mux28.IN17
ALUMode[2] => Mux29.IN17
ALUMode[2] => Mux30.IN17
ALUMode[2] => Mux31.IN17
ALUMode[3] => Mux0.IN16
ALUMode[3] => Mux1.IN16
ALUMode[3] => Mux2.IN16
ALUMode[3] => Mux3.IN16
ALUMode[3] => Mux4.IN16
ALUMode[3] => Mux5.IN16
ALUMode[3] => Mux6.IN16
ALUMode[3] => Mux7.IN16
ALUMode[3] => Mux8.IN16
ALUMode[3] => Mux9.IN16
ALUMode[3] => Mux10.IN16
ALUMode[3] => Mux11.IN16
ALUMode[3] => Mux12.IN16
ALUMode[3] => Mux13.IN16
ALUMode[3] => Mux14.IN16
ALUMode[3] => Mux15.IN16
ALUMode[3] => Mux16.IN16
ALUMode[3] => Mux17.IN16
ALUMode[3] => Mux18.IN16
ALUMode[3] => Mux19.IN16
ALUMode[3] => Mux20.IN16
ALUMode[3] => Mux21.IN16
ALUMode[3] => Mux22.IN16
ALUMode[3] => Mux23.IN16
ALUMode[3] => Mux24.IN16
ALUMode[3] => Mux25.IN16
ALUMode[3] => Mux26.IN16
ALUMode[3] => Mux27.IN16
ALUMode[3] => Mux28.IN16
ALUMode[3] => Mux29.IN16
ALUMode[3] => Mux30.IN16
ALUMode[3] => Mux31.IN16
Zero <= always0.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_execution:execution|ALU:alu_exe
opcode[0] => Equal0.IN3
opcode[1] => Equal0.IN2
opcode[2] => Equal0.IN6
opcode[3] => Equal0.IN5
opcode[4] => Equal0.IN4
opcode[5] => Equal0.IN1
opcode[6] => Equal0.IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => Mult0.IN31
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => Mult0.IN30
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => Mult0.IN29
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => Mult0.IN28
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => Mult0.IN27
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => Mult0.IN26
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => Mult0.IN25
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => Mult0.IN24
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => Mult0.IN23
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => Mult0.IN22
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => Mult0.IN21
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => Mult0.IN20
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => Mult0.IN19
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => Mult0.IN18
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => Mult0.IN17
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => Mult0.IN16
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => Mult0.IN15
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => Mult0.IN14
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => Mult0.IN13
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => Mult0.IN12
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => Mult0.IN11
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => Mult0.IN10
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => Mult0.IN9
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => Mult0.IN8
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => Mult0.IN7
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => Mult0.IN6
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => Mult0.IN5
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => Mult0.IN4
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => Mult0.IN3
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => Mult0.IN2
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => Mult0.IN1
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => Mult0.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
B[0] => Add0.IN64
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => Mult0.IN63
B[0] => ShiftLeft0.IN64
B[0] => ShiftRight0.IN64
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => Mult0.IN62
B[1] => ShiftLeft0.IN63
B[1] => ShiftRight0.IN63
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => Mult0.IN61
B[2] => ShiftLeft0.IN62
B[2] => ShiftRight0.IN62
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => Mult0.IN60
B[3] => ShiftLeft0.IN61
B[3] => ShiftRight0.IN61
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => Mult0.IN59
B[4] => ShiftLeft0.IN60
B[4] => ShiftRight0.IN60
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => Mult0.IN58
B[5] => ShiftLeft0.IN59
B[5] => ShiftRight0.IN59
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => Mult0.IN57
B[6] => ShiftLeft0.IN58
B[6] => ShiftRight0.IN58
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => Mult0.IN56
B[7] => ShiftLeft0.IN57
B[7] => ShiftRight0.IN57
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => Mult0.IN55
B[8] => ShiftLeft0.IN56
B[8] => ShiftRight0.IN56
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => Mult0.IN54
B[9] => ShiftLeft0.IN55
B[9] => ShiftRight0.IN55
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => Mult0.IN53
B[10] => ShiftLeft0.IN54
B[10] => ShiftRight0.IN54
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => Mult0.IN52
B[11] => ShiftLeft0.IN53
B[11] => ShiftRight0.IN53
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => Mult0.IN51
B[12] => ShiftLeft0.IN52
B[12] => ShiftRight0.IN52
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => Mult0.IN50
B[13] => ShiftLeft0.IN51
B[13] => ShiftRight0.IN51
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => Mult0.IN49
B[14] => ShiftLeft0.IN50
B[14] => ShiftRight0.IN50
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => Mult0.IN48
B[15] => ShiftLeft0.IN49
B[15] => ShiftRight0.IN49
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => Mult0.IN47
B[16] => ShiftLeft0.IN48
B[16] => ShiftRight0.IN48
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => Mult0.IN46
B[17] => ShiftLeft0.IN47
B[17] => ShiftRight0.IN47
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => Mult0.IN45
B[18] => ShiftLeft0.IN46
B[18] => ShiftRight0.IN46
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => Mult0.IN44
B[19] => ShiftLeft0.IN45
B[19] => ShiftRight0.IN45
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => Mult0.IN43
B[20] => ShiftLeft0.IN44
B[20] => ShiftRight0.IN44
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => Mult0.IN42
B[21] => ShiftLeft0.IN43
B[21] => ShiftRight0.IN43
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => Mult0.IN41
B[22] => ShiftLeft0.IN42
B[22] => ShiftRight0.IN42
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => Mult0.IN40
B[23] => ShiftLeft0.IN41
B[23] => ShiftRight0.IN41
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => Mult0.IN39
B[24] => ShiftLeft0.IN40
B[24] => ShiftRight0.IN40
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => Mult0.IN38
B[25] => ShiftLeft0.IN39
B[25] => ShiftRight0.IN39
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => Mult0.IN37
B[26] => ShiftLeft0.IN38
B[26] => ShiftRight0.IN38
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => Mult0.IN36
B[27] => ShiftLeft0.IN37
B[27] => ShiftRight0.IN37
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => Mult0.IN35
B[28] => ShiftLeft0.IN36
B[28] => ShiftRight0.IN36
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => Mult0.IN34
B[29] => ShiftLeft0.IN35
B[29] => ShiftRight0.IN35
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => Mult0.IN33
B[30] => ShiftLeft0.IN34
B[30] => ShiftRight0.IN34
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => Mult0.IN32
B[31] => ShiftLeft0.IN33
B[31] => ShiftRight0.IN33
B[31] => Add1.IN1
ALUMode[0] => Mux0.IN19
ALUMode[0] => Mux1.IN19
ALUMode[0] => Mux2.IN19
ALUMode[0] => Mux3.IN19
ALUMode[0] => Mux4.IN19
ALUMode[0] => Mux5.IN19
ALUMode[0] => Mux6.IN19
ALUMode[0] => Mux7.IN19
ALUMode[0] => Mux8.IN19
ALUMode[0] => Mux9.IN19
ALUMode[0] => Mux10.IN19
ALUMode[0] => Mux11.IN19
ALUMode[0] => Mux12.IN19
ALUMode[0] => Mux13.IN19
ALUMode[0] => Mux14.IN19
ALUMode[0] => Mux15.IN19
ALUMode[0] => Mux16.IN19
ALUMode[0] => Mux17.IN19
ALUMode[0] => Mux18.IN19
ALUMode[0] => Mux19.IN19
ALUMode[0] => Mux20.IN19
ALUMode[0] => Mux21.IN19
ALUMode[0] => Mux22.IN19
ALUMode[0] => Mux23.IN19
ALUMode[0] => Mux24.IN19
ALUMode[0] => Mux25.IN19
ALUMode[0] => Mux26.IN19
ALUMode[0] => Mux27.IN19
ALUMode[0] => Mux28.IN19
ALUMode[0] => Mux29.IN19
ALUMode[0] => Mux30.IN19
ALUMode[0] => Mux31.IN19
ALUMode[1] => Mux0.IN18
ALUMode[1] => Mux1.IN18
ALUMode[1] => Mux2.IN18
ALUMode[1] => Mux3.IN18
ALUMode[1] => Mux4.IN18
ALUMode[1] => Mux5.IN18
ALUMode[1] => Mux6.IN18
ALUMode[1] => Mux7.IN18
ALUMode[1] => Mux8.IN18
ALUMode[1] => Mux9.IN18
ALUMode[1] => Mux10.IN18
ALUMode[1] => Mux11.IN18
ALUMode[1] => Mux12.IN18
ALUMode[1] => Mux13.IN18
ALUMode[1] => Mux14.IN18
ALUMode[1] => Mux15.IN18
ALUMode[1] => Mux16.IN18
ALUMode[1] => Mux17.IN18
ALUMode[1] => Mux18.IN18
ALUMode[1] => Mux19.IN18
ALUMode[1] => Mux20.IN18
ALUMode[1] => Mux21.IN18
ALUMode[1] => Mux22.IN18
ALUMode[1] => Mux23.IN18
ALUMode[1] => Mux24.IN18
ALUMode[1] => Mux25.IN18
ALUMode[1] => Mux26.IN18
ALUMode[1] => Mux27.IN18
ALUMode[1] => Mux28.IN18
ALUMode[1] => Mux29.IN18
ALUMode[1] => Mux30.IN18
ALUMode[1] => Mux31.IN18
ALUMode[2] => Mux0.IN17
ALUMode[2] => Mux1.IN17
ALUMode[2] => Mux2.IN17
ALUMode[2] => Mux3.IN17
ALUMode[2] => Mux4.IN17
ALUMode[2] => Mux5.IN17
ALUMode[2] => Mux6.IN17
ALUMode[2] => Mux7.IN17
ALUMode[2] => Mux8.IN17
ALUMode[2] => Mux9.IN17
ALUMode[2] => Mux10.IN17
ALUMode[2] => Mux11.IN17
ALUMode[2] => Mux12.IN17
ALUMode[2] => Mux13.IN17
ALUMode[2] => Mux14.IN17
ALUMode[2] => Mux15.IN17
ALUMode[2] => Mux16.IN17
ALUMode[2] => Mux17.IN17
ALUMode[2] => Mux18.IN17
ALUMode[2] => Mux19.IN17
ALUMode[2] => Mux20.IN17
ALUMode[2] => Mux21.IN17
ALUMode[2] => Mux22.IN17
ALUMode[2] => Mux23.IN17
ALUMode[2] => Mux24.IN17
ALUMode[2] => Mux25.IN17
ALUMode[2] => Mux26.IN17
ALUMode[2] => Mux27.IN17
ALUMode[2] => Mux28.IN17
ALUMode[2] => Mux29.IN17
ALUMode[2] => Mux30.IN17
ALUMode[2] => Mux31.IN17
ALUMode[3] => Mux0.IN16
ALUMode[3] => Mux1.IN16
ALUMode[3] => Mux2.IN16
ALUMode[3] => Mux3.IN16
ALUMode[3] => Mux4.IN16
ALUMode[3] => Mux5.IN16
ALUMode[3] => Mux6.IN16
ALUMode[3] => Mux7.IN16
ALUMode[3] => Mux8.IN16
ALUMode[3] => Mux9.IN16
ALUMode[3] => Mux10.IN16
ALUMode[3] => Mux11.IN16
ALUMode[3] => Mux12.IN16
ALUMode[3] => Mux13.IN16
ALUMode[3] => Mux14.IN16
ALUMode[3] => Mux15.IN16
ALUMode[3] => Mux16.IN16
ALUMode[3] => Mux17.IN16
ALUMode[3] => Mux18.IN16
ALUMode[3] => Mux19.IN16
ALUMode[3] => Mux20.IN16
ALUMode[3] => Mux21.IN16
ALUMode[3] => Mux22.IN16
ALUMode[3] => Mux23.IN16
ALUMode[3] => Mux24.IN16
ALUMode[3] => Mux25.IN16
ALUMode[3] => Mux26.IN16
ALUMode[3] => Mux27.IN16
ALUMode[3] => Mux28.IN16
ALUMode[3] => Mux29.IN16
ALUMode[3] => Mux30.IN16
ALUMode[3] => Mux31.IN16
Zero <= always0.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_data_mem:data_mem
clk => PCBranch[0]~reg0.CLK
clk => PCBranch[1]~reg0.CLK
clk => PCBranch[2]~reg0.CLK
clk => PCBranch[3]~reg0.CLK
clk => PCBranch[4]~reg0.CLK
clk => PCBranch[5]~reg0.CLK
clk => PCBranch[6]~reg0.CLK
clk => PCBranch[7]~reg0.CLK
clk => Pass_ALUresult[0]~reg0.CLK
clk => Pass_ALUresult[1]~reg0.CLK
clk => Pass_ALUresult[2]~reg0.CLK
clk => Pass_ALUresult[3]~reg0.CLK
clk => Pass_ALUresult[4]~reg0.CLK
clk => Pass_ALUresult[5]~reg0.CLK
clk => Pass_ALUresult[6]~reg0.CLK
clk => Pass_ALUresult[7]~reg0.CLK
clk => Pass_ALUresult[8]~reg0.CLK
clk => Pass_ALUresult[9]~reg0.CLK
clk => Pass_ALUresult[10]~reg0.CLK
clk => Pass_ALUresult[11]~reg0.CLK
clk => Pass_ALUresult[12]~reg0.CLK
clk => Pass_ALUresult[13]~reg0.CLK
clk => Pass_ALUresult[14]~reg0.CLK
clk => Pass_ALUresult[15]~reg0.CLK
clk => Pass_ALUresult[16]~reg0.CLK
clk => Pass_ALUresult[17]~reg0.CLK
clk => Pass_ALUresult[18]~reg0.CLK
clk => Pass_ALUresult[19]~reg0.CLK
clk => Pass_ALUresult[20]~reg0.CLK
clk => Pass_ALUresult[21]~reg0.CLK
clk => Pass_ALUresult[22]~reg0.CLK
clk => Pass_ALUresult[23]~reg0.CLK
clk => Pass_ALUresult[24]~reg0.CLK
clk => Pass_ALUresult[25]~reg0.CLK
clk => Pass_ALUresult[26]~reg0.CLK
clk => Pass_ALUresult[27]~reg0.CLK
clk => Pass_ALUresult[28]~reg0.CLK
clk => Pass_ALUresult[29]~reg0.CLK
clk => Pass_ALUresult[30]~reg0.CLK
clk => Pass_ALUresult[31]~reg0.CLK
clk => PC_select~reg0.CLK
clk => MEMWB[0]~reg0.CLK
clk => MEMWB[1]~reg0.CLK
clk => MEMWB[2]~reg0.CLK
clk => MEMWB[3]~reg0.CLK
clk => MEMWB[4]~reg0.CLK
clk => MEMWB[5]~reg0.CLK
clk => MEMWB[6]~reg0.CLK
clk => MEMWB[7]~reg0.CLK
clk => MEMWB[8]~reg0.CLK
clk => MEMWB[9]~reg0.CLK
clk => MEMWB[10]~reg0.CLK
clk => MEMWB[11]~reg0.CLK
clk => MEMWB[12]~reg0.CLK
clk => MEMWB[13]~reg0.CLK
clk => MEMWB[14]~reg0.CLK
clk => MEMWB[15]~reg0.CLK
clk => MEMWB[16]~reg0.CLK
clk => MEMWB[17]~reg0.CLK
clk => MEMWB[18]~reg0.CLK
clk => MEMWB[19]~reg0.CLK
clk => MEMWB[20]~reg0.CLK
clk => MEMWB[21]~reg0.CLK
clk => MEMWB[22]~reg0.CLK
clk => MEMWB[23]~reg0.CLK
clk => MEMWB[24]~reg0.CLK
clk => MEMWB[25]~reg0.CLK
clk => MEMWB[26]~reg0.CLK
clk => MEMWB[27]~reg0.CLK
clk => MEMWB[28]~reg0.CLK
clk => MEMWB[29]~reg0.CLK
clk => MEMWB[30]~reg0.CLK
clk => MEMWB[31]~reg0.CLK
clk => MEMWB[32]~reg0.CLK
clk => MEMWB[33]~reg0.CLK
clk => _.IN1
EXMEM[0] => MEMWB[0]~reg0.DATAIN
EXMEM[1] => MEMWB[1]~reg0.DATAIN
EXMEM[2] => MEMWB[2]~reg0.DATAIN
EXMEM[3] => MEMWB[3]~reg0.DATAIN
EXMEM[4] => MEMWB[4]~reg0.DATAIN
EXMEM[5] => MEMWB[5]~reg0.DATAIN
EXMEM[6] => MEMWB[6]~reg0.DATAIN
EXMEM[7] => MEMWB[7]~reg0.DATAIN
EXMEM[8] => MEMWB[8]~reg0.DATAIN
EXMEM[9] => MEMWB[9]~reg0.DATAIN
EXMEM[10] => MEMWB[10]~reg0.DATAIN
EXMEM[11] => MEMWB[11]~reg0.DATAIN
EXMEM[12] => MEMWB[12]~reg0.DATAIN
EXMEM[13] => MEMWB[13]~reg0.DATAIN
EXMEM[14] => MEMWB[14]~reg0.DATAIN
EXMEM[15] => MEMWB[15]~reg0.DATAIN
EXMEM[16] => MEMWB[16]~reg0.DATAIN
EXMEM[17] => MEMWB[17]~reg0.DATAIN
EXMEM[18] => MEMWB[18]~reg0.DATAIN
EXMEM[19] => MEMWB[19]~reg0.DATAIN
EXMEM[20] => MEMWB[20]~reg0.DATAIN
EXMEM[21] => MEMWB[21]~reg0.DATAIN
EXMEM[22] => MEMWB[22]~reg0.DATAIN
EXMEM[23] => MEMWB[23]~reg0.DATAIN
EXMEM[24] => MEMWB[24]~reg0.DATAIN
EXMEM[25] => MEMWB[25]~reg0.DATAIN
EXMEM[26] => MEMWB[26]~reg0.DATAIN
EXMEM[27] => MEMWB[27]~reg0.DATAIN
EXMEM[28] => MEMWB[28]~reg0.DATAIN
EXMEM[29] => MEMWB[29]~reg0.DATAIN
EXMEM[30] => MEMWB[30]~reg0.DATAIN
EXMEM[31] => MEMWB[31]~reg0.DATAIN
EXMEM[32] => MEMWB[32]~reg0.DATAIN
EXMEM[33] => MEMWB[33]~reg0.DATAIN
EXMEM[34] => EXMEM[34].IN1
EXMEM[35] => ~NO_FANOUT~
EXMEM[36] => PC_select.IN0
EXMEM[37] => ~NO_FANOUT~
EXMEM[38] => ~NO_FANOUT~
EXMEM[39] => ~NO_FANOUT~
EXMEM[40] => ~NO_FANOUT~
EXMEM[41] => ~NO_FANOUT~
EXMEM[42] => ~NO_FANOUT~
EXMEM[43] => ~NO_FANOUT~
EXMEM[44] => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
WRITE_DATA[0] => WRITE_DATA[0].IN1
WRITE_DATA[1] => WRITE_DATA[1].IN1
WRITE_DATA[2] => WRITE_DATA[2].IN1
WRITE_DATA[3] => WRITE_DATA[3].IN1
WRITE_DATA[4] => WRITE_DATA[4].IN1
WRITE_DATA[5] => WRITE_DATA[5].IN1
WRITE_DATA[6] => WRITE_DATA[6].IN1
WRITE_DATA[7] => WRITE_DATA[7].IN1
WRITE_DATA[8] => WRITE_DATA[8].IN1
WRITE_DATA[9] => WRITE_DATA[9].IN1
WRITE_DATA[10] => WRITE_DATA[10].IN1
WRITE_DATA[11] => WRITE_DATA[11].IN1
WRITE_DATA[12] => WRITE_DATA[12].IN1
WRITE_DATA[13] => WRITE_DATA[13].IN1
WRITE_DATA[14] => WRITE_DATA[14].IN1
WRITE_DATA[15] => WRITE_DATA[15].IN1
WRITE_DATA[16] => WRITE_DATA[16].IN1
WRITE_DATA[17] => WRITE_DATA[17].IN1
WRITE_DATA[18] => WRITE_DATA[18].IN1
WRITE_DATA[19] => WRITE_DATA[19].IN1
WRITE_DATA[20] => WRITE_DATA[20].IN1
WRITE_DATA[21] => WRITE_DATA[21].IN1
WRITE_DATA[22] => WRITE_DATA[22].IN1
WRITE_DATA[23] => WRITE_DATA[23].IN1
WRITE_DATA[24] => WRITE_DATA[24].IN1
WRITE_DATA[25] => WRITE_DATA[25].IN1
WRITE_DATA[26] => WRITE_DATA[26].IN1
WRITE_DATA[27] => WRITE_DATA[27].IN1
WRITE_DATA[28] => WRITE_DATA[28].IN1
WRITE_DATA[29] => WRITE_DATA[29].IN1
WRITE_DATA[30] => WRITE_DATA[30].IN1
WRITE_DATA[31] => WRITE_DATA[31].IN1
Zero => PC_select.IN1
ALUresult[0] => Pass_ALUresult[0]~reg0.DATAIN
ALUresult[1] => Pass_ALUresult[1]~reg0.DATAIN
ALUresult[2] => ALUresult[2].IN1
ALUresult[3] => ALUresult[3].IN1
ALUresult[4] => ALUresult[4].IN1
ALUresult[5] => ALUresult[5].IN1
ALUresult[6] => ALUresult[6].IN1
ALUresult[7] => ALUresult[7].IN1
ALUresult[8] => Pass_ALUresult[8]~reg0.DATAIN
ALUresult[9] => Pass_ALUresult[9]~reg0.DATAIN
ALUresult[10] => Pass_ALUresult[10]~reg0.DATAIN
ALUresult[11] => Pass_ALUresult[11]~reg0.DATAIN
ALUresult[12] => Pass_ALUresult[12]~reg0.DATAIN
ALUresult[13] => Pass_ALUresult[13]~reg0.DATAIN
ALUresult[14] => Pass_ALUresult[14]~reg0.DATAIN
ALUresult[15] => Pass_ALUresult[15]~reg0.DATAIN
ALUresult[16] => Pass_ALUresult[16]~reg0.DATAIN
ALUresult[17] => Pass_ALUresult[17]~reg0.DATAIN
ALUresult[18] => Pass_ALUresult[18]~reg0.DATAIN
ALUresult[19] => Pass_ALUresult[19]~reg0.DATAIN
ALUresult[20] => Pass_ALUresult[20]~reg0.DATAIN
ALUresult[21] => Pass_ALUresult[21]~reg0.DATAIN
ALUresult[22] => Pass_ALUresult[22]~reg0.DATAIN
ALUresult[23] => Pass_ALUresult[23]~reg0.DATAIN
ALUresult[24] => Pass_ALUresult[24]~reg0.DATAIN
ALUresult[25] => Pass_ALUresult[25]~reg0.DATAIN
ALUresult[26] => Pass_ALUresult[26]~reg0.DATAIN
ALUresult[27] => Pass_ALUresult[27]~reg0.DATAIN
ALUresult[28] => Pass_ALUresult[28]~reg0.DATAIN
ALUresult[29] => Pass_ALUresult[29]~reg0.DATAIN
ALUresult[30] => Pass_ALUresult[30]~reg0.DATAIN
ALUresult[31] => Pass_ALUresult[31]~reg0.DATAIN
PCBranch_EXMEM[0] => PCBranch[0]~reg0.DATAIN
PCBranch_EXMEM[1] => PCBranch[1]~reg0.DATAIN
PCBranch_EXMEM[2] => PCBranch[2]~reg0.DATAIN
PCBranch_EXMEM[3] => PCBranch[3]~reg0.DATAIN
PCBranch_EXMEM[4] => PCBranch[4]~reg0.DATAIN
PCBranch_EXMEM[5] => PCBranch[5]~reg0.DATAIN
PCBranch_EXMEM[6] => PCBranch[6]~reg0.DATAIN
PCBranch_EXMEM[7] => PCBranch[7]~reg0.DATAIN
Pass_ALUresult[0] <= Pass_ALUresult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[1] <= Pass_ALUresult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[2] <= Pass_ALUresult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[3] <= Pass_ALUresult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[4] <= Pass_ALUresult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[5] <= Pass_ALUresult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[6] <= Pass_ALUresult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[7] <= Pass_ALUresult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[8] <= Pass_ALUresult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[9] <= Pass_ALUresult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[10] <= Pass_ALUresult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[11] <= Pass_ALUresult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[12] <= Pass_ALUresult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[13] <= Pass_ALUresult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[14] <= Pass_ALUresult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[15] <= Pass_ALUresult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[16] <= Pass_ALUresult[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[17] <= Pass_ALUresult[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[18] <= Pass_ALUresult[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[19] <= Pass_ALUresult[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[20] <= Pass_ALUresult[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[21] <= Pass_ALUresult[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[22] <= Pass_ALUresult[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[23] <= Pass_ALUresult[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[24] <= Pass_ALUresult[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[25] <= Pass_ALUresult[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[26] <= Pass_ALUresult[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[27] <= Pass_ALUresult[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[28] <= Pass_ALUresult[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[29] <= Pass_ALUresult[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[30] <= Pass_ALUresult[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pass_ALUresult[31] <= Pass_ALUresult[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[0] <= MEMWB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[1] <= MEMWB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[2] <= MEMWB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[3] <= MEMWB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[4] <= MEMWB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[5] <= MEMWB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[6] <= MEMWB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[7] <= MEMWB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[8] <= MEMWB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[9] <= MEMWB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[10] <= MEMWB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[11] <= MEMWB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[12] <= MEMWB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[13] <= MEMWB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[14] <= MEMWB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[15] <= MEMWB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[16] <= MEMWB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[17] <= MEMWB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[18] <= MEMWB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[19] <= MEMWB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[20] <= MEMWB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[21] <= MEMWB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[22] <= MEMWB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[23] <= MEMWB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[24] <= MEMWB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[25] <= MEMWB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[26] <= MEMWB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[27] <= MEMWB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[28] <= MEMWB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[29] <= MEMWB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[30] <= MEMWB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[31] <= MEMWB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[32] <= MEMWB[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWB[33] <= MEMWB[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[0] <= d_mem:d_MEM.q
MEM_DATA[1] <= d_mem:d_MEM.q
MEM_DATA[2] <= d_mem:d_MEM.q
MEM_DATA[3] <= d_mem:d_MEM.q
MEM_DATA[4] <= d_mem:d_MEM.q
MEM_DATA[5] <= d_mem:d_MEM.q
MEM_DATA[6] <= d_mem:d_MEM.q
MEM_DATA[7] <= d_mem:d_MEM.q
MEM_DATA[8] <= d_mem:d_MEM.q
MEM_DATA[9] <= d_mem:d_MEM.q
MEM_DATA[10] <= d_mem:d_MEM.q
MEM_DATA[11] <= d_mem:d_MEM.q
MEM_DATA[12] <= d_mem:d_MEM.q
MEM_DATA[13] <= d_mem:d_MEM.q
MEM_DATA[14] <= d_mem:d_MEM.q
MEM_DATA[15] <= d_mem:d_MEM.q
MEM_DATA[16] <= d_mem:d_MEM.q
MEM_DATA[17] <= d_mem:d_MEM.q
MEM_DATA[18] <= d_mem:d_MEM.q
MEM_DATA[19] <= d_mem:d_MEM.q
MEM_DATA[20] <= d_mem:d_MEM.q
MEM_DATA[21] <= d_mem:d_MEM.q
MEM_DATA[22] <= d_mem:d_MEM.q
MEM_DATA[23] <= d_mem:d_MEM.q
MEM_DATA[24] <= d_mem:d_MEM.q
MEM_DATA[25] <= d_mem:d_MEM.q
MEM_DATA[26] <= d_mem:d_MEM.q
MEM_DATA[27] <= d_mem:d_MEM.q
MEM_DATA[28] <= d_mem:d_MEM.q
MEM_DATA[29] <= d_mem:d_MEM.q
MEM_DATA[30] <= d_mem:d_MEM.q
MEM_DATA[31] <= d_mem:d_MEM.q
PC_select <= PC_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[0] <= PCBranch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[1] <= PCBranch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[2] <= PCBranch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[3] <= PCBranch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[4] <= PCBranch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[5] <= PCBranch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[6] <= PCBranch[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[7] <= PCBranch[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component
wren_a => altsyncram_4pj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4pj1:auto_generated.data_a[0]
data_a[1] => altsyncram_4pj1:auto_generated.data_a[1]
data_a[2] => altsyncram_4pj1:auto_generated.data_a[2]
data_a[3] => altsyncram_4pj1:auto_generated.data_a[3]
data_a[4] => altsyncram_4pj1:auto_generated.data_a[4]
data_a[5] => altsyncram_4pj1:auto_generated.data_a[5]
data_a[6] => altsyncram_4pj1:auto_generated.data_a[6]
data_a[7] => altsyncram_4pj1:auto_generated.data_a[7]
data_a[8] => altsyncram_4pj1:auto_generated.data_a[8]
data_a[9] => altsyncram_4pj1:auto_generated.data_a[9]
data_a[10] => altsyncram_4pj1:auto_generated.data_a[10]
data_a[11] => altsyncram_4pj1:auto_generated.data_a[11]
data_a[12] => altsyncram_4pj1:auto_generated.data_a[12]
data_a[13] => altsyncram_4pj1:auto_generated.data_a[13]
data_a[14] => altsyncram_4pj1:auto_generated.data_a[14]
data_a[15] => altsyncram_4pj1:auto_generated.data_a[15]
data_a[16] => altsyncram_4pj1:auto_generated.data_a[16]
data_a[17] => altsyncram_4pj1:auto_generated.data_a[17]
data_a[18] => altsyncram_4pj1:auto_generated.data_a[18]
data_a[19] => altsyncram_4pj1:auto_generated.data_a[19]
data_a[20] => altsyncram_4pj1:auto_generated.data_a[20]
data_a[21] => altsyncram_4pj1:auto_generated.data_a[21]
data_a[22] => altsyncram_4pj1:auto_generated.data_a[22]
data_a[23] => altsyncram_4pj1:auto_generated.data_a[23]
data_a[24] => altsyncram_4pj1:auto_generated.data_a[24]
data_a[25] => altsyncram_4pj1:auto_generated.data_a[25]
data_a[26] => altsyncram_4pj1:auto_generated.data_a[26]
data_a[27] => altsyncram_4pj1:auto_generated.data_a[27]
data_a[28] => altsyncram_4pj1:auto_generated.data_a[28]
data_a[29] => altsyncram_4pj1:auto_generated.data_a[29]
data_a[30] => altsyncram_4pj1:auto_generated.data_a[30]
data_a[31] => altsyncram_4pj1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4pj1:auto_generated.address_a[0]
address_a[1] => altsyncram_4pj1:auto_generated.address_a[1]
address_a[2] => altsyncram_4pj1:auto_generated.address_a[2]
address_a[3] => altsyncram_4pj1:auto_generated.address_a[3]
address_a[4] => altsyncram_4pj1:auto_generated.address_a[4]
address_a[5] => altsyncram_4pj1:auto_generated.address_a[5]
address_a[6] => altsyncram_4pj1:auto_generated.address_a[6]
address_a[7] => altsyncram_4pj1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4pj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4pj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4pj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4pj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4pj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4pj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4pj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4pj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4pj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4pj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4pj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4pj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4pj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4pj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4pj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4pj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4pj1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4pj1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4pj1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4pj1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4pj1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4pj1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4pj1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4pj1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4pj1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4pj1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4pj1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4pj1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4pj1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4pj1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4pj1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4pj1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4pj1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated
address_a[0] => altsyncram_l0a2:altsyncram1.address_a[0]
address_a[1] => altsyncram_l0a2:altsyncram1.address_a[1]
address_a[2] => altsyncram_l0a2:altsyncram1.address_a[2]
address_a[3] => altsyncram_l0a2:altsyncram1.address_a[3]
address_a[4] => altsyncram_l0a2:altsyncram1.address_a[4]
address_a[5] => altsyncram_l0a2:altsyncram1.address_a[5]
address_a[6] => altsyncram_l0a2:altsyncram1.address_a[6]
address_a[7] => altsyncram_l0a2:altsyncram1.address_a[7]
clock0 => altsyncram_l0a2:altsyncram1.clock0
data_a[0] => altsyncram_l0a2:altsyncram1.data_a[0]
data_a[1] => altsyncram_l0a2:altsyncram1.data_a[1]
data_a[2] => altsyncram_l0a2:altsyncram1.data_a[2]
data_a[3] => altsyncram_l0a2:altsyncram1.data_a[3]
data_a[4] => altsyncram_l0a2:altsyncram1.data_a[4]
data_a[5] => altsyncram_l0a2:altsyncram1.data_a[5]
data_a[6] => altsyncram_l0a2:altsyncram1.data_a[6]
data_a[7] => altsyncram_l0a2:altsyncram1.data_a[7]
data_a[8] => altsyncram_l0a2:altsyncram1.data_a[8]
data_a[9] => altsyncram_l0a2:altsyncram1.data_a[9]
data_a[10] => altsyncram_l0a2:altsyncram1.data_a[10]
data_a[11] => altsyncram_l0a2:altsyncram1.data_a[11]
data_a[12] => altsyncram_l0a2:altsyncram1.data_a[12]
data_a[13] => altsyncram_l0a2:altsyncram1.data_a[13]
data_a[14] => altsyncram_l0a2:altsyncram1.data_a[14]
data_a[15] => altsyncram_l0a2:altsyncram1.data_a[15]
data_a[16] => altsyncram_l0a2:altsyncram1.data_a[16]
data_a[17] => altsyncram_l0a2:altsyncram1.data_a[17]
data_a[18] => altsyncram_l0a2:altsyncram1.data_a[18]
data_a[19] => altsyncram_l0a2:altsyncram1.data_a[19]
data_a[20] => altsyncram_l0a2:altsyncram1.data_a[20]
data_a[21] => altsyncram_l0a2:altsyncram1.data_a[21]
data_a[22] => altsyncram_l0a2:altsyncram1.data_a[22]
data_a[23] => altsyncram_l0a2:altsyncram1.data_a[23]
data_a[24] => altsyncram_l0a2:altsyncram1.data_a[24]
data_a[25] => altsyncram_l0a2:altsyncram1.data_a[25]
data_a[26] => altsyncram_l0a2:altsyncram1.data_a[26]
data_a[27] => altsyncram_l0a2:altsyncram1.data_a[27]
data_a[28] => altsyncram_l0a2:altsyncram1.data_a[28]
data_a[29] => altsyncram_l0a2:altsyncram1.data_a[29]
data_a[30] => altsyncram_l0a2:altsyncram1.data_a[30]
data_a[31] => altsyncram_l0a2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_l0a2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_l0a2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_l0a2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_l0a2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_l0a2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_l0a2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_l0a2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_l0a2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_l0a2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_l0a2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_l0a2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_l0a2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_l0a2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_l0a2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_l0a2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_l0a2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_l0a2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_l0a2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_l0a2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_l0a2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_l0a2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_l0a2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_l0a2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_l0a2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_l0a2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_l0a2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_l0a2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_l0a2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_l0a2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_l0a2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_l0a2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_l0a2:altsyncram1.q_a[31]
wren_a => altsyncram_l0a2:altsyncram1.wren_a


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|instruction_write_back:write_back
clk => ~NO_FANOUT~
MEMWB[0] => ~NO_FANOUT~
MEMWB[1] => ~NO_FANOUT~
MEMWB[2] => ~NO_FANOUT~
MEMWB[3] => ~NO_FANOUT~
MEMWB[4] => ~NO_FANOUT~
MEMWB[5] => ~NO_FANOUT~
MEMWB[6] => ~NO_FANOUT~
MEMWB[7] => rd[0].DATAIN
MEMWB[8] => rd[1].DATAIN
MEMWB[9] => rd[2].DATAIN
MEMWB[10] => rd[3].DATAIN
MEMWB[11] => rd[4].DATAIN
MEMWB[12] => ~NO_FANOUT~
MEMWB[13] => ~NO_FANOUT~
MEMWB[14] => ~NO_FANOUT~
MEMWB[15] => ~NO_FANOUT~
MEMWB[16] => ~NO_FANOUT~
MEMWB[17] => ~NO_FANOUT~
MEMWB[18] => ~NO_FANOUT~
MEMWB[19] => ~NO_FANOUT~
MEMWB[20] => ~NO_FANOUT~
MEMWB[21] => ~NO_FANOUT~
MEMWB[22] => ~NO_FANOUT~
MEMWB[23] => ~NO_FANOUT~
MEMWB[24] => ~NO_FANOUT~
MEMWB[25] => ~NO_FANOUT~
MEMWB[26] => ~NO_FANOUT~
MEMWB[27] => ~NO_FANOUT~
MEMWB[28] => ~NO_FANOUT~
MEMWB[29] => ~NO_FANOUT~
MEMWB[30] => ~NO_FANOUT~
MEMWB[31] => ~NO_FANOUT~
MEMWB[32] => RegWrite.DATAIN
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEMWB[33] => WRITE_BACK.OUTPUTSELECT
MEM_DATA[0] => WRITE_BACK.DATAB
MEM_DATA[1] => WRITE_BACK.DATAB
MEM_DATA[2] => WRITE_BACK.DATAB
MEM_DATA[3] => WRITE_BACK.DATAB
MEM_DATA[4] => WRITE_BACK.DATAB
MEM_DATA[5] => WRITE_BACK.DATAB
MEM_DATA[6] => WRITE_BACK.DATAB
MEM_DATA[7] => WRITE_BACK.DATAB
MEM_DATA[8] => WRITE_BACK.DATAB
MEM_DATA[9] => WRITE_BACK.DATAB
MEM_DATA[10] => WRITE_BACK.DATAB
MEM_DATA[11] => WRITE_BACK.DATAB
MEM_DATA[12] => WRITE_BACK.DATAB
MEM_DATA[13] => WRITE_BACK.DATAB
MEM_DATA[14] => WRITE_BACK.DATAB
MEM_DATA[15] => WRITE_BACK.DATAB
MEM_DATA[16] => WRITE_BACK.DATAB
MEM_DATA[17] => WRITE_BACK.DATAB
MEM_DATA[18] => WRITE_BACK.DATAB
MEM_DATA[19] => WRITE_BACK.DATAB
MEM_DATA[20] => WRITE_BACK.DATAB
MEM_DATA[21] => WRITE_BACK.DATAB
MEM_DATA[22] => WRITE_BACK.DATAB
MEM_DATA[23] => WRITE_BACK.DATAB
MEM_DATA[24] => WRITE_BACK.DATAB
MEM_DATA[25] => WRITE_BACK.DATAB
MEM_DATA[26] => WRITE_BACK.DATAB
MEM_DATA[27] => WRITE_BACK.DATAB
MEM_DATA[28] => WRITE_BACK.DATAB
MEM_DATA[29] => WRITE_BACK.DATAB
MEM_DATA[30] => WRITE_BACK.DATAB
MEM_DATA[31] => WRITE_BACK.DATAB
ALU_DATA[0] => WRITE_BACK.DATAA
ALU_DATA[1] => WRITE_BACK.DATAA
ALU_DATA[2] => WRITE_BACK.DATAA
ALU_DATA[3] => WRITE_BACK.DATAA
ALU_DATA[4] => WRITE_BACK.DATAA
ALU_DATA[5] => WRITE_BACK.DATAA
ALU_DATA[6] => WRITE_BACK.DATAA
ALU_DATA[7] => WRITE_BACK.DATAA
ALU_DATA[8] => WRITE_BACK.DATAA
ALU_DATA[9] => WRITE_BACK.DATAA
ALU_DATA[10] => WRITE_BACK.DATAA
ALU_DATA[11] => WRITE_BACK.DATAA
ALU_DATA[12] => WRITE_BACK.DATAA
ALU_DATA[13] => WRITE_BACK.DATAA
ALU_DATA[14] => WRITE_BACK.DATAA
ALU_DATA[15] => WRITE_BACK.DATAA
ALU_DATA[16] => WRITE_BACK.DATAA
ALU_DATA[17] => WRITE_BACK.DATAA
ALU_DATA[18] => WRITE_BACK.DATAA
ALU_DATA[19] => WRITE_BACK.DATAA
ALU_DATA[20] => WRITE_BACK.DATAA
ALU_DATA[21] => WRITE_BACK.DATAA
ALU_DATA[22] => WRITE_BACK.DATAA
ALU_DATA[23] => WRITE_BACK.DATAA
ALU_DATA[24] => WRITE_BACK.DATAA
ALU_DATA[25] => WRITE_BACK.DATAA
ALU_DATA[26] => WRITE_BACK.DATAA
ALU_DATA[27] => WRITE_BACK.DATAA
ALU_DATA[28] => WRITE_BACK.DATAA
ALU_DATA[29] => WRITE_BACK.DATAA
ALU_DATA[30] => WRITE_BACK.DATAA
ALU_DATA[31] => WRITE_BACK.DATAA
WRITE_BACK[0] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[1] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[2] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[3] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[4] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[5] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[6] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[7] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[8] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[9] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[10] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[11] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[12] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[13] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[14] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[15] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[16] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[17] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[18] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[19] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[20] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[21] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[22] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[23] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[24] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[25] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[26] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[27] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[28] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[29] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[30] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK[31] <= WRITE_BACK.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= MEMWB[32].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= MEMWB[7].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= MEMWB[8].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= MEMWB[9].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= MEMWB[10].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= MEMWB[11].DB_MAX_OUTPUT_PORT_TYPE


|Pipeline_Processor|REGISTER:regis
clk => REGISTER_2[0]~reg0.CLK
clk => REGISTER_2[1]~reg0.CLK
clk => REGISTER_2[2]~reg0.CLK
clk => REGISTER_2[3]~reg0.CLK
clk => REGISTER_2[4]~reg0.CLK
clk => REGISTER_2[5]~reg0.CLK
clk => REGISTER_2[6]~reg0.CLK
clk => REGISTER_2[7]~reg0.CLK
clk => REGISTER_2[8]~reg0.CLK
clk => REGISTER_2[9]~reg0.CLK
clk => REGISTER_2[10]~reg0.CLK
clk => REGISTER_2[11]~reg0.CLK
clk => REGISTER_2[12]~reg0.CLK
clk => REGISTER_2[13]~reg0.CLK
clk => REGISTER_2[14]~reg0.CLK
clk => REGISTER_2[15]~reg0.CLK
clk => REGISTER_2[16]~reg0.CLK
clk => REGISTER_2[17]~reg0.CLK
clk => REGISTER_2[18]~reg0.CLK
clk => REGISTER_2[19]~reg0.CLK
clk => REGISTER_2[20]~reg0.CLK
clk => REGISTER_2[21]~reg0.CLK
clk => REGISTER_2[22]~reg0.CLK
clk => REGISTER_2[23]~reg0.CLK
clk => REGISTER_2[24]~reg0.CLK
clk => REGISTER_2[25]~reg0.CLK
clk => REGISTER_2[26]~reg0.CLK
clk => REGISTER_2[27]~reg0.CLK
clk => REGISTER_2[28]~reg0.CLK
clk => REGISTER_2[29]~reg0.CLK
clk => REGISTER_2[30]~reg0.CLK
clk => REGISTER_2[31]~reg0.CLK
clk => REGISTER_1[0]~reg0.CLK
clk => REGISTER_1[1]~reg0.CLK
clk => REGISTER_1[2]~reg0.CLK
clk => REGISTER_1[3]~reg0.CLK
clk => REGISTER_1[4]~reg0.CLK
clk => REGISTER_1[5]~reg0.CLK
clk => REGISTER_1[6]~reg0.CLK
clk => REGISTER_1[7]~reg0.CLK
clk => REGISTER_1[8]~reg0.CLK
clk => REGISTER_1[9]~reg0.CLK
clk => REGISTER_1[10]~reg0.CLK
clk => REGISTER_1[11]~reg0.CLK
clk => REGISTER_1[12]~reg0.CLK
clk => REGISTER_1[13]~reg0.CLK
clk => REGISTER_1[14]~reg0.CLK
clk => REGISTER_1[15]~reg0.CLK
clk => REGISTER_1[16]~reg0.CLK
clk => REGISTER_1[17]~reg0.CLK
clk => REGISTER_1[18]~reg0.CLK
clk => REGISTER_1[19]~reg0.CLK
clk => REGISTER_1[20]~reg0.CLK
clk => REGISTER_1[21]~reg0.CLK
clk => REGISTER_1[22]~reg0.CLK
clk => REGISTER_1[23]~reg0.CLK
clk => REGISTER_1[24]~reg0.CLK
clk => REGISTER_1[25]~reg0.CLK
clk => REGISTER_1[26]~reg0.CLK
clk => REGISTER_1[27]~reg0.CLK
clk => REGISTER_1[28]~reg0.CLK
clk => REGISTER_1[29]~reg0.CLK
clk => REGISTER_1[30]~reg0.CLK
clk => REGISTER_1[31]~reg0.CLK
clk => REGISTER.we_a.CLK
clk => REGISTER.waddr_a[4].CLK
clk => REGISTER.waddr_a[3].CLK
clk => REGISTER.waddr_a[2].CLK
clk => REGISTER.waddr_a[1].CLK
clk => REGISTER.waddr_a[0].CLK
clk => REGISTER.data_a[31].CLK
clk => REGISTER.data_a[30].CLK
clk => REGISTER.data_a[29].CLK
clk => REGISTER.data_a[28].CLK
clk => REGISTER.data_a[27].CLK
clk => REGISTER.data_a[26].CLK
clk => REGISTER.data_a[25].CLK
clk => REGISTER.data_a[24].CLK
clk => REGISTER.data_a[23].CLK
clk => REGISTER.data_a[22].CLK
clk => REGISTER.data_a[21].CLK
clk => REGISTER.data_a[20].CLK
clk => REGISTER.data_a[19].CLK
clk => REGISTER.data_a[18].CLK
clk => REGISTER.data_a[17].CLK
clk => REGISTER.data_a[16].CLK
clk => REGISTER.data_a[15].CLK
clk => REGISTER.data_a[14].CLK
clk => REGISTER.data_a[13].CLK
clk => REGISTER.data_a[12].CLK
clk => REGISTER.data_a[11].CLK
clk => REGISTER.data_a[10].CLK
clk => REGISTER.data_a[9].CLK
clk => REGISTER.data_a[8].CLK
clk => REGISTER.data_a[7].CLK
clk => REGISTER.data_a[6].CLK
clk => REGISTER.data_a[5].CLK
clk => REGISTER.data_a[4].CLK
clk => REGISTER.data_a[3].CLK
clk => REGISTER.data_a[2].CLK
clk => REGISTER.data_a[1].CLK
clk => REGISTER.data_a[0].CLK
clk => REGISTER.CLK0
rs1[0] => REGISTER.RADDR
rs1[1] => REGISTER.RADDR1
rs1[2] => REGISTER.RADDR2
rs1[3] => REGISTER.RADDR3
rs1[4] => REGISTER.RADDR4
rs2[0] => REGISTER.PORTBRADDR
rs2[1] => REGISTER.PORTBRADDR1
rs2[2] => REGISTER.PORTBRADDR2
rs2[3] => REGISTER.PORTBRADDR3
rs2[4] => REGISTER.PORTBRADDR4
rd[0] => REGISTER.waddr_a[0].DATAIN
rd[0] => REGISTER.WADDR
rd[1] => REGISTER.waddr_a[1].DATAIN
rd[1] => REGISTER.WADDR1
rd[2] => REGISTER.waddr_a[2].DATAIN
rd[2] => REGISTER.WADDR2
rd[3] => REGISTER.waddr_a[3].DATAIN
rd[3] => REGISTER.WADDR3
rd[4] => REGISTER.waddr_a[4].DATAIN
rd[4] => REGISTER.WADDR4
REGISTER_1[0] <= REGISTER_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[1] <= REGISTER_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[2] <= REGISTER_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[3] <= REGISTER_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[4] <= REGISTER_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[5] <= REGISTER_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[6] <= REGISTER_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[7] <= REGISTER_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[8] <= REGISTER_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[9] <= REGISTER_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[10] <= REGISTER_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[11] <= REGISTER_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[12] <= REGISTER_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[13] <= REGISTER_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[14] <= REGISTER_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[15] <= REGISTER_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[16] <= REGISTER_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[17] <= REGISTER_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[18] <= REGISTER_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[19] <= REGISTER_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[20] <= REGISTER_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[21] <= REGISTER_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[22] <= REGISTER_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[23] <= REGISTER_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[24] <= REGISTER_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[25] <= REGISTER_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[26] <= REGISTER_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[27] <= REGISTER_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[28] <= REGISTER_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[29] <= REGISTER_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[30] <= REGISTER_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_1[31] <= REGISTER_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[0] <= REGISTER_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[1] <= REGISTER_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[2] <= REGISTER_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[3] <= REGISTER_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[4] <= REGISTER_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[5] <= REGISTER_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[6] <= REGISTER_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[7] <= REGISTER_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[8] <= REGISTER_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[9] <= REGISTER_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[10] <= REGISTER_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[11] <= REGISTER_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[12] <= REGISTER_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[13] <= REGISTER_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[14] <= REGISTER_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[15] <= REGISTER_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[16] <= REGISTER_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[17] <= REGISTER_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[18] <= REGISTER_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[19] <= REGISTER_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[20] <= REGISTER_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[21] <= REGISTER_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[22] <= REGISTER_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[23] <= REGISTER_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[24] <= REGISTER_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[25] <= REGISTER_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[26] <= REGISTER_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[27] <= REGISTER_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[28] <= REGISTER_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[29] <= REGISTER_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[30] <= REGISTER_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGISTER_2[31] <= REGISTER_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite => REGISTER.we_a.DATAIN
RegWrite => REGISTER.WE
MemToReg => ~NO_FANOUT~
WRITE_BACK_DATA[0] => REGISTER.data_a[0].DATAIN
WRITE_BACK_DATA[0] => REGISTER.DATAIN
WRITE_BACK_DATA[1] => REGISTER.data_a[1].DATAIN
WRITE_BACK_DATA[1] => REGISTER.DATAIN1
WRITE_BACK_DATA[2] => REGISTER.data_a[2].DATAIN
WRITE_BACK_DATA[2] => REGISTER.DATAIN2
WRITE_BACK_DATA[3] => REGISTER.data_a[3].DATAIN
WRITE_BACK_DATA[3] => REGISTER.DATAIN3
WRITE_BACK_DATA[4] => REGISTER.data_a[4].DATAIN
WRITE_BACK_DATA[4] => REGISTER.DATAIN4
WRITE_BACK_DATA[5] => REGISTER.data_a[5].DATAIN
WRITE_BACK_DATA[5] => REGISTER.DATAIN5
WRITE_BACK_DATA[6] => REGISTER.data_a[6].DATAIN
WRITE_BACK_DATA[6] => REGISTER.DATAIN6
WRITE_BACK_DATA[7] => REGISTER.data_a[7].DATAIN
WRITE_BACK_DATA[7] => REGISTER.DATAIN7
WRITE_BACK_DATA[8] => REGISTER.data_a[8].DATAIN
WRITE_BACK_DATA[8] => REGISTER.DATAIN8
WRITE_BACK_DATA[9] => REGISTER.data_a[9].DATAIN
WRITE_BACK_DATA[9] => REGISTER.DATAIN9
WRITE_BACK_DATA[10] => REGISTER.data_a[10].DATAIN
WRITE_BACK_DATA[10] => REGISTER.DATAIN10
WRITE_BACK_DATA[11] => REGISTER.data_a[11].DATAIN
WRITE_BACK_DATA[11] => REGISTER.DATAIN11
WRITE_BACK_DATA[12] => REGISTER.data_a[12].DATAIN
WRITE_BACK_DATA[12] => REGISTER.DATAIN12
WRITE_BACK_DATA[13] => REGISTER.data_a[13].DATAIN
WRITE_BACK_DATA[13] => REGISTER.DATAIN13
WRITE_BACK_DATA[14] => REGISTER.data_a[14].DATAIN
WRITE_BACK_DATA[14] => REGISTER.DATAIN14
WRITE_BACK_DATA[15] => REGISTER.data_a[15].DATAIN
WRITE_BACK_DATA[15] => REGISTER.DATAIN15
WRITE_BACK_DATA[16] => REGISTER.data_a[16].DATAIN
WRITE_BACK_DATA[16] => REGISTER.DATAIN16
WRITE_BACK_DATA[17] => REGISTER.data_a[17].DATAIN
WRITE_BACK_DATA[17] => REGISTER.DATAIN17
WRITE_BACK_DATA[18] => REGISTER.data_a[18].DATAIN
WRITE_BACK_DATA[18] => REGISTER.DATAIN18
WRITE_BACK_DATA[19] => REGISTER.data_a[19].DATAIN
WRITE_BACK_DATA[19] => REGISTER.DATAIN19
WRITE_BACK_DATA[20] => REGISTER.data_a[20].DATAIN
WRITE_BACK_DATA[20] => REGISTER.DATAIN20
WRITE_BACK_DATA[21] => REGISTER.data_a[21].DATAIN
WRITE_BACK_DATA[21] => REGISTER.DATAIN21
WRITE_BACK_DATA[22] => REGISTER.data_a[22].DATAIN
WRITE_BACK_DATA[22] => REGISTER.DATAIN22
WRITE_BACK_DATA[23] => REGISTER.data_a[23].DATAIN
WRITE_BACK_DATA[23] => REGISTER.DATAIN23
WRITE_BACK_DATA[24] => REGISTER.data_a[24].DATAIN
WRITE_BACK_DATA[24] => REGISTER.DATAIN24
WRITE_BACK_DATA[25] => REGISTER.data_a[25].DATAIN
WRITE_BACK_DATA[25] => REGISTER.DATAIN25
WRITE_BACK_DATA[26] => REGISTER.data_a[26].DATAIN
WRITE_BACK_DATA[26] => REGISTER.DATAIN26
WRITE_BACK_DATA[27] => REGISTER.data_a[27].DATAIN
WRITE_BACK_DATA[27] => REGISTER.DATAIN27
WRITE_BACK_DATA[28] => REGISTER.data_a[28].DATAIN
WRITE_BACK_DATA[28] => REGISTER.DATAIN28
WRITE_BACK_DATA[29] => REGISTER.data_a[29].DATAIN
WRITE_BACK_DATA[29] => REGISTER.DATAIN29
WRITE_BACK_DATA[30] => REGISTER.data_a[30].DATAIN
WRITE_BACK_DATA[30] => REGISTER.DATAIN30
WRITE_BACK_DATA[31] => REGISTER.data_a[31].DATAIN
WRITE_BACK_DATA[31] => REGISTER.DATAIN31


