
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tcl/vivado_batch_run.tcl
# read_verilog -sv $argv
# synth_design -top top -part xc7k70tfbg676-1
Command: synth_design -top top -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 454184
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3081.395 ; gain = 0.000 ; free physical = 6892 ; free virtual = 456650
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:60]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:4]
INFO: [Synth 8-6157] synthesizing module 'M1' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:20]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'M1' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:20]
INFO: [Synth 8-6157] synthesizing module 'M2' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:30]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'M2' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:30]
INFO: [Synth 8-6157] synthesizing module 'M3' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:40]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'M3' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:40]
INFO: [Synth 8-6157] synthesizing module 'M4' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:50]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'M4' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:60]
WARNING: [Synth 8-7129] Port u_I\.i_en in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[3] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[2] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[1] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[0] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[2] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[1] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[0] in module M4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_en in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[3] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[2] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[1] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[0] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[3] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[1] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[0] in module M3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_en in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[3] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[2] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[1] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[0] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[3] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[2] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[0] in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_en in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[3] in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[2] in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[1] in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.i_a[0] in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[3] in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[2] in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I\.x[1] in module M1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3081.395 ; gain = 0.000 ; free physical = 8004 ; free virtual = 457763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3081.395 ; gain = 0.000 ; free physical = 7996 ; free virtual = 457756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7994 ; free virtual = 457755
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_misc_svi_noModport.sv:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7977 ; free virtual = 457739
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7756 ; free virtual = 457522
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7754 ; free virtual = 457519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7753 ; free virtual = 457519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |FDRE |     4|
|3     |LD   |     4|
|4     |IBUF |     6|
|5     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
|2     |  u_M1   |M1     |     1|
|3     |  u_M2   |M2     |     1|
|4     |  u_M3   |M3     |     1|
|5     |  u_M4   |M4     |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7755 ; free virtual = 457520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.395 ; gain = 8.000 ; free physical = 7757 ; free virtual = 457523
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.402 ; gain = 8.000 ; free physical = 7758 ; free virtual = 457523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.602 ; gain = 0.000 ; free physical = 7851 ; free virtual = 457617
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.602 ; gain = 0.000 ; free physical = 7760 ; free virtual = 457526
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete, checksum: 57083653
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3089.602 ; gain = 8.211 ; free physical = 7967 ; free virtual = 457733
INFO: [Common 17-206] Exiting Vivado at Tue May 30 02:13:18 2023...
