 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:25:18 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.40
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.18
  Total Hold Violation:        -85.22
  No. of Hold Violations:     1097.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               5850
  Buf/Inv Cell Count:            1399
  Buf Cell Count:                  29
  Inv Cell Count:                1370
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4658
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    24965.193289
  Noncombinational Area: 24206.965727
  Buf/Inv Area:           5315.097435
  Total Buffer Area:           155.15
  Total Inverter Area:        5159.95
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             49172.159016
  Design Area:           49172.159016


  Design Rules
  -----------------------------------
  Total Number of Nets:          5882
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 18.27
  Mapping Optimization:               14.52
  -----------------------------------------
  Overall Compile Time:               47.49
  Overall Compile Wall Clock Time:    48.77

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.18  TNS: 85.22  Number of Violating Paths: 1097

  --------------------------------------------------------------------


1
