Project Information   c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 05/16/2002 10:29:54

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

dneuron01
      EPM7192SQC160-7      7        6        0      164     80          85 %

User Pins:                 7        6        0  



Project Information   c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Project Information   c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt

** FILE HIERARCHY **



|syn_mux:21|
|syn_mux:1|
|syn_mux:17|
|syn_mux:20|
|syn_mux:19|
|nand5:33|


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

***** Logic for device 'dneuron01' compiled without errors.




Device: EPM7192SQC160-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R R R           R   R   R   R                 R   R   R R R R R R     R R R R  
              E E E E           E   E   E   E                 E   E   E E E E E E     E E E E  
              S S S S           S   S   S   S V             V S   S   S S S S S S     S S S S  
              E E E E   V       E   E   E   E C             C E   E V E E E E E E     E E E E  
              R R R R   C       R   R   R # R C             C R # R C R R R R R R     R R R R  
              V V V V   C       V e V G V T V I G G G G c G I V T V C V V V V V V G   V V V V  
              E E E E x I x x x E r E N E D E N N N N N l N N E D E I E E E E E E N e E E E E  
              D D D D 4 O 3 2 1 D r D D D I D T D D D D k D T D O D O D D D D D D D 1 D D D D  
            ----------------------------------------------------------------------------------_ 
           / 160 158 156 154 152 150 148 146 144 142 140 138 136 134 132 130 128 126 124 122   |_ 
          /    159 157 155 153 151 149 147 145 143 141 139 137 135 133 131 129 127 125 123 121    | 
    N.C. |  1                                                                                 120 | N.C. 
RESERVED |  2                                                                                 119 | RESERVED 
     GND |  3                                                                                 118 | VCCIO 
RESERVED |  4                                                                                 117 | RESERVED 
RESERVED |  5                                                                                 116 | RESERVED 
RESERVED |  6                                                                                 115 | RESERVED 
RESERVED |  7                                                                                 114 | RESERVED 
      x5 |  8                                                                                 113 | e2 
RESERVED |  9                                                                                 112 | RESERVED 
   VCCIO | 10                                                                                 111 | GND 
    N.C. | 11                                                                                 110 | N.C. 
RESERVED | 12                                                                                 109 | RESERVED 
RESERVED | 13                                                                                 108 | RESERVED 
RESERVED | 14                                                                                 107 | RESERVED 
RESERVED | 15                                                                                 106 | RESERVED 
RESERVED | 16                                                                                 105 | RESERVED 
RESERVED | 17                                                                                 104 | RESERVED 
     GND | 18                                                                                 103 | VCCIO 
RESERVED | 19                                                                                 102 | RESERVED 
RESERVED | 20                                                                                 101 | RESERVED 
RESERVED | 21                                 EPM7192SQC160-7                                 100 | e4 
RESERVED | 22                                                                                  99 | RESERVED 
    #TMS | 23                                                                                  98 | #TCK 
RESERVED | 24                                                                                  97 | RESERVED 
   VCCIO | 25                                                                                  96 | GND 
RESERVED | 26                                                                                  95 | RESERVED 
RESERVED | 27                                                                                  94 | RESERVED 
RESERVED | 28                                                                                  93 | RESERVED 
RESERVED | 29                                                                                  92 | RESERVED 
RESERVED | 30                                                                                  91 | RESERVED 
RESERVED | 31                                                                                  90 | RESERVED 
     GND | 32                                                                                  89 | VCCIO 
RESERVED | 33                                                                                  88 | e3 
RESERVED | 34                                                                                  87 | RESERVED 
RESERVED | 35                                                                                  86 | RESERVED 
RESERVED | 36                                                                                  85 | RESERVED 
RESERVED | 37                                                                                  84 | RESERVED 
RESERVED | 38                                                                                  83 | RESERVED 
    N.C. | 39                                                                                  82 | N.C. 
   VCCIO | 40                                                                                  81 | GND 
         |      42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  74  76  78  80  _| 
          \   41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71  73  75  77  79   | 
           \----------------------------------------------------------------------------------- 
              R R R R R R G R R R R R R N V V G R R R R y R G V G N R R R R R R V R e R R R R  
              E E E E E E N E E E E E E . C C N E E E E   E N C N . E E E E E E C E 5 E E E E  
              S S S S S S D S S S S S S C C C D S S S S   S D C D C S S S S S S C S   S S S S  
              E E E E E E   E E E E E E . I I   E E E E   E   I   . E E E E E E I E   E E E E  
              R R R R R R   R R R R R R   O N   R R R R   R   N     R R R R R R O R   R R R R  
              V V V V V V   V V V V V V     T   V V V V   V   T     V V V V V V   V   V V V V  
              E E E E E E   E E E E E E         E E E E   E         E E E E E E   E   E E E E  
              D D D D D D   D D D D D D         D D D D   D         D D D D D D   D   D D D D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     3/16( 18%)   6/10( 60%)   0/16(  0%)  18/36( 50%) 
B:    LC17 - LC32     6/16( 37%)   1/10( 10%)   0/16(  0%)  20/36( 55%) 
C:    LC33 - LC48    16/16(100%)   0/10(  0%)   0/16(  0%)  29/36( 80%) 
D:    LC49 - LC64    16/16(100%)   1/10( 10%)   0/16(  0%)  11/36( 30%) 
E:    LC65 - LC80    16/16(100%)   0/10(  0%)   6/16( 37%)  18/36( 50%) 
F:    LC81 - LC96    16/16(100%)   0/10(  0%)  16/16(100%)  21/36( 58%) 
G:   LC97 - LC112    16/16(100%)   1/10( 10%)  16/16(100%)  22/36( 61%) 
H:  LC113 - LC128    15/16( 93%)   1/10( 10%)  16/16(100%)  32/36( 88%) 
I:  LC129 - LC144    15/16( 93%)   2/10( 20%)  16/16(100%)  32/36( 88%) 
J:  LC145 - LC160    15/16( 93%)   1/10( 10%)  16/16(100%)  32/36( 88%) 
K:  LC161 - LC176    15/16( 93%)   1/10( 10%)  16/16(100%)  32/36( 88%) 
L:  LC177 - LC192    15/16( 93%)   2/10( 20%)  16/16(100%)  32/36( 88%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            16/120    ( 13%)
Total logic cells used:                        164/192    ( 85%)
Total shareable expanders used:                 80/192    ( 41%)
Total Turbo logic cells used:                  164/192    ( 85%)
Total shareable expanders not available (n/a):  38/192    ( 19%)
Average fan-in:                                  5.66
Total fan-in:                                   929

Total input pins required:                       7
Total fast input logic cells required:           0
Total output pins required:                      6
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                    164
Total flipflops required:                       75
Total product terms required:                  501
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          80

Synthesized logic cells:                        88/ 192   ( 45%)



Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 139      -   -       INPUT  G            0      0   0    0    0    0    0  clk
 150    (9)  (A)      INPUT               0      0   0    0    0    0   13  err
 152    (6)  (A)      INPUT               0      0   0    0    0    1   35  x1
 153    (5)  (A)      INPUT               0      0   0    0    0    1   35  x2
 154    (3)  (A)      INPUT               0      0   0    0    0    1   33  x3
 156    (1)  (A)      INPUT               0      0   0    0    0    1   30  x4
   8   (17)  (B)      INPUT               0      0   0    0    0    1   27  x5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 125    177    L         FF   +  t        0      0   0    0    5    1    0  e1
 113    161    K         FF   +  t        0      0   0    0    5    1    0  e2
  88    129    I         FF   +  t        0      0   0    0    5    1    0  e3
 100    145    J         FF   +  t        0      0   0    0    5    1    0  e4
  76    113    H         FF   +  t        0      0   0    0    5    1    0  e5
  62     99    G     OUTPUT      t       15      0   0    5   10    0    0  y


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     79    E       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch0_3 (|SYN_MUX:1|:16)
   -    191    L       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch0_2 (|SYN_MUX:1|:17)
   -    178    L       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch0_1 (|SYN_MUX:1|:18)
(132)   187    L       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch0_0 (|SYN_MUX:1|:19)
   -    186    L       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch1_3 (|SYN_MUX:1|:20)
   -     68    E       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch1_2 (|SYN_MUX:1|:21)
   -    167    K       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch1_1 (|SYN_MUX:1|:22)
(117)   168    K       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:1|flatch1_0 (|SYN_MUX:1|:23)
   -     50    D       DFFE   +  t        0      0   0    0    2    0    4  |SYN_MUX:1|random3 (|SYN_MUX:1|:24)
 (31)    51    D       DFFE   +  t        0      0   0    0    2    0    4  |SYN_MUX:1|random2 (|SYN_MUX:1|:25)
 (12)    46    C       DFFE   +  t        0      0   0    0    2    1    2  |SYN_MUX:1|random1 (|SYN_MUX:1|:26)
   -     42    C       DFFE   +  t        0      0   0    0    2    1    3  |SYN_MUX:1|random0 (|SYN_MUX:1|:27)
   -     10    A       DFFE   +  t        0      0   0    0    6    2   32  |SYN_MUX:1|setup1 (|SYN_MUX:1|:29)
(128)   181    L       DFFE   +  t        0      0   0    0    3    1   42  |SYN_MUX:1|setup0 (|SYN_MUX:1|:30)
   -    183    L       SOFT    s t        0      0   0    0    4    0    1  |SYN_MUX:1|~823~1
   -    188    L       SOFT    s t        0      0   0    1    4    0    1  |SYN_MUX:1|~833~1
(130)   184    L       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:1|~857~1
(135)   190    L       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:1|~858~1
 (75)   112    G       SOFT    s t        1      0   1    5   10    0    3  |SYN_MUX:1|~858~2
   -     87    F       SOFT    s t        1      0   1    5    9    0    3  |SYN_MUX:1|~858~3
 (50)    91    F       SOFT    s t        1      0   1    3    9    0    3  |SYN_MUX:1|~858~4
 (51)    89    F       SOFT    s t        1      0   1    1    8    0    3  |SYN_MUX:1|~858~5
 (38)    73    E       SOFT    s t        1      0   1    4    7    0    3  |SYN_MUX:1|~858~6
(131)   185    L       SOFT    s t       14     13   1    6   17    1    1  |SYN_MUX:1|~859~1
 (45)    65    E      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~947~1
(134)   189    L      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~948~1
(127)   179    L      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~949~1
   -    180    L      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~950~1
(129)   182    L      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~971~1
 (42)    70    E      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~972~1
   -    164    K      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~973~1
(114)   163    K      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:1|~974~1
   -    170    K       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch0_3 (|SYN_MUX:17|:16)
(121)   171    K       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch0_2 (|SYN_MUX:17|:17)
   -     55    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch0_1 (|SYN_MUX:17|:18)
(104)   150    J       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch0_0 (|SYN_MUX:17|:19)
(106)   153    J       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch1_3 (|SYN_MUX:17|:20)
   -    154    J       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch1_2 (|SYN_MUX:17|:21)
(108)   157    J       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch1_1 (|SYN_MUX:17|:22)
   -     44    C       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:17|flatch1_0 (|SYN_MUX:17|:23)
   -     34    C       DFFE   +  t        0      0   0    0    2    0    4  |SYN_MUX:17|random3 (|SYN_MUX:17|:24)
 (21)    33    C       DFFE   +  t        0      0   0    0    2    0    4  |SYN_MUX:17|random2 (|SYN_MUX:17|:25)
   -     47    C       DFFE   +  t        0      0   0    0    2    1    2  |SYN_MUX:17|random1 (|SYN_MUX:17|:26)
 (15)    41    C       DFFE   +  t        0      0   0    0    2    1    3  |SYN_MUX:17|random0 (|SYN_MUX:17|:27)
   -     31    B       DFFE   +  t        0      0   0    0    6    2   35  |SYN_MUX:17|setup1 (|SYN_MUX:17|:29)
(119)   169    K       DFFE   +  t        0      0   0    0    3    1   42  |SYN_MUX:17|setup0 (|SYN_MUX:17|:30)
(115)   165    K       SOFT    s t        0      0   0    0    4    0    1  |SYN_MUX:17|~823~1
   -    162    K       SOFT    s t        0      0   0    1    4    0    1  |SYN_MUX:17|~833~1
(122)   173    K       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:17|~857~1
(116)   166    K       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:17|~858~1
   -     84    F       SOFT    s t        1      0   1    5   10    0    3  |SYN_MUX:17|~858~2
 (48)    94    F       SOFT    s t        1      0   1    5    9    0    3  |SYN_MUX:17|~858~3
   -     76    E       SOFT    s t        1      0   1    3    9    0    3  |SYN_MUX:17|~858~4
 (59)    83    F       SOFT    s t        1      0   1    1    8    0    3  |SYN_MUX:17|~858~5
 (34)    80    E       SOFT    s t        1      0   1    4    7    0    3  |SYN_MUX:17|~858~6
   -    172    K       SOFT    s t       14     13   1    6   17    1    1  |SYN_MUX:17|~859~1
(123)   174    K      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~947~1
   -    175    K      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~948~1
 (26)    59    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~949~1
   -    146    J      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~950~1
(109)   158    J      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~971~1
(105)   152    J      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~972~1
   -    151    J      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~973~1
   -     39    C      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:17|~974~1
   -    143    I       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch0_3 (|SYN_MUX:19|:16)
 (98)   142    I       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch0_2 (|SYN_MUX:19|:17)
   -    135    I       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch0_1 (|SYN_MUX:19|:18)
   -    132    I       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch0_0 (|SYN_MUX:19|:19)
 (43)    69    E       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch1_3 (|SYN_MUX:19|:20)
   -    119    H       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch1_2 (|SYN_MUX:19|:21)
 (80)   120    H       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch1_1 (|SYN_MUX:19|:22)
   -    127    H       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:19|flatch1_0 (|SYN_MUX:19|:23)
 (16)    40    C       DFFE   +  t        0      0   0    0    2    0    3  |SYN_MUX:19|random3 (|SYN_MUX:19|:24)
 (13)    45    C       DFFE   +  t        0      0   0    0    2    0    3  |SYN_MUX:19|random2 (|SYN_MUX:19|:25)
  (9)    48    C       DFFE   +  t        0      0   0    0    2    1    2  |SYN_MUX:19|random1 (|SYN_MUX:19|:26)
 (17)    38    C       DFFE   +  t        0      0   0    0    2    1    3  |SYN_MUX:19|random0 (|SYN_MUX:19|:27)
   -     20    B       DFFE   +  t        0      0   0    0    6    2   35  |SYN_MUX:19|setup1 (|SYN_MUX:19|:29)
(101)   147    J       DFFE   +  t        0      0   0    0    3    1   38  |SYN_MUX:19|setup0 (|SYN_MUX:19|:30)
   -    159    J       SOFT    s t        0      0   0    0    4    0    1  |SYN_MUX:19|~823~1
   -    148    J       SOFT    s t        0      0   0    1    4    0    1  |SYN_MUX:19|~833~1
   -    156    J       SOFT    s t       14     13   1    6   17    1    2  |SYN_MUX:19|~857~1
(107)   155    J       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:19|~858~1
 (58)    85    F       SOFT    s t        1      0   1    5   10    0    2  |SYN_MUX:19|~858~2
 (52)    88    F       SOFT    s t        1      0   1    5    9    0    2  |SYN_MUX:19|~858~3
   -     92    F       SOFT    s t        1      0   1    3    9    0    2  |SYN_MUX:19|~858~4
(102)   149    J       SOFT    s t        1      0   1    1    8    0    2  |SYN_MUX:19|~858~5
 (37)    75    E       SOFT    s t        1      0   1    4    7    0    2  |SYN_MUX:19|~858~6
 (91)   133    I      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~947~1
 (92)   134    I      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~948~1
 (99)   144    I      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~949~1
 (94)   137    I      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~950~1
 (36)    77    E      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~971~1
 (87)   128    H      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~972~1
   -    122    H      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~973~1
 (86)   126    H      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:19|~974~1
   -    124    H       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch0_3 (|SYN_MUX:20|:16)
 (70)   105    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch0_2 (|SYN_MUX:20|:17)
   -    103    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch0_1 (|SYN_MUX:20|:18)
   -     98    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch0_0 (|SYN_MUX:20|:19)
   -    100    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch1_3 (|SYN_MUX:20|:20)
 (68)   102    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch1_2 (|SYN_MUX:20|:21)
 (69)   104    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch1_1 (|SYN_MUX:20|:22)
 (61)    97    G       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:20|flatch1_0 (|SYN_MUX:20|:23)
 (14)    43    C       DFFE   +  t        0      0   0    0    2    0    3  |SYN_MUX:20|random3 (|SYN_MUX:20|:24)
 (19)    37    C       DFFE   +  t        0      0   0    0    2    0    3  |SYN_MUX:20|random2 (|SYN_MUX:20|:25)
   -     36    C       DFFE   +  t        0      0   0    0    2    1    2  |SYN_MUX:20|random1 (|SYN_MUX:20|:26)
 (20)    35    C       DFFE   +  t        0      0   0    0    2    1    3  |SYN_MUX:20|random0 (|SYN_MUX:20|:27)
(156)     1    A       DFFE   +  t        0      0   0    0    6    2   36  |SYN_MUX:20|setup1 (|SYN_MUX:20|:29)
   -    138    I       DFFE   +  t        0      0   0    0    3    1   40  |SYN_MUX:20|setup0 (|SYN_MUX:20|:30)
 (97)   141    I       SOFT    s t        0      0   0    0    4    0    1  |SYN_MUX:20|~823~1
   -    140    I       SOFT    s t        0      0   0    1    4    0    1  |SYN_MUX:20|~833~1
   -    130    I       SOFT    s t       14     13   1    6   17    1    2  |SYN_MUX:20|~857~1
 (90)   131    I       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:20|~858~1
 (60)    81    F       SOFT    s t        1      0   1    5   10    0    2  |SYN_MUX:20|~858~2
 (46)    96    F       SOFT    s t        1      0   1    5    9    0    2  |SYN_MUX:20|~858~3
   -     74    E       SOFT    s t        1      0   1    3    9    0    2  |SYN_MUX:20|~858~4
 (95)   139    I       SOFT    s t        1      0   1    1    8    0    2  |SYN_MUX:20|~858~5
 (44)    67    E       SOFT    s t        1      0   1    4    7    0    2  |SYN_MUX:20|~858~6
 (78)   117    H      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~947~1
   -    106    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~948~1
 (71)   107    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~949~1
 (72)   109    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~950~1
   -    111    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~971~1
 (63)   101    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~972~1
   -    108    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~973~1
 (73)   110    G      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:20|~974~1
 (41)    72    E       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch0_3 (|SYN_MUX:21|:16)
 (35)    78    E       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch0_2 (|SYN_MUX:21|:17)
 (33)    49    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch0_1 (|SYN_MUX:21|:18)
 (22)    64    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch0_0 (|SYN_MUX:21|:19)
 (23)    62    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch1_3 (|SYN_MUX:21|:20)
   -     63    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch1_2 (|SYN_MUX:21|:21)
 (24)    61    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch1_1 (|SYN_MUX:21|:22)
   -     60    D       DFFE   +  t        0      0   0    0    1    0    1  |SYN_MUX:21|flatch1_0 (|SYN_MUX:21|:23)
(160)    27    B       DFFE   +  t        0      0   0    0    2    0    4  |SYN_MUX:21|random3 (|SYN_MUX:21|:24)
  (7)    19    B       DFFE   +  t        0      0   0    0    2    0    4  |SYN_MUX:21|random2 (|SYN_MUX:21|:25)
(159)    29    B       DFFE   +  t        0      0   0    0    2    1    2  |SYN_MUX:21|random1 (|SYN_MUX:21|:26)
  (6)    21    B       DFFE   +  t        0      0   0    0    2    1    3  |SYN_MUX:21|random0 (|SYN_MUX:21|:27)
(151)     8    A       DFFE   +  t        0      0   0    0    6    2   32  |SYN_MUX:21|setup1 (|SYN_MUX:21|:29)
 (77)   115    H       DFFE   +  t        0      0   0    0    3    1   38  |SYN_MUX:21|setup0 (|SYN_MUX:21|:30)
 (85)   125    H       SOFT    s t        0      0   0    0    4    0    1  |SYN_MUX:21|~823~1
   -    114    H       SOFT    s t        0      0   0    1    4    0    1  |SYN_MUX:21|~833~1
 (84)   123    H       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:21|~857~1
 (83)   121    H       SOFT    s t       14     13   1    6   17    0    1  |SYN_MUX:21|~858~1
 (49)    93    F       SOFT    s t        1      0   1    5   10    0    3  |SYN_MUX:21|~858~2
   -     90    F       SOFT    s t        1      0   1    5    9    0    3  |SYN_MUX:21|~858~3
 (53)    86    F       SOFT    s t        1      0   1    3    9    0    3  |SYN_MUX:21|~858~4
   -     82    F       SOFT    s t        1      0   1    1    8    0    3  |SYN_MUX:21|~858~5
   -     95    F       SOFT    s t        1      0   1    4    7    0    3  |SYN_MUX:21|~858~6
   -    116    H       SOFT    s t       14     13   1    6   17    1    1  |SYN_MUX:21|~859~1
   -     71    E      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~947~1
   -     66    E      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~948~1
 (28)    56    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~949~1
 (29)    54    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~950~1
 (30)    53    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~971~1
   -     52    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~972~1
   -     58    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~973~1
 (27)    57    D      LCELL    s t        0      0   0    0    1    0    2  |SYN_MUX:21|~974~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

               Logic cells placed in LAB 'A'
        +----- LC10 |SYN_MUX:1|setup1
        | +--- LC1 |SYN_MUX:20|setup1
        | | +- LC8 |SYN_MUX:21|setup1
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'A'
LC      | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'A':
LC10 -> * - - | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC1  -> - * - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC8  -> - - * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1

Pin
139  -> - - - | - - - - - - - - - - - - | <-- clk
LC42 -> * - - | * - - - - - - - - - - * | <-- |SYN_MUX:1|random0
LC181-> * - - | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC183-> * - - | * - - - - - - - - - - - | <-- |SYN_MUX:1|~823~1
LC184-> * - - | * - - - - - - - - - - - | <-- |SYN_MUX:1|~857~1
LC190-> * - - | * - - - - - - - - - - - | <-- |SYN_MUX:1|~858~1
LC35 -> - * - | * - - - - - - - * - - - | <-- |SYN_MUX:20|random0
LC138-> - * - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC141-> - * - | * - - - - - - - - - - - | <-- |SYN_MUX:20|~823~1
LC130-> - * - | * - - - - - - - * - - - | <-- |SYN_MUX:20|~857~1
LC131-> - * - | * - - - - - - - - - - - | <-- |SYN_MUX:20|~858~1
LC21 -> - - * | * - - - - - - * - - - - | <-- |SYN_MUX:21|random0
LC115-> - - * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0
LC125-> - - * | * - - - - - - - - - - - | <-- |SYN_MUX:21|~823~1
LC123-> - - * | * - - - - - - - - - - - | <-- |SYN_MUX:21|~857~1
LC121-> - - * | * - - - - - - - - - - - | <-- |SYN_MUX:21|~858~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                     Logic cells placed in LAB 'B'
        +----------- LC31 |SYN_MUX:17|setup1
        | +--------- LC20 |SYN_MUX:19|setup1
        | | +------- LC27 |SYN_MUX:21|random3
        | | | +----- LC19 |SYN_MUX:21|random2
        | | | | +--- LC29 |SYN_MUX:21|random1
        | | | | | +- LC21 |SYN_MUX:21|random0
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'B':
LC31 -> * - - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC20 -> - * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1

Pin
139  -> - - - - - - | - - - - - - - - - - - - | <-- clk
LC41 -> * - - - - - | - * - - - - - - - - * - | <-- |SYN_MUX:17|random0
LC169-> * - - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC165-> * - - - - - | - * - - - - - - - - - - | <-- |SYN_MUX:17|~823~1
LC173-> * - - - - - | - * - - - - - - - - - - | <-- |SYN_MUX:17|~857~1
LC166-> * - - - - - | - * - - - - - - - - - - | <-- |SYN_MUX:17|~858~1
LC38 -> - * - - - - | - * - - - - - - - * - - | <-- |SYN_MUX:19|random0
LC147-> - * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC159-> - * - - - - | - * - - - - - - - - - - | <-- |SYN_MUX:19|~823~1
LC156-> - * - - - - | - * - - - - - - - * - - | <-- |SYN_MUX:19|~857~1
LC155-> - * - - - - | - * - - - - - - - - - - | <-- |SYN_MUX:19|~858~1
LC72 -> - - * - - - | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch0_3
LC78 -> - - - * - - | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch0_2
LC49 -> - - - - * - | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch0_1
LC64 -> - - - - - * | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch0_0
LC62 -> - - * - - - | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch1_3
LC63 -> - - - * - - | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch1_2
LC61 -> - - - - * - | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch1_1
LC60 -> - - - - - * | - * - - - - - - - - - - | <-- |SYN_MUX:21|flatch1_0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC46 |SYN_MUX:1|random1
        | +----------------------------- LC42 |SYN_MUX:1|random0
        | | +--------------------------- LC44 |SYN_MUX:17|flatch1_0
        | | | +------------------------- LC34 |SYN_MUX:17|random3
        | | | | +----------------------- LC33 |SYN_MUX:17|random2
        | | | | | +--------------------- LC47 |SYN_MUX:17|random1
        | | | | | | +------------------- LC41 |SYN_MUX:17|random0
        | | | | | | | +----------------- LC39 |SYN_MUX:17|~974~1
        | | | | | | | | +--------------- LC40 |SYN_MUX:19|random3
        | | | | | | | | | +------------- LC45 |SYN_MUX:19|random2
        | | | | | | | | | | +----------- LC48 |SYN_MUX:19|random1
        | | | | | | | | | | | +--------- LC38 |SYN_MUX:19|random0
        | | | | | | | | | | | | +------- LC43 |SYN_MUX:20|random3
        | | | | | | | | | | | | | +----- LC37 |SYN_MUX:20|random2
        | | | | | | | | | | | | | | +--- LC36 |SYN_MUX:20|random1
        | | | | | | | | | | | | | | | +- LC35 |SYN_MUX:20|random0
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'C':
LC44 -> - - - - - - * - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch1_0
LC39 -> - - * - - - - * - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|~974~1

Pin
139  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
LC178-> * - - - - - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:1|flatch0_1
LC187-> - * - - - - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:1|flatch0_0
LC167-> * - - - - - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:1|flatch1_1
LC168-> - * - - - - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:1|flatch1_0
LC170-> - - - * - - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch0_3
LC171-> - - - - * - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch0_2
LC55 -> - - - - - * - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch0_1
LC150-> - - - - - - * - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch0_0
LC153-> - - - * - - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch1_3
LC154-> - - - - * - - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch1_2
LC157-> - - - - - * - - - - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:17|flatch1_1
LC143-> - - - - - - - - * - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch0_3
LC142-> - - - - - - - - - * - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch0_2
LC135-> - - - - - - - - - - * - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch0_1
LC132-> - - - - - - - - - - - * - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch0_0
LC69 -> - - - - - - - - * - - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch1_3
LC119-> - - - - - - - - - * - - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch1_2
LC120-> - - - - - - - - - - * - - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch1_1
LC127-> - - - - - - - - - - - * - - - - | - - * - - - - - - - - - | <-- |SYN_MUX:19|flatch1_0
LC124-> - - - - - - - - - - - - * - - - | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch0_3
LC105-> - - - - - - - - - - - - - * - - | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch0_2
LC103-> - - - - - - - - - - - - - - * - | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch0_1
LC98 -> - - - - - - - - - - - - - - - * | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch0_0
LC100-> - - - - - - - - - - - - * - - - | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch1_3
LC102-> - - - - - - - - - - - - - * - - | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch1_2
LC104-> - - - - - - - - - - - - - - * - | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch1_1
LC97 -> - - - - - - - - - - - - - - - * | - - * - - - - - - - - - | <-- |SYN_MUX:20|flatch1_0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC50 |SYN_MUX:1|random3
        | +----------------------------- LC51 |SYN_MUX:1|random2
        | | +--------------------------- LC55 |SYN_MUX:17|flatch0_1
        | | | +------------------------- LC59 |SYN_MUX:17|~949~1
        | | | | +----------------------- LC49 |SYN_MUX:21|flatch0_1
        | | | | | +--------------------- LC64 |SYN_MUX:21|flatch0_0
        | | | | | | +------------------- LC62 |SYN_MUX:21|flatch1_3
        | | | | | | | +----------------- LC63 |SYN_MUX:21|flatch1_2
        | | | | | | | | +--------------- LC61 |SYN_MUX:21|flatch1_1
        | | | | | | | | | +------------- LC60 |SYN_MUX:21|flatch1_0
        | | | | | | | | | | +----------- LC56 |SYN_MUX:21|~949~1
        | | | | | | | | | | | +--------- LC54 |SYN_MUX:21|~950~1
        | | | | | | | | | | | | +------- LC53 |SYN_MUX:21|~971~1
        | | | | | | | | | | | | | +----- LC52 |SYN_MUX:21|~972~1
        | | | | | | | | | | | | | | +--- LC58 |SYN_MUX:21|~973~1
        | | | | | | | | | | | | | | | +- LC57 |SYN_MUX:21|~974~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'D':
LC59 -> - - * * - - - - - - - - - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:17|~949~1
LC56 -> - - - - * - - - - - * - - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:21|~949~1
LC54 -> - - - - - * - - - - - * - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:21|~950~1
LC53 -> - - - - - - * - - - - - * - - - | - - - * - - - - - - - - | <-- |SYN_MUX:21|~971~1
LC52 -> - - - - - - - * - - - - - * - - | - - - * - - - - - - - - | <-- |SYN_MUX:21|~972~1
LC58 -> - - - - - - - - * - - - - - * - | - - - * - - - - - - - - | <-- |SYN_MUX:21|~973~1
LC57 -> - - - - - - - - - * - - - - - * | - - - * - - - - - - - - | <-- |SYN_MUX:21|~974~1

Pin
139  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
LC79 -> * - - - - - - - - - - - - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:1|flatch0_3
LC191-> - * - - - - - - - - - - - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:1|flatch0_2
LC186-> * - - - - - - - - - - - - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:1|flatch1_3
LC68 -> - * - - - - - - - - - - - - - - | - - - * - - - - - - - - | <-- |SYN_MUX:1|flatch1_2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC79 |SYN_MUX:1|flatch0_3
        | +----------------------------- LC68 |SYN_MUX:1|flatch1_2
        | | +--------------------------- LC73 |SYN_MUX:1|~858~6
        | | | +------------------------- LC65 |SYN_MUX:1|~947~1
        | | | | +----------------------- LC70 |SYN_MUX:1|~972~1
        | | | | | +--------------------- LC76 |SYN_MUX:17|~858~4
        | | | | | | +------------------- LC80 |SYN_MUX:17|~858~6
        | | | | | | | +----------------- LC69 |SYN_MUX:19|flatch1_3
        | | | | | | | | +--------------- LC75 |SYN_MUX:19|~858~6
        | | | | | | | | | +------------- LC77 |SYN_MUX:19|~971~1
        | | | | | | | | | | +----------- LC74 |SYN_MUX:20|~858~4
        | | | | | | | | | | | +--------- LC67 |SYN_MUX:20|~858~6
        | | | | | | | | | | | | +------- LC72 |SYN_MUX:21|flatch0_3
        | | | | | | | | | | | | | +----- LC78 |SYN_MUX:21|flatch0_2
        | | | | | | | | | | | | | | +--- LC71 |SYN_MUX:21|~947~1
        | | | | | | | | | | | | | | | +- LC66 |SYN_MUX:21|~948~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'E':
LC65 -> * - - * - - - - - - - - - - - - | - - - - * - - - - - - - | <-- |SYN_MUX:1|~947~1
LC70 -> - * - - * - - - - - - - - - - - | - - - - * - - - - - - - | <-- |SYN_MUX:1|~972~1
LC77 -> - - - - - - - * - * - - - - - - | - - - - * - - - - - - - | <-- |SYN_MUX:19|~971~1
LC71 -> - - - - - - - - - - - - * - * - | - - - - * - - - - - - - | <-- |SYN_MUX:21|~947~1
LC66 -> - - - - - - - - - - - - - * - * | - - - - * - - - - - - - | <-- |SYN_MUX:21|~948~1

Pin
139  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
152  -> - - * - - * * - * - * * - - - - | - - - - * * * * * * * * | <-- x1
153  -> - - * - - * * - * - * * - - - - | - - - - * * * * * * * * | <-- x2
154  -> - - * - - * * - * - * * - - - - | - - - - * * * * * * * * | <-- x3
156  -> - - * - - - * - * - - * - - - - | - - - - * * * * * * * * | <-- x4
LC181-> - - * - - * * - * - * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC31 -> - - - - - * - - - - * - - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> - - * - - * * - * - * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC20 -> - - * - - * * - - - * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> - - * - - * * - * - * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC1  -> - - - - - * - - * - * - - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> - - * - - * * - * - * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC8  -> - - * - - * * - * - * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> - - * - - * * - * - * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC87 |SYN_MUX:1|~858~3
        | +----------------------------- LC91 |SYN_MUX:1|~858~4
        | | +--------------------------- LC89 |SYN_MUX:1|~858~5
        | | | +------------------------- LC84 |SYN_MUX:17|~858~2
        | | | | +----------------------- LC94 |SYN_MUX:17|~858~3
        | | | | | +--------------------- LC83 |SYN_MUX:17|~858~5
        | | | | | | +------------------- LC85 |SYN_MUX:19|~858~2
        | | | | | | | +----------------- LC88 |SYN_MUX:19|~858~3
        | | | | | | | | +--------------- LC92 |SYN_MUX:19|~858~4
        | | | | | | | | | +------------- LC81 |SYN_MUX:20|~858~2
        | | | | | | | | | | +----------- LC96 |SYN_MUX:20|~858~3
        | | | | | | | | | | | +--------- LC93 |SYN_MUX:21|~858~2
        | | | | | | | | | | | | +------- LC90 |SYN_MUX:21|~858~3
        | | | | | | | | | | | | | +----- LC86 |SYN_MUX:21|~858~4
        | | | | | | | | | | | | | | +--- LC82 |SYN_MUX:21|~858~5
        | | | | | | | | | | | | | | | +- LC95 |SYN_MUX:21|~858~6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'F':

Pin
139  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
152  -> * * * * * - * * * * * * * * - * | - - - - * * * * * * * * | <-- x1
153  -> * * - * * * * * * * * * * * - * | - - - - * * * * * * * * | <-- x2
154  -> * * - * * - * * - * * * * - - * | - - - - * * * * * * * * | <-- x3
156  -> * - - * * - * * * * * * * - - - | - - - - * * * * * * * * | <-- x4
8    -> * - - * * - * * - * * * * * * * | - - - - - * * * * * * * | <-- x5
LC50 -> - - * - - - - - - - - - - - - - | - - - - - * - - - - - * | <-- |SYN_MUX:1|random3
LC51 -> - - * - - - - - - - - - - - - - | - - - - - * - - - - - * | <-- |SYN_MUX:1|random2
LC10 -> * * * * * * * * - * * * * - * - | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC181-> * * * * * * * * * * * * * * * * | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC34 -> - - - - - * - - - - - - - - - - | - - - - - * - - - - * - | <-- |SYN_MUX:17|random3
LC33 -> - - - - - * - - - - - - - - - - | - - - - - * - - - - * - | <-- |SYN_MUX:17|random2
LC31 -> * - * * * * * * * * * * * * * - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> * * * * * * * * * * * * * * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC20 -> * * - * * - * * * * * * - * - * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> * * - * * - * * * * * * * * - * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC1  -> * * * * * * * * * * * * * * - * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> * * * * * * * * * * * * * * - * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC27 -> - - - - - - - - - - - - - - * - | - - - - - * - * - - - - | <-- |SYN_MUX:21|random3
LC19 -> - - - - - - - - - - - - - - * - | - - - - - * - * - - - - | <-- |SYN_MUX:21|random2
LC8  -> - * - * - - * - * * - * * * * - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> * * - * * - * * * * * * * * * * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC112 |SYN_MUX:1|~858~2
        | +----------------------------- LC105 |SYN_MUX:20|flatch0_2
        | | +--------------------------- LC103 |SYN_MUX:20|flatch0_1
        | | | +------------------------- LC98 |SYN_MUX:20|flatch0_0
        | | | | +----------------------- LC100 |SYN_MUX:20|flatch1_3
        | | | | | +--------------------- LC102 |SYN_MUX:20|flatch1_2
        | | | | | | +------------------- LC104 |SYN_MUX:20|flatch1_1
        | | | | | | | +----------------- LC97 |SYN_MUX:20|flatch1_0
        | | | | | | | | +--------------- LC106 |SYN_MUX:20|~948~1
        | | | | | | | | | +------------- LC107 |SYN_MUX:20|~949~1
        | | | | | | | | | | +----------- LC109 |SYN_MUX:20|~950~1
        | | | | | | | | | | | +--------- LC111 |SYN_MUX:20|~971~1
        | | | | | | | | | | | | +------- LC101 |SYN_MUX:20|~972~1
        | | | | | | | | | | | | | +----- LC108 |SYN_MUX:20|~973~1
        | | | | | | | | | | | | | | +--- LC110 |SYN_MUX:20|~974~1
        | | | | | | | | | | | | | | | +- LC99 y
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'G':
LC106-> - * - - - - - - * - - - - - - - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~948~1
LC107-> - - * - - - - - - * - - - - - - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~949~1
LC109-> - - - * - - - - - - * - - - - - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~950~1
LC111-> - - - - * - - - - - - * - - - - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~971~1
LC101-> - - - - - * - - - - - - * - - - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~972~1
LC108-> - - - - - - * - - - - - - * - - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~973~1
LC110-> - - - - - - - * - - - - - - * - | - - - - - - * - - - - - | <-- |SYN_MUX:20|~974~1

Pin
139  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
152  -> * - - - - - - - - - - - - - - * | - - - - * * * * * * * * | <-- x1
153  -> * - - - - - - - - - - - - - - * | - - - - * * * * * * * * | <-- x2
154  -> * - - - - - - - - - - - - - - * | - - - - * * * * * * * * | <-- x3
156  -> * - - - - - - - - - - - - - - * | - - - - * * * * * * * * | <-- x4
8    -> * - - - - - - - - - - - - - - * | - - - - - * * * * * * * | <-- x5
LC10 -> * - - - - - - - - - - - - - - * | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC181-> * - - - - - - - - - - - - - - * | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC31 -> * - - - - - - - - - - - - - - * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> * - - - - - - - - - - - - - - * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC20 -> * - - - - - - - - - - - - - - * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> * - - - - - - - - - - - - - - * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC1  -> * - - - - - - - - - - - - - - * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> * - - - - - - - - - - - - - - * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC8  -> * - - - - - - - - - - - - - - * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> * - - - - - - - - - - - - - - * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                       Logic cells placed in LAB 'H'
        +----------------------------- LC113 e5
        | +--------------------------- LC119 |SYN_MUX:19|flatch1_2
        | | +------------------------- LC120 |SYN_MUX:19|flatch1_1
        | | | +----------------------- LC127 |SYN_MUX:19|flatch1_0
        | | | | +--------------------- LC128 |SYN_MUX:19|~972~1
        | | | | | +------------------- LC122 |SYN_MUX:19|~973~1
        | | | | | | +----------------- LC126 |SYN_MUX:19|~974~1
        | | | | | | | +--------------- LC124 |SYN_MUX:20|flatch0_3
        | | | | | | | | +------------- LC117 |SYN_MUX:20|~947~1
        | | | | | | | | | +----------- LC115 |SYN_MUX:21|setup0
        | | | | | | | | | | +--------- LC125 |SYN_MUX:21|~823~1
        | | | | | | | | | | | +------- LC114 |SYN_MUX:21|~833~1
        | | | | | | | | | | | | +----- LC123 |SYN_MUX:21|~857~1
        | | | | | | | | | | | | | +--- LC121 |SYN_MUX:21|~858~1
        | | | | | | | | | | | | | | +- LC116 |SYN_MUX:21|~859~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'H':
LC113-> * - - - - - - - - - - - - - - | - - - - - - - * - - - - | <-- e5
LC128-> - * - - * - - - - - - - - - - | - - - - - - - * - - - - | <-- |SYN_MUX:19|~972~1
LC122-> - - * - - * - - - - - - - - - | - - - - - - - * - - - - | <-- |SYN_MUX:19|~973~1
LC126-> - - - * - - * - - - - - - - - | - - - - - - - * - - - - | <-- |SYN_MUX:19|~974~1
LC117-> - - - - - - - * * - - - - - - | - - - - - - - * - - - - | <-- |SYN_MUX:20|~947~1
LC115-> - - - - - - - - - * * * * * * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0
LC114-> - - - - - - - - - * - - - - - | - - - - - - - * - - - - | <-- |SYN_MUX:21|~833~1
LC116-> * - - - - - - - - * - - - - - | - - - - - - - * - - - - | <-- |SYN_MUX:21|~859~1

Pin
139  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
150  -> - - - - - - - - - - - - * * * | - - - - - - - * * * * * | <-- err
152  -> - - - - - - - - - - - - * * * | - - - - * * * * * * * * | <-- x1
153  -> - - - - - - - - - - - - * * * | - - - - * * * * * * * * | <-- x2
154  -> - - - - - - - - - - - - * * * | - - - - * * * * * * * * | <-- x3
156  -> - - - - - - - - - - - - * * * | - - - - * * * * * * * * | <-- x4
8    -> - - - - - - - - - - - * * * * | - - - - - * * * * * * * | <-- x5
LC10 -> - - - - - - - - - - - - * * * | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC181-> - - - - - - - - - - - - * * * | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC31 -> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC20 -> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC1  -> - - - - - - - - - - - - * * * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> - - - - - - - - - - - - * * * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC27 -> - - - - - - - - - - - - * * * | - - - - - * - * - - - - | <-- |SYN_MUX:21|random3
LC19 -> - - - - - - - - - - - - * * * | - - - - - * - * - - - - | <-- |SYN_MUX:21|random2
LC29 -> * - - - - - - - - - * * - - - | - - - - - - - * - - - - | <-- |SYN_MUX:21|random1
LC21 -> * - - - - - - - - - * * - - - | * - - - - - - * - - - - | <-- |SYN_MUX:21|random0
LC8  -> * - - - - - - - - - * * * * * | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC93 -> - - - - - - - - - - - - * * * | - - - - - - - * - - - - | <-- |SYN_MUX:21|~858~2
LC90 -> - - - - - - - - - - - - * * * | - - - - - - - * - - - - | <-- |SYN_MUX:21|~858~3
LC86 -> - - - - - - - - - - - - * * * | - - - - - - - * - - - - | <-- |SYN_MUX:21|~858~4
LC82 -> - - - - - - - - - - - - * * * | - - - - - - - * - - - - | <-- |SYN_MUX:21|~858~5
LC95 -> - - - - - - - - - - - - * * * | - - - - - - - * - - - - | <-- |SYN_MUX:21|~858~6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'I':

                                       Logic cells placed in LAB 'I'
        +----------------------------- LC129 e3
        | +--------------------------- LC143 |SYN_MUX:19|flatch0_3
        | | +------------------------- LC142 |SYN_MUX:19|flatch0_2
        | | | +----------------------- LC135 |SYN_MUX:19|flatch0_1
        | | | | +--------------------- LC132 |SYN_MUX:19|flatch0_0
        | | | | | +------------------- LC133 |SYN_MUX:19|~947~1
        | | | | | | +----------------- LC134 |SYN_MUX:19|~948~1
        | | | | | | | +--------------- LC144 |SYN_MUX:19|~949~1
        | | | | | | | | +------------- LC137 |SYN_MUX:19|~950~1
        | | | | | | | | | +----------- LC138 |SYN_MUX:20|setup0
        | | | | | | | | | | +--------- LC141 |SYN_MUX:20|~823~1
        | | | | | | | | | | | +------- LC140 |SYN_MUX:20|~833~1
        | | | | | | | | | | | | +----- LC130 |SYN_MUX:20|~857~1
        | | | | | | | | | | | | | +--- LC131 |SYN_MUX:20|~858~1
        | | | | | | | | | | | | | | +- LC139 |SYN_MUX:20|~858~5
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'I'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'I':
LC129-> * - - - - - - - - - - - - - - | - - - - - - - - * - - - | <-- e3
LC133-> - * - - - * - - - - - - - - - | - - - - - - - - * - - - | <-- |SYN_MUX:19|~947~1
LC134-> - - * - - - * - - - - - - - - | - - - - - - - - * - - - | <-- |SYN_MUX:19|~948~1
LC144-> - - - * - - - * - - - - - - - | - - - - - - - - * - - - | <-- |SYN_MUX:19|~949~1
LC137-> - - - - * - - - * - - - - - - | - - - - - - - - * - - - | <-- |SYN_MUX:19|~950~1
LC138-> - - - - - - - - - * * * * * * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC140-> - - - - - - - - - * - - - - - | - - - - - - - - * - - - | <-- |SYN_MUX:20|~833~1
LC130-> * - - - - - - - - * - - - - - | * - - - - - - - * - - - | <-- |SYN_MUX:20|~857~1
LC139-> - - - - - - - - - - - - * * - | - - - - - - - - * - - - | <-- |SYN_MUX:20|~858~5

Pin
139  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
150  -> - - - - - - - - - - - - * * - | - - - - - - - * * * * * | <-- err
152  -> - - - - - - - - - - - - * * - | - - - - * * * * * * * * | <-- x1
153  -> - - - - - - - - - - - - * * - | - - - - * * * * * * * * | <-- x2
154  -> - - - - - - - - - - - * * * * | - - - - * * * * * * * * | <-- x3
156  -> - - - - - - - - - - - - * * - | - - - - * * * * * * * * | <-- x4
8    -> - - - - - - - - - - - - * * - | - - - - - * * * * * * * | <-- x5
LC10 -> - - - - - - - - - - - - * * * | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC181-> - - - - - - - - - - - - * * * | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC31 -> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC20 -> - - - - - - - - - - - - * * - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> - - - - - - - - - - - - * * - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC43 -> - - - - - - - - - - - - * * * | - - - - - - - - * - - - | <-- |SYN_MUX:20|random3
LC37 -> - - - - - - - - - - - - * * * | - - - - - - - - * - - - | <-- |SYN_MUX:20|random2
LC36 -> * - - - - - - - - - * * - - - | - - - - - - - - * - - - | <-- |SYN_MUX:20|random1
LC35 -> * - - - - - - - - - * * - - - | * - - - - - - - * - - - | <-- |SYN_MUX:20|random0
LC1  -> * - - - - - - - - - * * * * * | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC81 -> - - - - - - - - - - - - * * - | - - - - - - - - * - - - | <-- |SYN_MUX:20|~858~2
LC96 -> - - - - - - - - - - - - * * - | - - - - - - - - * - - - | <-- |SYN_MUX:20|~858~3
LC74 -> - - - - - - - - - - - - * * - | - - - - - - - - * - - - | <-- |SYN_MUX:20|~858~4
LC67 -> - - - - - - - - - - - - * * - | - - - - - - - - * - - - | <-- |SYN_MUX:20|~858~6
LC8  -> - - - - - - - - - - - - * * - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> - - - - - - - - - - - - * * - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'J':

                                       Logic cells placed in LAB 'J'
        +----------------------------- LC145 e4
        | +--------------------------- LC150 |SYN_MUX:17|flatch0_0
        | | +------------------------- LC153 |SYN_MUX:17|flatch1_3
        | | | +----------------------- LC154 |SYN_MUX:17|flatch1_2
        | | | | +--------------------- LC157 |SYN_MUX:17|flatch1_1
        | | | | | +------------------- LC146 |SYN_MUX:17|~950~1
        | | | | | | +----------------- LC158 |SYN_MUX:17|~971~1
        | | | | | | | +--------------- LC152 |SYN_MUX:17|~972~1
        | | | | | | | | +------------- LC151 |SYN_MUX:17|~973~1
        | | | | | | | | | +----------- LC147 |SYN_MUX:19|setup0
        | | | | | | | | | | +--------- LC159 |SYN_MUX:19|~823~1
        | | | | | | | | | | | +------- LC148 |SYN_MUX:19|~833~1
        | | | | | | | | | | | | +----- LC156 |SYN_MUX:19|~857~1
        | | | | | | | | | | | | | +--- LC155 |SYN_MUX:19|~858~1
        | | | | | | | | | | | | | | +- LC149 |SYN_MUX:19|~858~5
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'J'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'J':
LC145-> * - - - - - - - - - - - - - - | - - - - - - - - - * - - | <-- e4
LC146-> - * - - - * - - - - - - - - - | - - - - - - - - - * - - | <-- |SYN_MUX:17|~950~1
LC158-> - - * - - - * - - - - - - - - | - - - - - - - - - * - - | <-- |SYN_MUX:17|~971~1
LC152-> - - - * - - - * - - - - - - - | - - - - - - - - - * - - | <-- |SYN_MUX:17|~972~1
LC151-> - - - - * - - - * - - - - - - | - - - - - - - - - * - - | <-- |SYN_MUX:17|~973~1
LC147-> - - - - - - - - - * * * * * * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC148-> - - - - - - - - - * - - - - - | - - - - - - - - - * - - | <-- |SYN_MUX:19|~833~1
LC156-> * - - - - - - - - * - - - - - | - * - - - - - - - * - - | <-- |SYN_MUX:19|~857~1
LC149-> - - - - - - - - - - - - * * - | - - - - - - - - - * - - | <-- |SYN_MUX:19|~858~5

Pin
139  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
150  -> - - - - - - - - - - - - * * - | - - - - - - - * * * * * | <-- err
152  -> - - - - - - - - - - - - * * - | - - - - * * * * * * * * | <-- x1
153  -> - - - - - - - - - - - - * * - | - - - - * * * * * * * * | <-- x2
154  -> - - - - - - - - - - - - * * - | - - - - * * * * * * * * | <-- x3
156  -> - - - - - - - - - - - * * * * | - - - - * * * * * * * * | <-- x4
8    -> - - - - - - - - - - - - * * - | - - - - - * * * * * * * | <-- x5
LC10 -> - - - - - - - - - - - - * * * | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC181-> - - - - - - - - - - - - * * * | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC31 -> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> - - - - - - - - - - - - * * * | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC40 -> - - - - - - - - - - - - * * * | - - - - - - - - - * - - | <-- |SYN_MUX:19|random3
LC45 -> - - - - - - - - - - - - * * * | - - - - - - - - - * - - | <-- |SYN_MUX:19|random2
LC48 -> * - - - - - - - - - * * - - - | - - - - - - - - - * - - | <-- |SYN_MUX:19|random1
LC38 -> * - - - - - - - - - * * - - - | - * - - - - - - - * - - | <-- |SYN_MUX:19|random0
LC20 -> * - - - - - - - - - * * * * * | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC85 -> - - - - - - - - - - - - * * - | - - - - - - - - - * - - | <-- |SYN_MUX:19|~858~2
LC88 -> - - - - - - - - - - - - * * - | - - - - - - - - - * - - | <-- |SYN_MUX:19|~858~3
LC92 -> - - - - - - - - - - - - * * - | - - - - - - - - - * - - | <-- |SYN_MUX:19|~858~4
LC75 -> - - - - - - - - - - - - * * - | - - - - - - - - - * - - | <-- |SYN_MUX:19|~858~6
LC1  -> - - - - - - - - - - - - * * - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> - - - - - - - - - - - - * * - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC8  -> - - - - - - - - - - - - * * - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> - - - - - - - - - - - - * * - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'K':

                                       Logic cells placed in LAB 'K'
        +----------------------------- LC161 e2
        | +--------------------------- LC167 |SYN_MUX:1|flatch1_1
        | | +------------------------- LC168 |SYN_MUX:1|flatch1_0
        | | | +----------------------- LC164 |SYN_MUX:1|~973~1
        | | | | +--------------------- LC163 |SYN_MUX:1|~974~1
        | | | | | +------------------- LC170 |SYN_MUX:17|flatch0_3
        | | | | | | +----------------- LC171 |SYN_MUX:17|flatch0_2
        | | | | | | | +--------------- LC169 |SYN_MUX:17|setup0
        | | | | | | | | +------------- LC165 |SYN_MUX:17|~823~1
        | | | | | | | | | +----------- LC162 |SYN_MUX:17|~833~1
        | | | | | | | | | | +--------- LC173 |SYN_MUX:17|~857~1
        | | | | | | | | | | | +------- LC166 |SYN_MUX:17|~858~1
        | | | | | | | | | | | | +----- LC172 |SYN_MUX:17|~859~1
        | | | | | | | | | | | | | +--- LC174 |SYN_MUX:17|~947~1
        | | | | | | | | | | | | | | +- LC175 |SYN_MUX:17|~948~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'K'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'K':
LC161-> * - - - - - - - - - - - - - - | - - - - - - - - - - * - | <-- e2
LC164-> - * - * - - - - - - - - - - - | - - - - - - - - - - * - | <-- |SYN_MUX:1|~973~1
LC163-> - - * - * - - - - - - - - - - | - - - - - - - - - - * - | <-- |SYN_MUX:1|~974~1
LC169-> - - - - - - - * * * * * * - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC162-> - - - - - - - * - - - - - - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~833~1
LC172-> * - - - - - - * - - - - - - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~859~1
LC174-> - - - - - * - - - - - - - * - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~947~1
LC175-> - - - - - - * - - - - - - - * | - - - - - - - - - - * - | <-- |SYN_MUX:17|~948~1

Pin
139  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
150  -> - - - - - - - - - - * * * - - | - - - - - - - * * * * * | <-- err
152  -> - - - - - - - - - - * * * - - | - - - - * * * * * * * * | <-- x1
153  -> - - - - - - - - - * * * * - - | - - - - * * * * * * * * | <-- x2
154  -> - - - - - - - - - - * * * - - | - - - - * * * * * * * * | <-- x3
156  -> - - - - - - - - - - * * * - - | - - - - * * * * * * * * | <-- x4
8    -> - - - - - - - - - - * * * - - | - - - - - * * * * * * * | <-- x5
LC10 -> - - - - - - - - - - * * * - - | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC181-> - - - - - - - - - - * * * - - | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC34 -> - - - - - - - - - - * * * - - | - - - - - * - - - - * - | <-- |SYN_MUX:17|random3
LC33 -> - - - - - - - - - - * * * - - | - - - - - * - - - - * - | <-- |SYN_MUX:17|random2
LC47 -> * - - - - - - - * * - - - - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|random1
LC41 -> * - - - - - - - * * - - - - - | - * - - - - - - - - * - | <-- |SYN_MUX:17|random0
LC31 -> * - - - - - - - * * * * * - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC84 -> - - - - - - - - - - * * * - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~858~2
LC94 -> - - - - - - - - - - * * * - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~858~3
LC76 -> - - - - - - - - - - * * * - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~858~4
LC83 -> - - - - - - - - - - * * * - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~858~5
LC80 -> - - - - - - - - - - * * * - - | - - - - - - - - - - * - | <-- |SYN_MUX:17|~858~6
LC20 -> - - - - - - - - - - * * * - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> - - - - - - - - - - * * * - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC1  -> - - - - - - - - - - * * * - - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> - - - - - - - - - - * * * - - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC8  -> - - - - - - - - - - * * * - - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> - - - - - - - - - - * * * - - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'L':

                                       Logic cells placed in LAB 'L'
        +----------------------------- LC177 e1
        | +--------------------------- LC191 |SYN_MUX:1|flatch0_2
        | | +------------------------- LC178 |SYN_MUX:1|flatch0_1
        | | | +----------------------- LC187 |SYN_MUX:1|flatch0_0
        | | | | +--------------------- LC186 |SYN_MUX:1|flatch1_3
        | | | | | +------------------- LC181 |SYN_MUX:1|setup0
        | | | | | | +----------------- LC183 |SYN_MUX:1|~823~1
        | | | | | | | +--------------- LC188 |SYN_MUX:1|~833~1
        | | | | | | | | +------------- LC184 |SYN_MUX:1|~857~1
        | | | | | | | | | +----------- LC190 |SYN_MUX:1|~858~1
        | | | | | | | | | | +--------- LC185 |SYN_MUX:1|~859~1
        | | | | | | | | | | | +------- LC189 |SYN_MUX:1|~948~1
        | | | | | | | | | | | | +----- LC179 |SYN_MUX:1|~949~1
        | | | | | | | | | | | | | +--- LC180 |SYN_MUX:1|~950~1
        | | | | | | | | | | | | | | +- LC182 |SYN_MUX:1|~971~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'L'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L |     Logic cells that feed LAB 'L':
LC177-> * - - - - - - - - - - - - - - | - - - - - - - - - - - * | <-- e1
LC181-> - - - - - * * * * * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:1|setup0
LC188-> - - - - - * - - - - - - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~833~1
LC185-> * - - - - * - - - - - - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~859~1
LC189-> - * - - - - - - - - - * - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~948~1
LC179-> - - * - - - - - - - - - * - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~949~1
LC180-> - - - * - - - - - - - - - * - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~950~1
LC182-> - - - - * - - - - - - - - - * | - - - - - - - - - - - * | <-- |SYN_MUX:1|~971~1

Pin
139  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - | <-- clk
150  -> - - - - - - - - * * * - - - - | - - - - - - - * * * * * | <-- err
152  -> - - - - - - - * * * * - - - - | - - - - * * * * * * * * | <-- x1
153  -> - - - - - - - - * * * - - - - | - - - - * * * * * * * * | <-- x2
154  -> - - - - - - - - * * * - - - - | - - - - * * * * * * * * | <-- x3
156  -> - - - - - - - - * * * - - - - | - - - - * * * * * * * * | <-- x4
8    -> - - - - - - - - * * * - - - - | - - - - - * * * * * * * | <-- x5
LC50 -> - - - - - - - - * * * - - - - | - - - - - * - - - - - * | <-- |SYN_MUX:1|random3
LC51 -> - - - - - - - - * * * - - - - | - - - - - * - - - - - * | <-- |SYN_MUX:1|random2
LC46 -> * - - - - - * * - - - - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|random1
LC42 -> * - - - - - * * - - - - - - - | * - - - - - - - - - - * | <-- |SYN_MUX:1|random0
LC10 -> * - - - - - * * * * * - - - - | * - - - - * * * * * * * | <-- |SYN_MUX:1|setup1
LC112-> - - - - - - - - * * * - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~858~2
LC87 -> - - - - - - - - * * * - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~858~3
LC91 -> - - - - - - - - * * * - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~858~4
LC89 -> - - - - - - - - * * * - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~858~5
LC73 -> - - - - - - - - * * * - - - - | - - - - - - - - - - - * | <-- |SYN_MUX:1|~858~6
LC31 -> - - - - - - - - * * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup1
LC169-> - - - - - - - - * * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:17|setup0
LC20 -> - - - - - - - - * * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup1
LC147-> - - - - - - - - * * * - - - - | - * - - * * * * * * * * | <-- |SYN_MUX:19|setup0
LC1  -> - - - - - - - - * * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup1
LC138-> - - - - - - - - * * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:20|setup0
LC8  -> - - - - - - - - * * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup1
LC115-> - - - - - - - - * * * - - - - | * - - - * * * * * * * * | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt
dneuron01

** EQUATIONS **

clk      : INPUT;
err      : INPUT;
x1       : INPUT;
x2       : INPUT;
x3       : INPUT;
x4       : INPUT;
x5       : INPUT;

-- Node name is 'e1' = '|SYN_MUX:1|:4' 
-- Equation name is 'e1', type is output 
 e1      = DFFE( _EQ001 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  _LC010 & !_LC042 &  _LC046 &  _LC185
         #  e1 & !_LC185;

-- Node name is 'e2' = '|SYN_MUX:17|:4' 
-- Equation name is 'e2', type is output 
 e2      = DFFE( _EQ002 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC031 & !_LC041 &  _LC047 &  _LC172
         #  e2 & !_LC172;

-- Node name is 'e3' = '|SYN_MUX:20|:4' 
-- Equation name is 'e3', type is output 
 e3      = DFFE( _EQ003 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC001 & !_LC035 &  _LC036 &  _LC130
         #  e3 & !_LC130;

-- Node name is 'e4' = '|SYN_MUX:19|:4' 
-- Equation name is 'e4', type is output 
 e4      = DFFE( _EQ004 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  _LC020 & !_LC038 &  _LC048 &  _LC156
         #  e4 & !_LC156;

-- Node name is 'e5' = '|SYN_MUX:21|:4' 
-- Equation name is 'e5', type is output 
 e5      = DFFE( _EQ005 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  _LC008 & !_LC021 &  _LC029 &  _LC116
         #  e5 & !_LC116;

-- Node name is 'y' 
-- Equation name is 'y', location is LC099, type is output.
 y       = LCELL( _EQ006 $  VCC);
  _EQ006 =  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 &  _X007 & 
              _X008 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 &  _X014 & 
              _X015;
  _X001  = EXP( _LC008 &  _LC115 &  x5);
  _X002  = EXP(!_LC010 & !_LC181);
  _X003  = EXP( _LC001 & !_LC138 & !x3);
  _X004  = EXP( _LC020 &  _LC147 &  x4);
  _X005  = EXP(!_LC031 & !_LC169);
  _X006  = EXP(!_LC001 & !_LC138);
  _X007  = EXP(!_LC020 & !_LC147);
  _X008  = EXP(!_LC008 & !_LC115);
  _X009  = EXP( _LC010 & !_LC181 & !x1);
  _X010  = EXP( _LC031 & !_LC169 & !x2);
  _X011  = EXP( _LC001 &  _LC138 &  x3);
  _X012  = EXP( _LC020 & !_LC147 & !x4);
  _X013  = EXP( _LC008 & !_LC115 & !x5);
  _X014  = EXP( _LC010 &  _LC181 &  x1);
  _X015  = EXP( _LC031 &  _LC169 &  x2);

-- Node name is '|SYN_MUX:1|:19' = '|SYN_MUX:1|flatch0_0' 
-- Equation name is '_LC187', type is buried 
_LC187   = DFFE(!_LC180 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:18' = '|SYN_MUX:1|flatch0_1' 
-- Equation name is '_LC178', type is buried 
_LC178   = DFFE(!_LC179 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:17' = '|SYN_MUX:1|flatch0_2' 
-- Equation name is '_LC191', type is buried 
_LC191   = DFFE(!_LC189 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:16' = '|SYN_MUX:1|flatch0_3' 
-- Equation name is '_LC079', type is buried 
_LC079   = DFFE(!_LC065 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:23' = '|SYN_MUX:1|flatch1_0' 
-- Equation name is '_LC168', type is buried 
_LC168   = DFFE(!_LC163 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:22' = '|SYN_MUX:1|flatch1_1' 
-- Equation name is '_LC167', type is buried 
_LC167   = DFFE(!_LC164 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:21' = '|SYN_MUX:1|flatch1_2' 
-- Equation name is '_LC068', type is buried 
_LC068   = DFFE(!_LC070 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:20' = '|SYN_MUX:1|flatch1_3' 
-- Equation name is '_LC186', type is buried 
_LC186   = DFFE(!_LC182 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:27' = '|SYN_MUX:1|random0' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( _LC168 $  _LC187, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:1|:26' = '|SYN_MUX:1|random1' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( _EQ007 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !_LC167 &  _LC178
         #  _LC167 & !_LC178;

-- Node name is '|SYN_MUX:1|:25' = '|SYN_MUX:1|random2' 
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( _EQ008 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 = !_LC068 &  _LC191
         #  _LC068 & !_LC191;

-- Node name is '|SYN_MUX:1|:24' = '|SYN_MUX:1|random3' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( _EQ009 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 =  _LC079 & !_LC186
         # !_LC079 &  _LC186;

-- Node name is '|SYN_MUX:1|:30' = '|SYN_MUX:1|setup0' 
-- Equation name is '_LC181', type is buried 
_LC181   = DFFE( _EQ010 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 =  _LC185 &  _LC188
         #  _LC181 & !_LC185;

-- Node name is '|SYN_MUX:1|:29' = '|SYN_MUX:1|setup1' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ011 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 = !_LC010 & !_LC042 & !_LC181 &  _LC184
         #  _LC183 &  _LC184
         #  _LC010 & !_LC190;

-- Node name is '|SYN_MUX:1|~823~1' 
-- Equation name is '_LC183', type is buried 
-- synthesized logic cell 
_LC183   = LCELL( _EQ012 $  _LC010);
  _EQ012 =  _LC010 &  _LC042 & !_LC046
         # !_LC010 & !_LC042 &  _LC181;

-- Node name is '|SYN_MUX:1|~833~1' 
-- Equation name is '_LC188', type is buried 
-- synthesized logic cell 
_LC188   = LCELL( _EQ013 $ !_LC181);
  _EQ013 =  _LC010 &  _LC042 &  x1
         # !_LC010 & !_LC042 &  x1
         #  _LC010 &  _LC046;

-- Node name is '|SYN_MUX:1|~857~1' 
-- Equation name is '_LC184', type is buried 
-- synthesized logic cell 
_LC184   = LCELL( _EQ014 $  _EQ015);
  _EQ014 =  err &  _LC008 &  _LC010 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC115 & !_LC181 &  x1 &  x5 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC010 &  _LC020 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC147 & !_LC181 &  x1 &  x4 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC001 &  _LC010 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC138 & !_LC181 &  x1 &  x3 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC010 &  _LC031 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC169 & !_LC181 &  x1 &  x2 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028;
  _X016  = EXP(!_LC001 & !_LC010 & !_LC138 &  _LC181);
  _X017  = EXP(!_LC115 &  _LC181 & !x1 & !x5);
  _X018  = EXP(!_LC010 & !_LC115 &  _LC181 & !x5);
  _X019  = EXP(!_LC010 & !_LC147 &  _LC181 & !x4);
  _X020  = EXP(!_LC010 & !_LC138 &  _LC181 & !x3);
  _X021  = EXP(!_LC010 & !_LC169 &  _LC181 & !x2);
  _X022  = EXP(!_LC010 &  _LC050 &  _LC181);
  _X023  = EXP(!_LC010 &  _LC051 &  _LC181);
  _X024  = EXP( _LC051 &  _LC181 & !x1);
  _X025  = EXP( _LC050 &  _LC181 & !x1);
  _X026  = EXP(!_LC010 & !_LC031 & !_LC169 &  _LC181);
  _X027  = EXP(!_LC008 & !_LC010 & !_LC115 &  _LC181);
  _X028  = EXP(!_LC010 & !_LC020 & !_LC147 &  _LC181);
  _EQ015 =  err & !_LC073 & !_LC087 & !_LC089 & !_LC091 & !_LC112 &  _X016 & 
              _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024 &  _X025 &  _X026 &  _X027 &  _X028;
  _X016  = EXP(!_LC001 & !_LC010 & !_LC138 &  _LC181);
  _X017  = EXP(!_LC115 &  _LC181 & !x1 & !x5);
  _X018  = EXP(!_LC010 & !_LC115 &  _LC181 & !x5);
  _X019  = EXP(!_LC010 & !_LC147 &  _LC181 & !x4);
  _X020  = EXP(!_LC010 & !_LC138 &  _LC181 & !x3);
  _X021  = EXP(!_LC010 & !_LC169 &  _LC181 & !x2);
  _X022  = EXP(!_LC010 &  _LC050 &  _LC181);
  _X023  = EXP(!_LC010 &  _LC051 &  _LC181);
  _X024  = EXP( _LC051 &  _LC181 & !x1);
  _X025  = EXP( _LC050 &  _LC181 & !x1);
  _X026  = EXP(!_LC010 & !_LC031 & !_LC169 &  _LC181);
  _X027  = EXP(!_LC008 & !_LC010 & !_LC115 &  _LC181);
  _X028  = EXP(!_LC010 & !_LC020 & !_LC147 &  _LC181);

-- Node name is '|SYN_MUX:1|~858~1' 
-- Equation name is '_LC190', type is buried 
-- synthesized logic cell 
_LC190   = LCELL( _EQ016 $  _EQ017);
  _EQ016 =  err &  _LC008 &  _LC010 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC115 & !_LC181 &  x1 &  x5 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC010 &  _LC020 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC147 & !_LC181 &  x1 &  x4 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC001 &  _LC010 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC138 & !_LC181 &  x1 &  x3 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC010 &  _LC031 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC169 & !_LC181 &  x1 &  x2 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028;
  _X016  = EXP(!_LC001 & !_LC010 & !_LC138 &  _LC181);
  _X017  = EXP(!_LC115 &  _LC181 & !x1 & !x5);
  _X018  = EXP(!_LC010 & !_LC115 &  _LC181 & !x5);
  _X019  = EXP(!_LC010 & !_LC147 &  _LC181 & !x4);
  _X020  = EXP(!_LC010 & !_LC138 &  _LC181 & !x3);
  _X021  = EXP(!_LC010 & !_LC169 &  _LC181 & !x2);
  _X022  = EXP(!_LC010 &  _LC050 &  _LC181);
  _X023  = EXP(!_LC010 &  _LC051 &  _LC181);
  _X024  = EXP( _LC051 &  _LC181 & !x1);
  _X025  = EXP( _LC050 &  _LC181 & !x1);
  _X026  = EXP(!_LC010 & !_LC031 & !_LC169 &  _LC181);
  _X027  = EXP(!_LC008 & !_LC010 & !_LC115 &  _LC181);
  _X028  = EXP(!_LC010 & !_LC020 & !_LC147 &  _LC181);
  _EQ017 =  err & !_LC073 & !_LC087 & !_LC089 & !_LC091 & !_LC112 &  _X016 & 
              _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024 &  _X025 &  _X026 &  _X027 &  _X028;
  _X016  = EXP(!_LC001 & !_LC010 & !_LC138 &  _LC181);
  _X017  = EXP(!_LC115 &  _LC181 & !x1 & !x5);
  _X018  = EXP(!_LC010 & !_LC115 &  _LC181 & !x5);
  _X019  = EXP(!_LC010 & !_LC147 &  _LC181 & !x4);
  _X020  = EXP(!_LC010 & !_LC138 &  _LC181 & !x3);
  _X021  = EXP(!_LC010 & !_LC169 &  _LC181 & !x2);
  _X022  = EXP(!_LC010 &  _LC050 &  _LC181);
  _X023  = EXP(!_LC010 &  _LC051 &  _LC181);
  _X024  = EXP( _LC051 &  _LC181 & !x1);
  _X025  = EXP( _LC050 &  _LC181 & !x1);
  _X026  = EXP(!_LC010 & !_LC031 & !_LC169 &  _LC181);
  _X027  = EXP(!_LC008 & !_LC010 & !_LC115 &  _LC181);
  _X028  = EXP(!_LC010 & !_LC020 & !_LC147 &  _LC181);

-- Node name is '|SYN_MUX:1|~858~2' 
-- Equation name is '_LC112', type is buried 
-- synthesized logic cell 
_LC112   = LCELL( _EQ018 $  GND);
  _EQ018 =  _LC031 &  _LC169 &  _LC181 & !x1 &  x2
         #  _LC001 &  _LC138 &  _LC181 & !x1 &  x3
         #  _LC020 &  _LC147 &  _LC181 & !x1 &  x4
         #  _LC008 &  _LC115 &  _LC181 & !x1 &  x5
         #  _LC008 & !_LC010 &  _LC115 &  _LC181 &  x5;

-- Node name is '|SYN_MUX:1|~858~3' 
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ019 $  GND);
  _EQ019 = !_LC010 &  _LC020 &  _LC147 &  _LC181 &  x4
         #  _LC001 & !_LC010 &  _LC138 &  _LC181 &  x3
         # !_LC010 &  _LC031 &  _LC169 &  _LC181 &  x2
         #  _LC010 & !_LC115 & !_LC181 &  x1 & !x5
         #  _LC010 & !_LC147 & !_LC181 &  x1 & !x4;

-- Node name is '|SYN_MUX:1|~858~4' 
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ020 $  GND);
  _EQ020 =  _LC010 & !_LC138 & !_LC181 &  x1 & !x3
         #  _LC010 & !_LC169 & !_LC181 &  x1 & !x2
         # !_LC008 &  _LC010 & !_LC115 & !_LC181 &  x1
         #  _LC010 & !_LC020 & !_LC147 & !_LC181 &  x1
         # !_LC001 &  _LC010 & !_LC138 & !_LC181 &  x1;

-- Node name is '|SYN_MUX:1|~858~5' 
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ021 $  GND);
  _EQ021 =  _LC010 & !_LC031 & !_LC169 & !_LC181 &  x1
         #  _LC010 &  _LC051 & !_LC181 &  x1
         #  _LC010 &  _LC050 & !_LC181 &  x1
         # !_LC031 & !_LC169 &  _LC181 & !x1
         # !_LC001 & !_LC138 &  _LC181 & !x1;

-- Node name is '|SYN_MUX:1|~858~6' 
-- Equation name is '_LC073', type is buried 
-- synthesized logic cell 
_LC073   = LCELL( _EQ022 $  GND);
  _EQ022 = !_LC020 & !_LC147 &  _LC181 & !x1
         # !_LC008 & !_LC115 &  _LC181 & !x1
         # !_LC169 &  _LC181 & !x1 & !x2
         # !_LC138 &  _LC181 & !x1 & !x3
         # !_LC147 &  _LC181 & !x1 & !x4;

-- Node name is '|SYN_MUX:1|~859~1' 
-- Equation name is '_LC185', type is buried 
-- synthesized logic cell 
_LC185   = LCELL( _EQ023 $  _EQ024);
  _EQ023 =  err &  _LC008 &  _LC010 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC115 & !_LC181 &  x1 &  x5 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC010 &  _LC020 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC147 & !_LC181 &  x1 &  x4 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC001 &  _LC010 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC138 & !_LC181 &  x1 &  x3 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028
         #  err &  _LC010 &  _LC031 & !_LC073 & !_LC087 & !_LC089 & !_LC091 & 
             !_LC112 &  _LC169 & !_LC181 &  x1 &  x2 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028;
  _X016  = EXP(!_LC001 & !_LC010 & !_LC138 &  _LC181);
  _X017  = EXP(!_LC115 &  _LC181 & !x1 & !x5);
  _X018  = EXP(!_LC010 & !_LC115 &  _LC181 & !x5);
  _X019  = EXP(!_LC010 & !_LC147 &  _LC181 & !x4);
  _X020  = EXP(!_LC010 & !_LC138 &  _LC181 & !x3);
  _X021  = EXP(!_LC010 & !_LC169 &  _LC181 & !x2);
  _X022  = EXP(!_LC010 &  _LC050 &  _LC181);
  _X023  = EXP(!_LC010 &  _LC051 &  _LC181);
  _X024  = EXP( _LC051 &  _LC181 & !x1);
  _X025  = EXP( _LC050 &  _LC181 & !x1);
  _X026  = EXP(!_LC010 & !_LC031 & !_LC169 &  _LC181);
  _X027  = EXP(!_LC008 & !_LC010 & !_LC115 &  _LC181);
  _X028  = EXP(!_LC010 & !_LC020 & !_LC147 &  _LC181);
  _EQ024 =  err & !_LC073 & !_LC087 & !_LC089 & !_LC091 & !_LC112 &  _X016 & 
              _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024 &  _X025 &  _X026 &  _X027 &  _X028;
  _X016  = EXP(!_LC001 & !_LC010 & !_LC138 &  _LC181);
  _X017  = EXP(!_LC115 &  _LC181 & !x1 & !x5);
  _X018  = EXP(!_LC010 & !_LC115 &  _LC181 & !x5);
  _X019  = EXP(!_LC010 & !_LC147 &  _LC181 & !x4);
  _X020  = EXP(!_LC010 & !_LC138 &  _LC181 & !x3);
  _X021  = EXP(!_LC010 & !_LC169 &  _LC181 & !x2);
  _X022  = EXP(!_LC010 &  _LC050 &  _LC181);
  _X023  = EXP(!_LC010 &  _LC051 &  _LC181);
  _X024  = EXP( _LC051 &  _LC181 & !x1);
  _X025  = EXP( _LC050 &  _LC181 & !x1);
  _X026  = EXP(!_LC010 & !_LC031 & !_LC169 &  _LC181);
  _X027  = EXP(!_LC008 & !_LC010 & !_LC115 &  _LC181);
  _X028  = EXP(!_LC010 & !_LC020 & !_LC147 &  _LC181);

-- Node name is '|SYN_MUX:1|~947~1' 
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( GND $ !_LC065);

-- Node name is '|SYN_MUX:1|~948~1' 
-- Equation name is '_LC189', type is buried 
-- synthesized logic cell 
_LC189   = LCELL( GND $ !_LC189);

-- Node name is '|SYN_MUX:1|~949~1' 
-- Equation name is '_LC179', type is buried 
-- synthesized logic cell 
_LC179   = LCELL( GND $ !_LC179);

-- Node name is '|SYN_MUX:1|~950~1' 
-- Equation name is '_LC180', type is buried 
-- synthesized logic cell 
_LC180   = LCELL( GND $ !_LC180);

-- Node name is '|SYN_MUX:1|~971~1' 
-- Equation name is '_LC182', type is buried 
-- synthesized logic cell 
_LC182   = LCELL( GND $ !_LC182);

-- Node name is '|SYN_MUX:1|~972~1' 
-- Equation name is '_LC070', type is buried 
-- synthesized logic cell 
_LC070   = LCELL( GND $ !_LC070);

-- Node name is '|SYN_MUX:1|~973~1' 
-- Equation name is '_LC164', type is buried 
-- synthesized logic cell 
_LC164   = LCELL( GND $ !_LC164);

-- Node name is '|SYN_MUX:1|~974~1' 
-- Equation name is '_LC163', type is buried 
-- synthesized logic cell 
_LC163   = LCELL( GND $ !_LC163);

-- Node name is '|SYN_MUX:17|:19' = '|SYN_MUX:17|flatch0_0' 
-- Equation name is '_LC150', type is buried 
_LC150   = DFFE(!_LC146 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:18' = '|SYN_MUX:17|flatch0_1' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE(!_LC059 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:17' = '|SYN_MUX:17|flatch0_2' 
-- Equation name is '_LC171', type is buried 
_LC171   = DFFE(!_LC175 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:16' = '|SYN_MUX:17|flatch0_3' 
-- Equation name is '_LC170', type is buried 
_LC170   = DFFE(!_LC174 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:23' = '|SYN_MUX:17|flatch1_0' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE(!_LC039 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:22' = '|SYN_MUX:17|flatch1_1' 
-- Equation name is '_LC157', type is buried 
_LC157   = DFFE(!_LC151 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:21' = '|SYN_MUX:17|flatch1_2' 
-- Equation name is '_LC154', type is buried 
_LC154   = DFFE(!_LC152 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:20' = '|SYN_MUX:17|flatch1_3' 
-- Equation name is '_LC153', type is buried 
_LC153   = DFFE(!_LC158 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:27' = '|SYN_MUX:17|random0' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( _LC044 $  _LC150, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:17|:26' = '|SYN_MUX:17|random1' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _EQ025 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 =  _LC055 & !_LC157
         # !_LC055 &  _LC157;

-- Node name is '|SYN_MUX:17|:25' = '|SYN_MUX:17|random2' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( _EQ026 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 = !_LC154 &  _LC171
         #  _LC154 & !_LC171;

-- Node name is '|SYN_MUX:17|:24' = '|SYN_MUX:17|random3' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _EQ027 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ027 = !_LC153 &  _LC170
         #  _LC153 & !_LC170;

-- Node name is '|SYN_MUX:17|:30' = '|SYN_MUX:17|setup0' 
-- Equation name is '_LC169', type is buried 
_LC169   = DFFE( _EQ028 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ028 =  _LC162 &  _LC172
         #  _LC169 & !_LC172;

-- Node name is '|SYN_MUX:17|:29' = '|SYN_MUX:17|setup1' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( _EQ029 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ029 = !_LC031 & !_LC041 & !_LC169 &  _LC173
         #  _LC165 &  _LC173
         #  _LC031 & !_LC166;

-- Node name is '|SYN_MUX:17|~823~1' 
-- Equation name is '_LC165', type is buried 
-- synthesized logic cell 
_LC165   = LCELL( _EQ030 $  _LC031);
  _EQ030 =  _LC031 &  _LC041 & !_LC047
         # !_LC031 & !_LC041 &  _LC169;

-- Node name is '|SYN_MUX:17|~833~1' 
-- Equation name is '_LC162', type is buried 
-- synthesized logic cell 
_LC162   = LCELL( _EQ031 $ !_LC169);
  _EQ031 =  _LC031 &  _LC041 &  x2
         # !_LC031 & !_LC041 &  x2
         #  _LC031 &  _LC047;

-- Node name is '|SYN_MUX:17|~857~1' 
-- Equation name is '_LC173', type is buried 
-- synthesized logic cell 
_LC173   = LCELL( _EQ032 $  _EQ033);
  _EQ032 =  err &  _LC008 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC115 & !_LC169 &  x2 &  x5 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC020 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC147 & !_LC169 &  x2 &  x4 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC001 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC138 & !_LC169 &  x2 &  x3 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC010 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 & !_LC169 &  _LC181 &  x1 &  x2 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041;
  _X029  = EXP(!_LC001 & !_LC031 & !_LC138 &  _LC169);
  _X030  = EXP(!_LC115 &  _LC169 & !x2 & !x5);
  _X031  = EXP(!_LC031 & !_LC115 &  _LC169 & !x5);
  _X032  = EXP(!_LC031 & !_LC147 &  _LC169 & !x4);
  _X033  = EXP(!_LC031 & !_LC138 &  _LC169 & !x3);
  _X034  = EXP(!_LC031 &  _LC169 & !_LC181 & !x1);
  _X035  = EXP(!_LC031 &  _LC034 &  _LC169);
  _X036  = EXP(!_LC031 &  _LC033 &  _LC169);
  _X037  = EXP( _LC033 &  _LC169 & !x2);
  _X038  = EXP( _LC034 &  _LC169 & !x2);
  _X039  = EXP(!_LC010 & !_LC031 &  _LC169 & !_LC181);
  _X040  = EXP(!_LC008 & !_LC031 & !_LC115 &  _LC169);
  _X041  = EXP(!_LC020 & !_LC031 & !_LC147 &  _LC169);
  _EQ033 =  err & !_LC076 & !_LC080 & !_LC083 & !_LC084 & !_LC094 &  _X029 & 
              _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037 &  _X038 &  _X039 &  _X040 &  _X041;
  _X029  = EXP(!_LC001 & !_LC031 & !_LC138 &  _LC169);
  _X030  = EXP(!_LC115 &  _LC169 & !x2 & !x5);
  _X031  = EXP(!_LC031 & !_LC115 &  _LC169 & !x5);
  _X032  = EXP(!_LC031 & !_LC147 &  _LC169 & !x4);
  _X033  = EXP(!_LC031 & !_LC138 &  _LC169 & !x3);
  _X034  = EXP(!_LC031 &  _LC169 & !_LC181 & !x1);
  _X035  = EXP(!_LC031 &  _LC034 &  _LC169);
  _X036  = EXP(!_LC031 &  _LC033 &  _LC169);
  _X037  = EXP( _LC033 &  _LC169 & !x2);
  _X038  = EXP( _LC034 &  _LC169 & !x2);
  _X039  = EXP(!_LC010 & !_LC031 &  _LC169 & !_LC181);
  _X040  = EXP(!_LC008 & !_LC031 & !_LC115 &  _LC169);
  _X041  = EXP(!_LC020 & !_LC031 & !_LC147 &  _LC169);

-- Node name is '|SYN_MUX:17|~858~1' 
-- Equation name is '_LC166', type is buried 
-- synthesized logic cell 
_LC166   = LCELL( _EQ034 $  _EQ035);
  _EQ034 =  err &  _LC008 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC115 & !_LC169 &  x2 &  x5 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC020 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC147 & !_LC169 &  x2 &  x4 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC001 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC138 & !_LC169 &  x2 &  x3 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC010 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 & !_LC169 &  _LC181 &  x1 &  x2 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041;
  _X029  = EXP(!_LC001 & !_LC031 & !_LC138 &  _LC169);
  _X030  = EXP(!_LC115 &  _LC169 & !x2 & !x5);
  _X031  = EXP(!_LC031 & !_LC115 &  _LC169 & !x5);
  _X032  = EXP(!_LC031 & !_LC147 &  _LC169 & !x4);
  _X033  = EXP(!_LC031 & !_LC138 &  _LC169 & !x3);
  _X034  = EXP(!_LC031 &  _LC169 & !_LC181 & !x1);
  _X035  = EXP(!_LC031 &  _LC034 &  _LC169);
  _X036  = EXP(!_LC031 &  _LC033 &  _LC169);
  _X037  = EXP( _LC033 &  _LC169 & !x2);
  _X038  = EXP( _LC034 &  _LC169 & !x2);
  _X039  = EXP(!_LC010 & !_LC031 &  _LC169 & !_LC181);
  _X040  = EXP(!_LC008 & !_LC031 & !_LC115 &  _LC169);
  _X041  = EXP(!_LC020 & !_LC031 & !_LC147 &  _LC169);
  _EQ035 =  err & !_LC076 & !_LC080 & !_LC083 & !_LC084 & !_LC094 &  _X029 & 
              _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037 &  _X038 &  _X039 &  _X040 &  _X041;
  _X029  = EXP(!_LC001 & !_LC031 & !_LC138 &  _LC169);
  _X030  = EXP(!_LC115 &  _LC169 & !x2 & !x5);
  _X031  = EXP(!_LC031 & !_LC115 &  _LC169 & !x5);
  _X032  = EXP(!_LC031 & !_LC147 &  _LC169 & !x4);
  _X033  = EXP(!_LC031 & !_LC138 &  _LC169 & !x3);
  _X034  = EXP(!_LC031 &  _LC169 & !_LC181 & !x1);
  _X035  = EXP(!_LC031 &  _LC034 &  _LC169);
  _X036  = EXP(!_LC031 &  _LC033 &  _LC169);
  _X037  = EXP( _LC033 &  _LC169 & !x2);
  _X038  = EXP( _LC034 &  _LC169 & !x2);
  _X039  = EXP(!_LC010 & !_LC031 &  _LC169 & !_LC181);
  _X040  = EXP(!_LC008 & !_LC031 & !_LC115 &  _LC169);
  _X041  = EXP(!_LC020 & !_LC031 & !_LC147 &  _LC169);

-- Node name is '|SYN_MUX:17|~858~2' 
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ036 $  GND);
  _EQ036 =  _LC010 &  _LC169 &  _LC181 &  x1 & !x2
         #  _LC001 &  _LC138 &  _LC169 & !x2 &  x3
         #  _LC020 &  _LC147 &  _LC169 & !x2 &  x4
         #  _LC008 &  _LC115 &  _LC169 & !x2 &  x5
         #  _LC008 & !_LC031 &  _LC115 &  _LC169 &  x5;

-- Node name is '|SYN_MUX:17|~858~3' 
-- Equation name is '_LC094', type is buried 
-- synthesized logic cell 
_LC094   = LCELL( _EQ037 $  GND);
  _EQ037 =  _LC020 & !_LC031 &  _LC147 &  _LC169 &  x4
         #  _LC001 & !_LC031 &  _LC138 &  _LC169 &  x3
         #  _LC010 & !_LC031 &  _LC169 &  _LC181 &  x1
         #  _LC031 & !_LC115 & !_LC169 &  x2 & !x5
         #  _LC031 & !_LC147 & !_LC169 &  x2 & !x4;

-- Node name is '|SYN_MUX:17|~858~4' 
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ038 $  GND);
  _EQ038 =  _LC031 & !_LC138 & !_LC169 &  x2 & !x3
         #  _LC031 & !_LC169 & !_LC181 & !x1 &  x2
         # !_LC008 &  _LC031 & !_LC115 & !_LC169 &  x2
         # !_LC020 &  _LC031 & !_LC147 & !_LC169 &  x2
         # !_LC001 &  _LC031 & !_LC138 & !_LC169 &  x2;

-- Node name is '|SYN_MUX:17|~858~5' 
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ039 $  GND);
  _EQ039 = !_LC010 &  _LC031 & !_LC169 & !_LC181 &  x2
         #  _LC031 &  _LC033 & !_LC169 &  x2
         #  _LC031 &  _LC034 & !_LC169 &  x2
         # !_LC010 &  _LC169 & !_LC181 & !x2
         # !_LC001 & !_LC138 &  _LC169 & !x2;

-- Node name is '|SYN_MUX:17|~858~6' 
-- Equation name is '_LC080', type is buried 
-- synthesized logic cell 
_LC080   = LCELL( _EQ040 $  GND);
  _EQ040 = !_LC020 & !_LC147 &  _LC169 & !x2
         # !_LC008 & !_LC115 &  _LC169 & !x2
         #  _LC169 & !_LC181 & !x1 & !x2
         # !_LC138 &  _LC169 & !x2 & !x3
         # !_LC147 &  _LC169 & !x2 & !x4;

-- Node name is '|SYN_MUX:17|~859~1' 
-- Equation name is '_LC172', type is buried 
-- synthesized logic cell 
_LC172   = LCELL( _EQ041 $  _EQ042);
  _EQ041 =  err &  _LC008 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC115 & !_LC169 &  x2 &  x5 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC020 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC147 & !_LC169 &  x2 &  x4 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC001 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 &  _LC138 & !_LC169 &  x2 &  x3 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041
         #  err &  _LC010 &  _LC031 & !_LC076 & !_LC080 & !_LC083 & !_LC084 & 
             !_LC094 & !_LC169 &  _LC181 &  x1 &  x2 &  _X029 &  _X030 & 
              _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038 &  _X039 &  _X040 &  _X041;
  _X029  = EXP(!_LC001 & !_LC031 & !_LC138 &  _LC169);
  _X030  = EXP(!_LC115 &  _LC169 & !x2 & !x5);
  _X031  = EXP(!_LC031 & !_LC115 &  _LC169 & !x5);
  _X032  = EXP(!_LC031 & !_LC147 &  _LC169 & !x4);
  _X033  = EXP(!_LC031 & !_LC138 &  _LC169 & !x3);
  _X034  = EXP(!_LC031 &  _LC169 & !_LC181 & !x1);
  _X035  = EXP(!_LC031 &  _LC034 &  _LC169);
  _X036  = EXP(!_LC031 &  _LC033 &  _LC169);
  _X037  = EXP( _LC033 &  _LC169 & !x2);
  _X038  = EXP( _LC034 &  _LC169 & !x2);
  _X039  = EXP(!_LC010 & !_LC031 &  _LC169 & !_LC181);
  _X040  = EXP(!_LC008 & !_LC031 & !_LC115 &  _LC169);
  _X041  = EXP(!_LC020 & !_LC031 & !_LC147 &  _LC169);
  _EQ042 =  err & !_LC076 & !_LC080 & !_LC083 & !_LC084 & !_LC094 &  _X029 & 
              _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037 &  _X038 &  _X039 &  _X040 &  _X041;
  _X029  = EXP(!_LC001 & !_LC031 & !_LC138 &  _LC169);
  _X030  = EXP(!_LC115 &  _LC169 & !x2 & !x5);
  _X031  = EXP(!_LC031 & !_LC115 &  _LC169 & !x5);
  _X032  = EXP(!_LC031 & !_LC147 &  _LC169 & !x4);
  _X033  = EXP(!_LC031 & !_LC138 &  _LC169 & !x3);
  _X034  = EXP(!_LC031 &  _LC169 & !_LC181 & !x1);
  _X035  = EXP(!_LC031 &  _LC034 &  _LC169);
  _X036  = EXP(!_LC031 &  _LC033 &  _LC169);
  _X037  = EXP( _LC033 &  _LC169 & !x2);
  _X038  = EXP( _LC034 &  _LC169 & !x2);
  _X039  = EXP(!_LC010 & !_LC031 &  _LC169 & !_LC181);
  _X040  = EXP(!_LC008 & !_LC031 & !_LC115 &  _LC169);
  _X041  = EXP(!_LC020 & !_LC031 & !_LC147 &  _LC169);

-- Node name is '|SYN_MUX:17|~947~1' 
-- Equation name is '_LC174', type is buried 
-- synthesized logic cell 
_LC174   = LCELL( GND $ !_LC174);

-- Node name is '|SYN_MUX:17|~948~1' 
-- Equation name is '_LC175', type is buried 
-- synthesized logic cell 
_LC175   = LCELL( GND $ !_LC175);

-- Node name is '|SYN_MUX:17|~949~1' 
-- Equation name is '_LC059', type is buried 
-- synthesized logic cell 
_LC059   = LCELL( GND $ !_LC059);

-- Node name is '|SYN_MUX:17|~950~1' 
-- Equation name is '_LC146', type is buried 
-- synthesized logic cell 
_LC146   = LCELL( GND $ !_LC146);

-- Node name is '|SYN_MUX:17|~971~1' 
-- Equation name is '_LC158', type is buried 
-- synthesized logic cell 
_LC158   = LCELL( GND $ !_LC158);

-- Node name is '|SYN_MUX:17|~972~1' 
-- Equation name is '_LC152', type is buried 
-- synthesized logic cell 
_LC152   = LCELL( GND $ !_LC152);

-- Node name is '|SYN_MUX:17|~973~1' 
-- Equation name is '_LC151', type is buried 
-- synthesized logic cell 
_LC151   = LCELL( GND $ !_LC151);

-- Node name is '|SYN_MUX:17|~974~1' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( GND $ !_LC039);

-- Node name is '|SYN_MUX:19|:19' = '|SYN_MUX:19|flatch0_0' 
-- Equation name is '_LC132', type is buried 
_LC132   = DFFE(!_LC137 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:18' = '|SYN_MUX:19|flatch0_1' 
-- Equation name is '_LC135', type is buried 
_LC135   = DFFE(!_LC144 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:17' = '|SYN_MUX:19|flatch0_2' 
-- Equation name is '_LC142', type is buried 
_LC142   = DFFE(!_LC134 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:16' = '|SYN_MUX:19|flatch0_3' 
-- Equation name is '_LC143', type is buried 
_LC143   = DFFE(!_LC133 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:23' = '|SYN_MUX:19|flatch1_0' 
-- Equation name is '_LC127', type is buried 
_LC127   = DFFE(!_LC126 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:22' = '|SYN_MUX:19|flatch1_1' 
-- Equation name is '_LC120', type is buried 
_LC120   = DFFE(!_LC122 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:21' = '|SYN_MUX:19|flatch1_2' 
-- Equation name is '_LC119', type is buried 
_LC119   = DFFE(!_LC128 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:20' = '|SYN_MUX:19|flatch1_3' 
-- Equation name is '_LC069', type is buried 
_LC069   = DFFE(!_LC077 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:27' = '|SYN_MUX:19|random0' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( _EQ043 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ043 = !_LC127 &  _LC132
         #  _LC127 & !_LC132;

-- Node name is '|SYN_MUX:19|:26' = '|SYN_MUX:19|random1' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( _EQ044 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ044 = !_LC120 &  _LC135
         #  _LC120 & !_LC135;

-- Node name is '|SYN_MUX:19|:25' = '|SYN_MUX:19|random2' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( _EQ045 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ045 = !_LC119 &  _LC142
         #  _LC119 & !_LC142;

-- Node name is '|SYN_MUX:19|:24' = '|SYN_MUX:19|random3' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( _LC069 $  _LC143, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:19|:30' = '|SYN_MUX:19|setup0' 
-- Equation name is '_LC147', type is buried 
_LC147   = DFFE( _EQ046 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ046 =  _LC148 &  _LC156
         #  _LC147 & !_LC156;

-- Node name is '|SYN_MUX:19|:29' = '|SYN_MUX:19|setup1' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFFE( _EQ047 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ047 = !_LC020 & !_LC038 & !_LC147 &  _LC156
         #  _LC156 &  _LC159
         #  _LC020 & !_LC155;

-- Node name is '|SYN_MUX:19|~823~1' 
-- Equation name is '_LC159', type is buried 
-- synthesized logic cell 
_LC159   = LCELL( _EQ048 $  _LC020);
  _EQ048 =  _LC020 &  _LC038 & !_LC048
         # !_LC020 & !_LC038 &  _LC147;

-- Node name is '|SYN_MUX:19|~833~1' 
-- Equation name is '_LC148', type is buried 
-- synthesized logic cell 
_LC148   = LCELL( _EQ049 $ !_LC147);
  _EQ049 =  _LC020 &  _LC038 &  x4
         # !_LC020 & !_LC038 &  x4
         #  _LC020 &  _LC048;

-- Node name is '|SYN_MUX:19|~857~1' 
-- Equation name is '_LC156', type is buried 
-- synthesized logic cell 
_LC156   = LCELL( _EQ050 $  _EQ051);
  _EQ050 =  err &  _LC008 &  _LC020 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
              _LC115 & !_LC147 & !_LC149 &  x4 &  x5 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054
         #  err &  _LC001 &  _LC020 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
              _LC138 & !_LC147 & !_LC149 &  x3 &  x4 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054
         #  err &  _LC020 &  _LC031 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
             !_LC147 & !_LC149 &  _LC169 &  x2 &  x4 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054
         #  err &  _LC010 &  _LC020 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
             !_LC147 & !_LC149 &  _LC181 &  x1 &  x4 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054;
  _X042  = EXP(!_LC020 & !_LC031 &  _LC147 & !_LC169);
  _X043  = EXP(!_LC115 &  _LC147 & !x4 & !x5);
  _X044  = EXP(!_LC020 & !_LC115 &  _LC147 & !x5);
  _X045  = EXP(!_LC020 & !_LC138 &  _LC147 & !x3);
  _X046  = EXP(!_LC020 &  _LC147 & !_LC169 & !x2);
  _X047  = EXP(!_LC020 &  _LC040 &  _LC147);
  _X048  = EXP(!_LC020 &  _LC045 &  _LC147);
  _X049  = EXP( _LC045 &  _LC147 & !x4);
  _X050  = EXP( _LC040 &  _LC147 & !x4);
  _X051  = EXP(!_LC010 & !_LC020 &  _LC147 & !_LC181);
  _X052  = EXP(!_LC020 &  _LC147 & !_LC181 & !x1);
  _X053  = EXP(!_LC001 & !_LC020 & !_LC138 &  _LC147);
  _X054  = EXP(!_LC008 & !_LC020 & !_LC115 &  _LC147);
  _EQ051 =  err & !_LC075 & !_LC085 & !_LC088 & !_LC092 & !_LC149 &  _X042 & 
              _X043 &  _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 & 
              _X050 &  _X051 &  _X052 &  _X053 &  _X054;
  _X042  = EXP(!_LC020 & !_LC031 &  _LC147 & !_LC169);
  _X043  = EXP(!_LC115 &  _LC147 & !x4 & !x5);
  _X044  = EXP(!_LC020 & !_LC115 &  _LC147 & !x5);
  _X045  = EXP(!_LC020 & !_LC138 &  _LC147 & !x3);
  _X046  = EXP(!_LC020 &  _LC147 & !_LC169 & !x2);
  _X047  = EXP(!_LC020 &  _LC040 &  _LC147);
  _X048  = EXP(!_LC020 &  _LC045 &  _LC147);
  _X049  = EXP( _LC045 &  _LC147 & !x4);
  _X050  = EXP( _LC040 &  _LC147 & !x4);
  _X051  = EXP(!_LC010 & !_LC020 &  _LC147 & !_LC181);
  _X052  = EXP(!_LC020 &  _LC147 & !_LC181 & !x1);
  _X053  = EXP(!_LC001 & !_LC020 & !_LC138 &  _LC147);
  _X054  = EXP(!_LC008 & !_LC020 & !_LC115 &  _LC147);

-- Node name is '|SYN_MUX:19|~858~1' 
-- Equation name is '_LC155', type is buried 
-- synthesized logic cell 
_LC155   = LCELL( _EQ052 $  _EQ053);
  _EQ052 =  err &  _LC008 &  _LC020 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
              _LC115 & !_LC147 & !_LC149 &  x4 &  x5 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054
         #  err &  _LC001 &  _LC020 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
              _LC138 & !_LC147 & !_LC149 &  x3 &  x4 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054
         #  err &  _LC020 &  _LC031 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
             !_LC147 & !_LC149 &  _LC169 &  x2 &  x4 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054
         #  err &  _LC010 &  _LC020 & !_LC075 & !_LC085 & !_LC088 & !_LC092 & 
             !_LC147 & !_LC149 &  _LC181 &  x1 &  x4 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051 &  _X052 &  _X053 &  _X054;
  _X042  = EXP(!_LC020 & !_LC031 &  _LC147 & !_LC169);
  _X043  = EXP(!_LC115 &  _LC147 & !x4 & !x5);
  _X044  = EXP(!_LC020 & !_LC115 &  _LC147 & !x5);
  _X045  = EXP(!_LC020 & !_LC138 &  _LC147 & !x3);
  _X046  = EXP(!_LC020 &  _LC147 & !_LC169 & !x2);
  _X047  = EXP(!_LC020 &  _LC040 &  _LC147);
  _X048  = EXP(!_LC020 &  _LC045 &  _LC147);
  _X049  = EXP( _LC045 &  _LC147 & !x4);
  _X050  = EXP( _LC040 &  _LC147 & !x4);
  _X051  = EXP(!_LC010 & !_LC020 &  _LC147 & !_LC181);
  _X052  = EXP(!_LC020 &  _LC147 & !_LC181 & !x1);
  _X053  = EXP(!_LC001 & !_LC020 & !_LC138 &  _LC147);
  _X054  = EXP(!_LC008 & !_LC020 & !_LC115 &  _LC147);
  _EQ053 =  err & !_LC075 & !_LC085 & !_LC088 & !_LC092 & !_LC149 &  _X042 & 
              _X043 &  _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 & 
              _X050 &  _X051 &  _X052 &  _X053 &  _X054;
  _X042  = EXP(!_LC020 & !_LC031 &  _LC147 & !_LC169);
  _X043  = EXP(!_LC115 &  _LC147 & !x4 & !x5);
  _X044  = EXP(!_LC020 & !_LC115 &  _LC147 & !x5);
  _X045  = EXP(!_LC020 & !_LC138 &  _LC147 & !x3);
  _X046  = EXP(!_LC020 &  _LC147 & !_LC169 & !x2);
  _X047  = EXP(!_LC020 &  _LC040 &  _LC147);
  _X048  = EXP(!_LC020 &  _LC045 &  _LC147);
  _X049  = EXP( _LC045 &  _LC147 & !x4);
  _X050  = EXP( _LC040 &  _LC147 & !x4);
  _X051  = EXP(!_LC010 & !_LC020 &  _LC147 & !_LC181);
  _X052  = EXP(!_LC020 &  _LC147 & !_LC181 & !x1);
  _X053  = EXP(!_LC001 & !_LC020 & !_LC138 &  _LC147);
  _X054  = EXP(!_LC008 & !_LC020 & !_LC115 &  _LC147);

-- Node name is '|SYN_MUX:19|~858~2' 
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ054 $  GND);
  _EQ054 =  _LC010 &  _LC147 &  _LC181 &  x1 & !x4
         #  _LC031 &  _LC147 &  _LC169 &  x2 & !x4
         #  _LC001 &  _LC138 &  _LC147 &  x3 & !x4
         #  _LC008 &  _LC115 &  _LC147 & !x4 &  x5
         #  _LC008 & !_LC020 &  _LC115 &  _LC147 &  x5;

-- Node name is '|SYN_MUX:19|~858~3' 
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ055 $  GND);
  _EQ055 =  _LC001 & !_LC020 &  _LC138 &  _LC147 &  x3
         # !_LC020 &  _LC031 &  _LC147 &  _LC169 &  x2
         #  _LC010 & !_LC020 &  _LC147 &  _LC181 &  x1
         #  _LC020 & !_LC115 & !_LC147 &  x4 & !x5
         #  _LC020 & !_LC138 & !_LC147 & !x3 &  x4;

-- Node name is '|SYN_MUX:19|~858~4' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ056 $  GND);
  _EQ056 =  _LC020 & !_LC147 & !_LC169 & !x2 &  x4
         #  _LC020 & !_LC147 & !_LC181 & !x1 &  x4
         # !_LC008 &  _LC020 & !_LC115 & !_LC147 &  x4
         # !_LC001 &  _LC020 & !_LC138 & !_LC147 &  x4
         #  _LC020 & !_LC031 & !_LC147 & !_LC169 &  x4;

-- Node name is '|SYN_MUX:19|~858~5' 
-- Equation name is '_LC149', type is buried 
-- synthesized logic cell 
_LC149   = LCELL( _EQ057 $  GND);
  _EQ057 = !_LC010 &  _LC020 & !_LC147 & !_LC181 &  x4
         #  _LC020 &  _LC045 & !_LC147 &  x4
         #  _LC020 &  _LC040 & !_LC147 &  x4
         # !_LC010 &  _LC147 & !_LC181 & !x4
         # !_LC031 &  _LC147 & !_LC169 & !x4;

-- Node name is '|SYN_MUX:19|~858~6' 
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ058 $  GND);
  _EQ058 = !_LC001 & !_LC138 &  _LC147 & !x4
         # !_LC008 & !_LC115 &  _LC147 & !x4
         #  _LC147 & !_LC181 & !x1 & !x4
         #  _LC147 & !_LC169 & !x2 & !x4
         # !_LC138 &  _LC147 & !x3 & !x4;

-- Node name is '|SYN_MUX:19|~947~1' 
-- Equation name is '_LC133', type is buried 
-- synthesized logic cell 
_LC133   = LCELL( GND $ !_LC133);

-- Node name is '|SYN_MUX:19|~948~1' 
-- Equation name is '_LC134', type is buried 
-- synthesized logic cell 
_LC134   = LCELL( GND $ !_LC134);

-- Node name is '|SYN_MUX:19|~949~1' 
-- Equation name is '_LC144', type is buried 
-- synthesized logic cell 
_LC144   = LCELL( GND $ !_LC144);

-- Node name is '|SYN_MUX:19|~950~1' 
-- Equation name is '_LC137', type is buried 
-- synthesized logic cell 
_LC137   = LCELL( GND $ !_LC137);

-- Node name is '|SYN_MUX:19|~971~1' 
-- Equation name is '_LC077', type is buried 
-- synthesized logic cell 
_LC077   = LCELL( GND $ !_LC077);

-- Node name is '|SYN_MUX:19|~972~1' 
-- Equation name is '_LC128', type is buried 
-- synthesized logic cell 
_LC128   = LCELL( GND $ !_LC128);

-- Node name is '|SYN_MUX:19|~973~1' 
-- Equation name is '_LC122', type is buried 
-- synthesized logic cell 
_LC122   = LCELL( GND $ !_LC122);

-- Node name is '|SYN_MUX:19|~974~1' 
-- Equation name is '_LC126', type is buried 
-- synthesized logic cell 
_LC126   = LCELL( GND $ !_LC126);

-- Node name is '|SYN_MUX:20|:19' = '|SYN_MUX:20|flatch0_0' 
-- Equation name is '_LC098', type is buried 
_LC098   = DFFE(!_LC109 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:18' = '|SYN_MUX:20|flatch0_1' 
-- Equation name is '_LC103', type is buried 
_LC103   = DFFE(!_LC107 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:17' = '|SYN_MUX:20|flatch0_2' 
-- Equation name is '_LC105', type is buried 
_LC105   = DFFE(!_LC106 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:16' = '|SYN_MUX:20|flatch0_3' 
-- Equation name is '_LC124', type is buried 
_LC124   = DFFE(!_LC117 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:23' = '|SYN_MUX:20|flatch1_0' 
-- Equation name is '_LC097', type is buried 
_LC097   = DFFE(!_LC110 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:22' = '|SYN_MUX:20|flatch1_1' 
-- Equation name is '_LC104', type is buried 
_LC104   = DFFE(!_LC108 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:21' = '|SYN_MUX:20|flatch1_2' 
-- Equation name is '_LC102', type is buried 
_LC102   = DFFE(!_LC101 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:20' = '|SYN_MUX:20|flatch1_3' 
-- Equation name is '_LC100', type is buried 
_LC100   = DFFE(!_LC111 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:27' = '|SYN_MUX:20|random0' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( _EQ059 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ059 = !_LC097 &  _LC098
         #  _LC097 & !_LC098;

-- Node name is '|SYN_MUX:20|:26' = '|SYN_MUX:20|random1' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( _EQ060 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ060 =  _LC103 & !_LC104
         # !_LC103 &  _LC104;

-- Node name is '|SYN_MUX:20|:25' = '|SYN_MUX:20|random2' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( _EQ061 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ061 = !_LC102 &  _LC105
         #  _LC102 & !_LC105;

-- Node name is '|SYN_MUX:20|:24' = '|SYN_MUX:20|random3' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( _LC100 $  _LC124, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:20|:30' = '|SYN_MUX:20|setup0' 
-- Equation name is '_LC138', type is buried 
_LC138   = DFFE( _EQ062 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ062 =  _LC130 &  _LC140
         # !_LC130 &  _LC138;

-- Node name is '|SYN_MUX:20|:29' = '|SYN_MUX:20|setup1' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFFE( _EQ063 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ063 = !_LC001 & !_LC035 &  _LC130 & !_LC138
         #  _LC130 &  _LC141
         #  _LC001 & !_LC131;

-- Node name is '|SYN_MUX:20|~823~1' 
-- Equation name is '_LC141', type is buried 
-- synthesized logic cell 
_LC141   = LCELL( _EQ064 $  _LC001);
  _EQ064 =  _LC001 &  _LC035 & !_LC036
         # !_LC001 & !_LC035 &  _LC138;

-- Node name is '|SYN_MUX:20|~833~1' 
-- Equation name is '_LC140', type is buried 
-- synthesized logic cell 
_LC140   = LCELL( _EQ065 $ !_LC138);
  _EQ065 =  _LC001 &  _LC035 &  x3
         # !_LC001 & !_LC035 &  x3
         #  _LC001 &  _LC036;

-- Node name is '|SYN_MUX:20|~857~1' 
-- Equation name is '_LC130', type is buried 
-- synthesized logic cell 
_LC130   = LCELL( _EQ066 $  _EQ067);
  _EQ066 =  err &  _LC001 &  _LC008 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
              _LC115 & !_LC138 & !_LC139 &  x3 &  x5 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067
         #  err &  _LC001 &  _LC020 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
             !_LC138 & !_LC139 &  _LC147 &  x3 &  x4 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067
         #  err &  _LC001 &  _LC031 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
             !_LC138 & !_LC139 &  _LC169 &  x2 &  x3 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067
         #  err &  _LC001 &  _LC010 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
             !_LC138 & !_LC139 &  _LC181 &  x1 &  x3 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067;
  _X055  = EXP(!_LC001 & !_LC031 &  _LC138 & !_LC169);
  _X056  = EXP(!_LC115 &  _LC138 & !x3 & !x5);
  _X057  = EXP(!_LC001 & !_LC115 &  _LC138 & !x5);
  _X058  = EXP(!_LC001 &  _LC138 & !_LC147 & !x4);
  _X059  = EXP(!_LC001 &  _LC138 & !_LC169 & !x2);
  _X060  = EXP(!_LC001 &  _LC043 &  _LC138);
  _X061  = EXP(!_LC001 &  _LC037 &  _LC138);
  _X062  = EXP( _LC037 &  _LC138 & !x3);
  _X063  = EXP( _LC043 &  _LC138 & !x3);
  _X064  = EXP(!_LC001 & !_LC010 &  _LC138 & !_LC181);
  _X065  = EXP(!_LC001 &  _LC138 & !_LC181 & !x1);
  _X066  = EXP(!_LC001 & !_LC020 &  _LC138 & !_LC147);
  _X067  = EXP(!_LC001 & !_LC008 & !_LC115 &  _LC138);
  _EQ067 =  err & !_LC067 & !_LC074 & !_LC081 & !_LC096 & !_LC139 &  _X055 & 
              _X056 &  _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 & 
              _X063 &  _X064 &  _X065 &  _X066 &  _X067;
  _X055  = EXP(!_LC001 & !_LC031 &  _LC138 & !_LC169);
  _X056  = EXP(!_LC115 &  _LC138 & !x3 & !x5);
  _X057  = EXP(!_LC001 & !_LC115 &  _LC138 & !x5);
  _X058  = EXP(!_LC001 &  _LC138 & !_LC147 & !x4);
  _X059  = EXP(!_LC001 &  _LC138 & !_LC169 & !x2);
  _X060  = EXP(!_LC001 &  _LC043 &  _LC138);
  _X061  = EXP(!_LC001 &  _LC037 &  _LC138);
  _X062  = EXP( _LC037 &  _LC138 & !x3);
  _X063  = EXP( _LC043 &  _LC138 & !x3);
  _X064  = EXP(!_LC001 & !_LC010 &  _LC138 & !_LC181);
  _X065  = EXP(!_LC001 &  _LC138 & !_LC181 & !x1);
  _X066  = EXP(!_LC001 & !_LC020 &  _LC138 & !_LC147);
  _X067  = EXP(!_LC001 & !_LC008 & !_LC115 &  _LC138);

-- Node name is '|SYN_MUX:20|~858~1' 
-- Equation name is '_LC131', type is buried 
-- synthesized logic cell 
_LC131   = LCELL( _EQ068 $  _EQ069);
  _EQ068 =  err &  _LC001 &  _LC008 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
              _LC115 & !_LC138 & !_LC139 &  x3 &  x5 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067
         #  err &  _LC001 &  _LC020 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
             !_LC138 & !_LC139 &  _LC147 &  x3 &  x4 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067
         #  err &  _LC001 &  _LC031 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
             !_LC138 & !_LC139 &  _LC169 &  x2 &  x3 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067
         #  err &  _LC001 &  _LC010 & !_LC067 & !_LC074 & !_LC081 & !_LC096 & 
             !_LC138 & !_LC139 &  _LC181 &  x1 &  x3 &  _X055 &  _X056 & 
              _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067;
  _X055  = EXP(!_LC001 & !_LC031 &  _LC138 & !_LC169);
  _X056  = EXP(!_LC115 &  _LC138 & !x3 & !x5);
  _X057  = EXP(!_LC001 & !_LC115 &  _LC138 & !x5);
  _X058  = EXP(!_LC001 &  _LC138 & !_LC147 & !x4);
  _X059  = EXP(!_LC001 &  _LC138 & !_LC169 & !x2);
  _X060  = EXP(!_LC001 &  _LC043 &  _LC138);
  _X061  = EXP(!_LC001 &  _LC037 &  _LC138);
  _X062  = EXP( _LC037 &  _LC138 & !x3);
  _X063  = EXP( _LC043 &  _LC138 & !x3);
  _X064  = EXP(!_LC001 & !_LC010 &  _LC138 & !_LC181);
  _X065  = EXP(!_LC001 &  _LC138 & !_LC181 & !x1);
  _X066  = EXP(!_LC001 & !_LC020 &  _LC138 & !_LC147);
  _X067  = EXP(!_LC001 & !_LC008 & !_LC115 &  _LC138);
  _EQ069 =  err & !_LC067 & !_LC074 & !_LC081 & !_LC096 & !_LC139 &  _X055 & 
              _X056 &  _X057 &  _X058 &  _X059 &  _X060 &  _X061 &  _X062 & 
              _X063 &  _X064 &  _X065 &  _X066 &  _X067;
  _X055  = EXP(!_LC001 & !_LC031 &  _LC138 & !_LC169);
  _X056  = EXP(!_LC115 &  _LC138 & !x3 & !x5);
  _X057  = EXP(!_LC001 & !_LC115 &  _LC138 & !x5);
  _X058  = EXP(!_LC001 &  _LC138 & !_LC147 & !x4);
  _X059  = EXP(!_LC001 &  _LC138 & !_LC169 & !x2);
  _X060  = EXP(!_LC001 &  _LC043 &  _LC138);
  _X061  = EXP(!_LC001 &  _LC037 &  _LC138);
  _X062  = EXP( _LC037 &  _LC138 & !x3);
  _X063  = EXP( _LC043 &  _LC138 & !x3);
  _X064  = EXP(!_LC001 & !_LC010 &  _LC138 & !_LC181);
  _X065  = EXP(!_LC001 &  _LC138 & !_LC181 & !x1);
  _X066  = EXP(!_LC001 & !_LC020 &  _LC138 & !_LC147);
  _X067  = EXP(!_LC001 & !_LC008 & !_LC115 &  _LC138);

-- Node name is '|SYN_MUX:20|~858~2' 
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ070 $  GND);
  _EQ070 =  _LC010 &  _LC138 &  _LC181 &  x1 & !x3
         #  _LC031 &  _LC138 &  _LC169 &  x2 & !x3
         #  _LC020 &  _LC138 &  _LC147 & !x3 &  x4
         #  _LC008 &  _LC115 &  _LC138 & !x3 &  x5
         # !_LC001 &  _LC008 &  _LC115 &  _LC138 &  x5;

-- Node name is '|SYN_MUX:20|~858~3' 
-- Equation name is '_LC096', type is buried 
-- synthesized logic cell 
_LC096   = LCELL( _EQ071 $  GND);
  _EQ071 = !_LC001 &  _LC020 &  _LC138 &  _LC147 &  x4
         # !_LC001 &  _LC031 &  _LC138 &  _LC169 &  x2
         # !_LC001 &  _LC010 &  _LC138 &  _LC181 &  x1
         #  _LC001 & !_LC115 & !_LC138 &  x3 & !x5
         #  _LC001 & !_LC138 & !_LC147 &  x3 & !x4;

-- Node name is '|SYN_MUX:20|~858~4' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ072 $  GND);
  _EQ072 =  _LC001 & !_LC138 & !_LC169 & !x2 &  x3
         #  _LC001 & !_LC138 & !_LC181 & !x1 &  x3
         #  _LC001 & !_LC008 & !_LC115 & !_LC138 &  x3
         #  _LC001 & !_LC020 & !_LC138 & !_LC147 &  x3
         #  _LC001 & !_LC031 & !_LC138 & !_LC169 &  x3;

-- Node name is '|SYN_MUX:20|~858~5' 
-- Equation name is '_LC139', type is buried 
-- synthesized logic cell 
_LC139   = LCELL( _EQ073 $  GND);
  _EQ073 =  _LC001 & !_LC010 & !_LC138 & !_LC181 &  x3
         #  _LC001 &  _LC037 & !_LC138 &  x3
         #  _LC001 &  _LC043 & !_LC138 &  x3
         # !_LC010 &  _LC138 & !_LC181 & !x3
         # !_LC031 &  _LC138 & !_LC169 & !x3;

-- Node name is '|SYN_MUX:20|~858~6' 
-- Equation name is '_LC067', type is buried 
-- synthesized logic cell 
_LC067   = LCELL( _EQ074 $  GND);
  _EQ074 = !_LC020 &  _LC138 & !_LC147 & !x3
         # !_LC008 & !_LC115 &  _LC138 & !x3
         #  _LC138 & !_LC181 & !x1 & !x3
         #  _LC138 & !_LC169 & !x2 & !x3
         #  _LC138 & !_LC147 & !x3 & !x4;

-- Node name is '|SYN_MUX:20|~947~1' 
-- Equation name is '_LC117', type is buried 
-- synthesized logic cell 
_LC117   = LCELL( GND $ !_LC117);

-- Node name is '|SYN_MUX:20|~948~1' 
-- Equation name is '_LC106', type is buried 
-- synthesized logic cell 
_LC106   = LCELL( GND $ !_LC106);

-- Node name is '|SYN_MUX:20|~949~1' 
-- Equation name is '_LC107', type is buried 
-- synthesized logic cell 
_LC107   = LCELL( GND $ !_LC107);

-- Node name is '|SYN_MUX:20|~950~1' 
-- Equation name is '_LC109', type is buried 
-- synthesized logic cell 
_LC109   = LCELL( GND $ !_LC109);

-- Node name is '|SYN_MUX:20|~971~1' 
-- Equation name is '_LC111', type is buried 
-- synthesized logic cell 
_LC111   = LCELL( GND $ !_LC111);

-- Node name is '|SYN_MUX:20|~972~1' 
-- Equation name is '_LC101', type is buried 
-- synthesized logic cell 
_LC101   = LCELL( GND $ !_LC101);

-- Node name is '|SYN_MUX:20|~973~1' 
-- Equation name is '_LC108', type is buried 
-- synthesized logic cell 
_LC108   = LCELL( GND $ !_LC108);

-- Node name is '|SYN_MUX:20|~974~1' 
-- Equation name is '_LC110', type is buried 
-- synthesized logic cell 
_LC110   = LCELL( GND $ !_LC110);

-- Node name is '|SYN_MUX:21|:19' = '|SYN_MUX:21|flatch0_0' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE(!_LC054 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:18' = '|SYN_MUX:21|flatch0_1' 
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE(!_LC056 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:17' = '|SYN_MUX:21|flatch0_2' 
-- Equation name is '_LC078', type is buried 
_LC078   = DFFE(!_LC066 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:16' = '|SYN_MUX:21|flatch0_3' 
-- Equation name is '_LC072', type is buried 
_LC072   = DFFE(!_LC071 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:23' = '|SYN_MUX:21|flatch1_0' 
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE(!_LC057 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:22' = '|SYN_MUX:21|flatch1_1' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE(!_LC058 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:21' = '|SYN_MUX:21|flatch1_2' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE(!_LC052 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:20' = '|SYN_MUX:21|flatch1_3' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE(!_LC053 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:27' = '|SYN_MUX:21|random0' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFFE( _LC060 $  _LC064, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|SYN_MUX:21|:26' = '|SYN_MUX:21|random1' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFFE( _EQ075 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ075 =  _LC049 & !_LC061
         # !_LC049 &  _LC061;

-- Node name is '|SYN_MUX:21|:25' = '|SYN_MUX:21|random2' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFFE( _EQ076 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ076 = !_LC063 &  _LC078
         #  _LC063 & !_LC078;

-- Node name is '|SYN_MUX:21|:24' = '|SYN_MUX:21|random3' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( _EQ077 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ077 = !_LC062 &  _LC072
         #  _LC062 & !_LC072;

-- Node name is '|SYN_MUX:21|:30' = '|SYN_MUX:21|setup0' 
-- Equation name is '_LC115', type is buried 
_LC115   = DFFE( _EQ078 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ078 =  _LC114 &  _LC116
         #  _LC115 & !_LC116;

-- Node name is '|SYN_MUX:21|:29' = '|SYN_MUX:21|setup1' 
-- Equation name is '_LC008', type is buried 
_LC008   = DFFE( _EQ079 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ079 = !_LC008 & !_LC021 & !_LC115 &  _LC123
         #  _LC123 &  _LC125
         #  _LC008 & !_LC121;

-- Node name is '|SYN_MUX:21|~823~1' 
-- Equation name is '_LC125', type is buried 
-- synthesized logic cell 
_LC125   = LCELL( _EQ080 $  _LC008);
  _EQ080 =  _LC008 &  _LC021 & !_LC029
         # !_LC008 & !_LC021 &  _LC115;

-- Node name is '|SYN_MUX:21|~833~1' 
-- Equation name is '_LC114', type is buried 
-- synthesized logic cell 
_LC114   = LCELL( _EQ081 $ !_LC115);
  _EQ081 =  _LC008 &  _LC021 &  x5
         # !_LC008 & !_LC021 &  x5
         #  _LC008 &  _LC029;

-- Node name is '|SYN_MUX:21|~857~1' 
-- Equation name is '_LC123', type is buried 
-- synthesized logic cell 
_LC123   = LCELL( _EQ082 $  _EQ083);
  _EQ082 =  err &  _LC008 &  _LC020 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC147 &  x4 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC001 &  _LC008 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC138 &  x3 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC008 &  _LC031 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC169 &  x2 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC008 &  _LC010 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC181 &  x1 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080;
  _X068  = EXP(!_LC008 & !_LC031 &  _LC115 & !_LC169);
  _X069  = EXP( _LC115 & !_LC147 & !x4 & !x5);
  _X070  = EXP(!_LC008 &  _LC115 & !_LC147 & !x4);
  _X071  = EXP(!_LC008 &  _LC115 & !_LC138 & !x3);
  _X072  = EXP(!_LC008 &  _LC115 & !_LC169 & !x2);
  _X073  = EXP(!_LC008 &  _LC115 & !_LC181 & !x1);
  _X074  = EXP(!_LC008 &  _LC027 &  _LC115);
  _X075  = EXP(!_LC008 &  _LC019 &  _LC115);
  _X076  = EXP( _LC019 &  _LC115 & !x5);
  _X077  = EXP( _LC027 &  _LC115 & !x5);
  _X078  = EXP(!_LC008 & !_LC010 &  _LC115 & !_LC181);
  _X079  = EXP(!_LC008 & !_LC020 &  _LC115 & !_LC147);
  _X080  = EXP(!_LC001 & !_LC008 &  _LC115 & !_LC138);
  _EQ083 =  err & !_LC082 & !_LC086 & !_LC090 & !_LC093 & !_LC095 &  _X068 & 
              _X069 &  _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 & 
              _X076 &  _X077 &  _X078 &  _X079 &  _X080;
  _X068  = EXP(!_LC008 & !_LC031 &  _LC115 & !_LC169);
  _X069  = EXP( _LC115 & !_LC147 & !x4 & !x5);
  _X070  = EXP(!_LC008 &  _LC115 & !_LC147 & !x4);
  _X071  = EXP(!_LC008 &  _LC115 & !_LC138 & !x3);
  _X072  = EXP(!_LC008 &  _LC115 & !_LC169 & !x2);
  _X073  = EXP(!_LC008 &  _LC115 & !_LC181 & !x1);
  _X074  = EXP(!_LC008 &  _LC027 &  _LC115);
  _X075  = EXP(!_LC008 &  _LC019 &  _LC115);
  _X076  = EXP( _LC019 &  _LC115 & !x5);
  _X077  = EXP( _LC027 &  _LC115 & !x5);
  _X078  = EXP(!_LC008 & !_LC010 &  _LC115 & !_LC181);
  _X079  = EXP(!_LC008 & !_LC020 &  _LC115 & !_LC147);
  _X080  = EXP(!_LC001 & !_LC008 &  _LC115 & !_LC138);

-- Node name is '|SYN_MUX:21|~858~1' 
-- Equation name is '_LC121', type is buried 
-- synthesized logic cell 
_LC121   = LCELL( _EQ084 $  _EQ085);
  _EQ084 =  err &  _LC008 &  _LC020 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC147 &  x4 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC001 &  _LC008 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC138 &  x3 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC008 &  _LC031 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC169 &  x2 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC008 &  _LC010 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC181 &  x1 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080;
  _X068  = EXP(!_LC008 & !_LC031 &  _LC115 & !_LC169);
  _X069  = EXP( _LC115 & !_LC147 & !x4 & !x5);
  _X070  = EXP(!_LC008 &  _LC115 & !_LC147 & !x4);
  _X071  = EXP(!_LC008 &  _LC115 & !_LC138 & !x3);
  _X072  = EXP(!_LC008 &  _LC115 & !_LC169 & !x2);
  _X073  = EXP(!_LC008 &  _LC115 & !_LC181 & !x1);
  _X074  = EXP(!_LC008 &  _LC027 &  _LC115);
  _X075  = EXP(!_LC008 &  _LC019 &  _LC115);
  _X076  = EXP( _LC019 &  _LC115 & !x5);
  _X077  = EXP( _LC027 &  _LC115 & !x5);
  _X078  = EXP(!_LC008 & !_LC010 &  _LC115 & !_LC181);
  _X079  = EXP(!_LC008 & !_LC020 &  _LC115 & !_LC147);
  _X080  = EXP(!_LC001 & !_LC008 &  _LC115 & !_LC138);
  _EQ085 =  err & !_LC082 & !_LC086 & !_LC090 & !_LC093 & !_LC095 &  _X068 & 
              _X069 &  _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 & 
              _X076 &  _X077 &  _X078 &  _X079 &  _X080;
  _X068  = EXP(!_LC008 & !_LC031 &  _LC115 & !_LC169);
  _X069  = EXP( _LC115 & !_LC147 & !x4 & !x5);
  _X070  = EXP(!_LC008 &  _LC115 & !_LC147 & !x4);
  _X071  = EXP(!_LC008 &  _LC115 & !_LC138 & !x3);
  _X072  = EXP(!_LC008 &  _LC115 & !_LC169 & !x2);
  _X073  = EXP(!_LC008 &  _LC115 & !_LC181 & !x1);
  _X074  = EXP(!_LC008 &  _LC027 &  _LC115);
  _X075  = EXP(!_LC008 &  _LC019 &  _LC115);
  _X076  = EXP( _LC019 &  _LC115 & !x5);
  _X077  = EXP( _LC027 &  _LC115 & !x5);
  _X078  = EXP(!_LC008 & !_LC010 &  _LC115 & !_LC181);
  _X079  = EXP(!_LC008 & !_LC020 &  _LC115 & !_LC147);
  _X080  = EXP(!_LC001 & !_LC008 &  _LC115 & !_LC138);

-- Node name is '|SYN_MUX:21|~858~2' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ086 $  GND);
  _EQ086 =  _LC010 &  _LC115 &  _LC181 &  x1 & !x5
         #  _LC031 &  _LC115 &  _LC169 &  x2 & !x5
         #  _LC001 &  _LC115 &  _LC138 &  x3 & !x5
         #  _LC020 &  _LC115 &  _LC147 &  x4 & !x5
         # !_LC008 &  _LC020 &  _LC115 &  _LC147 &  x4;

-- Node name is '|SYN_MUX:21|~858~3' 
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ087 $  GND);
  _EQ087 =  _LC001 & !_LC008 &  _LC115 &  _LC138 &  x3
         # !_LC008 &  _LC031 &  _LC115 &  _LC169 &  x2
         # !_LC008 &  _LC010 &  _LC115 &  _LC181 &  x1
         #  _LC008 & !_LC115 & !_LC147 & !x4 &  x5
         #  _LC008 & !_LC115 & !_LC138 & !x3 &  x5;

-- Node name is '|SYN_MUX:21|~858~4' 
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ088 $  GND);
  _EQ088 =  _LC008 & !_LC115 & !_LC169 & !x2 &  x5
         #  _LC008 & !_LC115 & !_LC181 & !x1 &  x5
         #  _LC008 & !_LC020 & !_LC115 & !_LC147 &  x5
         # !_LC001 &  _LC008 & !_LC115 & !_LC138 &  x5
         #  _LC008 & !_LC031 & !_LC115 & !_LC169 &  x5;

-- Node name is '|SYN_MUX:21|~858~5' 
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ089 $  GND);
  _EQ089 =  _LC008 & !_LC010 & !_LC115 & !_LC181 &  x5
         #  _LC008 &  _LC019 & !_LC115 &  x5
         #  _LC008 &  _LC027 & !_LC115 &  x5
         # !_LC010 &  _LC115 & !_LC181 & !x5
         # !_LC031 &  _LC115 & !_LC169 & !x5;

-- Node name is '|SYN_MUX:21|~858~6' 
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ090 $  GND);
  _EQ090 = !_LC001 &  _LC115 & !_LC138 & !x5
         # !_LC020 &  _LC115 & !_LC147 & !x5
         #  _LC115 & !_LC181 & !x1 & !x5
         #  _LC115 & !_LC169 & !x2 & !x5
         #  _LC115 & !_LC138 & !x3 & !x5;

-- Node name is '|SYN_MUX:21|~859~1' 
-- Equation name is '_LC116', type is buried 
-- synthesized logic cell 
_LC116   = LCELL( _EQ091 $  _EQ092);
  _EQ091 =  err &  _LC008 &  _LC020 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC147 &  x4 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC001 &  _LC008 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC138 &  x3 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC008 &  _LC031 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC169 &  x2 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080
         #  err &  _LC008 &  _LC010 & !_LC082 & !_LC086 & !_LC090 & !_LC093 & 
             !_LC095 & !_LC115 &  _LC181 &  x1 &  x5 &  _X068 &  _X069 & 
              _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 &  _X076 & 
              _X077 &  _X078 &  _X079 &  _X080;
  _X068  = EXP(!_LC008 & !_LC031 &  _LC115 & !_LC169);
  _X069  = EXP( _LC115 & !_LC147 & !x4 & !x5);
  _X070  = EXP(!_LC008 &  _LC115 & !_LC147 & !x4);
  _X071  = EXP(!_LC008 &  _LC115 & !_LC138 & !x3);
  _X072  = EXP(!_LC008 &  _LC115 & !_LC169 & !x2);
  _X073  = EXP(!_LC008 &  _LC115 & !_LC181 & !x1);
  _X074  = EXP(!_LC008 &  _LC027 &  _LC115);
  _X075  = EXP(!_LC008 &  _LC019 &  _LC115);
  _X076  = EXP( _LC019 &  _LC115 & !x5);
  _X077  = EXP( _LC027 &  _LC115 & !x5);
  _X078  = EXP(!_LC008 & !_LC010 &  _LC115 & !_LC181);
  _X079  = EXP(!_LC008 & !_LC020 &  _LC115 & !_LC147);
  _X080  = EXP(!_LC001 & !_LC008 &  _LC115 & !_LC138);
  _EQ092 =  err & !_LC082 & !_LC086 & !_LC090 & !_LC093 & !_LC095 &  _X068 & 
              _X069 &  _X070 &  _X071 &  _X072 &  _X073 &  _X074 &  _X075 & 
              _X076 &  _X077 &  _X078 &  _X079 &  _X080;
  _X068  = EXP(!_LC008 & !_LC031 &  _LC115 & !_LC169);
  _X069  = EXP( _LC115 & !_LC147 & !x4 & !x5);
  _X070  = EXP(!_LC008 &  _LC115 & !_LC147 & !x4);
  _X071  = EXP(!_LC008 &  _LC115 & !_LC138 & !x3);
  _X072  = EXP(!_LC008 &  _LC115 & !_LC169 & !x2);
  _X073  = EXP(!_LC008 &  _LC115 & !_LC181 & !x1);
  _X074  = EXP(!_LC008 &  _LC027 &  _LC115);
  _X075  = EXP(!_LC008 &  _LC019 &  _LC115);
  _X076  = EXP( _LC019 &  _LC115 & !x5);
  _X077  = EXP( _LC027 &  _LC115 & !x5);
  _X078  = EXP(!_LC008 & !_LC010 &  _LC115 & !_LC181);
  _X079  = EXP(!_LC008 & !_LC020 &  _LC115 & !_LC147);
  _X080  = EXP(!_LC001 & !_LC008 &  _LC115 & !_LC138);

-- Node name is '|SYN_MUX:21|~947~1' 
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( GND $ !_LC071);

-- Node name is '|SYN_MUX:21|~948~1' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( GND $ !_LC066);

-- Node name is '|SYN_MUX:21|~949~1' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( GND $ !_LC056);

-- Node name is '|SYN_MUX:21|~950~1' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( GND $ !_LC054);

-- Node name is '|SYN_MUX:21|~971~1' 
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( GND $ !_LC053);

-- Node name is '|SYN_MUX:21|~972~1' 
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( GND $ !_LC052);

-- Node name is '|SYN_MUX:21|~973~1' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( GND $ !_LC058);

-- Node name is '|SYN_MUX:21|~974~1' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( GND $ !_LC057);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information   c:\vhdldesigns\research\08nandbp01-3outxor\dneuron01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:00
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:06
   --------------------------             --------
   Total Time                             00:00:13


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,756K
