#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11d6624e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11d675dc0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x11d6ac580 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11d6b5800_0 .net "in", 31 0, o0x120050010;  0 drivers
v0x11d6c0110_0 .var "out", 31 0;
S_0x11d6ab330 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11d6c01d0_0 .net "clk", 0 0, o0x1200500d0;  0 drivers
o0x120050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11d6c0270_0 .net "data_address", 31 0, o0x120050100;  0 drivers
o0x120050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x11d6c0320_0 .net "data_read", 0 0, o0x120050130;  0 drivers
v0x11d6c03d0_0 .var "data_readdata", 31 0;
o0x120050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x11d6c0480_0 .net "data_write", 0 0, o0x120050190;  0 drivers
o0x1200501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11d6c0560_0 .net "data_writedata", 31 0, o0x1200501c0;  0 drivers
S_0x11d697040 .scope module, "jal_tb" "jal_tb" 6 1;
 .timescale 0 0;
v0x11d6ccf00_0 .net "active", 0 0, L_0x11d6d5c10;  1 drivers
v0x11d6ccfb0_0 .var "clk", 0 0;
v0x11d6cd0c0_0 .var "clk_enable", 0 0;
v0x11d6cd150_0 .net "data_address", 31 0, v0x11d6caee0_0;  1 drivers
v0x11d6cd1e0_0 .net "data_read", 0 0, L_0x11d6d5250;  1 drivers
v0x11d6cd270_0 .var "data_readdata", 31 0;
v0x11d6cd300_0 .net "data_write", 0 0, L_0x11d6d4ce0;  1 drivers
v0x11d6cd390_0 .net "data_writedata", 31 0, v0x11d6c3cf0_0;  1 drivers
v0x11d6cd460_0 .net "instr_address", 31 0, L_0x11d6d5d40;  1 drivers
v0x11d6cd570_0 .var "instr_readdata", 31 0;
v0x11d6cd600_0 .net "register_v0", 31 0, L_0x11d6d3590;  1 drivers
v0x11d6cd6d0_0 .var "reset", 0 0;
S_0x11d6c06a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x11d697040;
 .timescale 0 0;
v0x11d6c0870_0 .var "curr_addr", 31 0;
v0x11d6c0930_0 .var "imm", 15 0;
v0x11d6c09e0_0 .var "imm_instr", 31 0;
v0x11d6c0aa0_0 .var "j_addr", 25 0;
v0x11d6c0b50_0 .var "link_addr", 31 0;
v0x11d6c0c40_0 .var "opcode", 5 0;
v0x11d6c0cf0_0 .var "rs", 4 0;
v0x11d6c0da0_0 .var "rt", 4 0;
v0x11d6c0e50_0 .var "tmp", 31 0;
E_0x11d6b5fa0 .event posedge, v0x11d6c4000_0;
S_0x11d6c0f60 .scope module, "dut" "mips_cpu_harvard" 6 112, 7 1 0, S_0x11d697040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x11d6ce750 .functor OR 1, L_0x11d6ce400, L_0x11d6ce610, C4<0>, C4<0>;
L_0x11d6ce840 .functor BUFZ 1, L_0x11d6cdef0, C4<0>, C4<0>, C4<0>;
L_0x11d6cec70 .functor AND 1, L_0x11d6cdef0, L_0x11d6cedc0, C4<1>, C4<1>;
L_0x11d6cef40 .functor OR 1, L_0x11d6cec70, L_0x11d6cece0, C4<0>, C4<0>;
L_0x11d6cf070 .functor OR 1, L_0x11d6cef40, L_0x11d6ceaf0, C4<0>, C4<0>;
L_0x11d6cf190 .functor OR 1, L_0x11d6cf070, L_0x11d6d0430, C4<0>, C4<0>;
L_0x11d6cf240 .functor OR 1, L_0x11d6cf190, L_0x11d6cfec0, C4<0>, C4<0>;
L_0x11d6cfdd0 .functor AND 1, L_0x11d6cf8e0, L_0x11d6cfa00, C4<1>, C4<1>;
L_0x11d6cfec0 .functor OR 1, L_0x11d6cf680, L_0x11d6cfdd0, C4<0>, C4<0>;
L_0x11d6d0430 .functor AND 1, L_0x11d6cfbb0, L_0x11d6d00e0, C4<1>, C4<1>;
L_0x11d6d0990 .functor OR 1, L_0x11d6d02d0, L_0x11d6d0600, C4<0>, C4<0>;
L_0x11d6cea10 .functor OR 1, L_0x11d6d0d80, L_0x11d6d1030, C4<0>, C4<0>;
L_0x11d6d1360 .functor AND 1, L_0x11d6d0850, L_0x11d6cea10, C4<1>, C4<1>;
L_0x11d6d1560 .functor OR 1, L_0x11d6d11f0, L_0x11d6d16a0, C4<0>, C4<0>;
L_0x11d6d19f0 .functor OR 1, L_0x11d6d1560, L_0x11d6d18d0, C4<0>, C4<0>;
L_0x11d6d1450 .functor AND 1, L_0x11d6cdef0, L_0x11d6d19f0, C4<1>, C4<1>;
L_0x11d6d1780 .functor AND 1, L_0x11d6cdef0, L_0x11d6d1be0, C4<1>, C4<1>;
L_0x11d6d1aa0 .functor AND 1, L_0x11d6cdef0, L_0x11d6cfcb0, C4<1>, C4<1>;
L_0x11d6d26a0 .functor AND 1, v0x11d6cadc0_0, v0x11d6ccc00_0, C4<1>, C4<1>;
L_0x11d6d2710 .functor AND 1, L_0x11d6d26a0, L_0x11d6cf240, C4<1>, C4<1>;
L_0x11d6d2840 .functor OR 1, L_0x11d6cfec0, L_0x11d6d0430, C4<0>, C4<0>;
L_0x11d6d3600 .functor BUFZ 32, L_0x11d6d31f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11d6d36f0 .functor BUFZ 32, L_0x11d6d34a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11d6d4660 .functor AND 1, v0x11d6cd0c0_0, L_0x11d6d1450, C4<1>, C4<1>;
L_0x11d6d46d0 .functor AND 1, L_0x11d6d4660, v0x11d6cadc0_0, C4<1>, C4<1>;
L_0x11d6d2f10 .functor AND 1, L_0x11d6d46d0, L_0x11d6d48b0, C4<1>, C4<1>;
L_0x11d6d4b90 .functor AND 1, v0x11d6cadc0_0, v0x11d6ccc00_0, C4<1>, C4<1>;
L_0x11d6d4ce0 .functor AND 1, L_0x11d6d4b90, L_0x11d6cf410, C4<1>, C4<1>;
L_0x11d6d4950 .functor OR 1, L_0x11d6d4d90, L_0x11d6d4e30, C4<0>, C4<0>;
L_0x11d6d51e0 .functor AND 1, L_0x11d6d4950, L_0x11d6d4a40, C4<1>, C4<1>;
L_0x11d6d5250 .functor OR 1, L_0x11d6ceaf0, L_0x11d6d51e0, C4<0>, C4<0>;
L_0x11d6d5c10 .functor BUFZ 1, v0x11d6cadc0_0, C4<0>, C4<0>, C4<0>;
L_0x11d6d5d40 .functor BUFZ 32, v0x11d6cae50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11d6c6090_0 .net *"_ivl_100", 31 0, L_0x11d6d0040;  1 drivers
L_0x1200884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c6120_0 .net *"_ivl_103", 25 0, L_0x1200884d8;  1 drivers
L_0x120088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c61b0_0 .net/2u *"_ivl_104", 31 0, L_0x120088520;  1 drivers
v0x11d6c6240_0 .net *"_ivl_106", 0 0, L_0x11d6cfbb0;  1 drivers
v0x11d6c62d0_0 .net *"_ivl_109", 5 0, L_0x11d6d0230;  1 drivers
L_0x120088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x11d6c6370_0 .net/2u *"_ivl_110", 5 0, L_0x120088568;  1 drivers
v0x11d6c6420_0 .net *"_ivl_112", 0 0, L_0x11d6d00e0;  1 drivers
v0x11d6c64c0_0 .net *"_ivl_116", 31 0, L_0x11d6d0560;  1 drivers
L_0x1200885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c6570_0 .net *"_ivl_119", 25 0, L_0x1200885b0;  1 drivers
L_0x1200880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x11d6c6680_0 .net/2u *"_ivl_12", 5 0, L_0x1200880a0;  1 drivers
L_0x1200885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11d6c6730_0 .net/2u *"_ivl_120", 31 0, L_0x1200885f8;  1 drivers
v0x11d6c67e0_0 .net *"_ivl_122", 0 0, L_0x11d6d02d0;  1 drivers
v0x11d6c6880_0 .net *"_ivl_124", 31 0, L_0x11d6d0770;  1 drivers
L_0x120088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c6930_0 .net *"_ivl_127", 25 0, L_0x120088640;  1 drivers
L_0x120088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11d6c69e0_0 .net/2u *"_ivl_128", 31 0, L_0x120088688;  1 drivers
v0x11d6c6a90_0 .net *"_ivl_130", 0 0, L_0x11d6d0600;  1 drivers
v0x11d6c6b30_0 .net *"_ivl_134", 31 0, L_0x11d6d0ae0;  1 drivers
L_0x1200886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c6cc0_0 .net *"_ivl_137", 25 0, L_0x1200886d0;  1 drivers
L_0x120088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c6d50_0 .net/2u *"_ivl_138", 31 0, L_0x120088718;  1 drivers
v0x11d6c6e00_0 .net *"_ivl_140", 0 0, L_0x11d6d0850;  1 drivers
v0x11d6c6ea0_0 .net *"_ivl_143", 5 0, L_0x11d6d0e90;  1 drivers
L_0x120088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x11d6c6f50_0 .net/2u *"_ivl_144", 5 0, L_0x120088760;  1 drivers
v0x11d6c7000_0 .net *"_ivl_146", 0 0, L_0x11d6d0d80;  1 drivers
v0x11d6c70a0_0 .net *"_ivl_149", 5 0, L_0x11d6d1150;  1 drivers
L_0x1200887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x11d6c7150_0 .net/2u *"_ivl_150", 5 0, L_0x1200887a8;  1 drivers
v0x11d6c7200_0 .net *"_ivl_152", 0 0, L_0x11d6d1030;  1 drivers
v0x11d6c72a0_0 .net *"_ivl_155", 0 0, L_0x11d6cea10;  1 drivers
v0x11d6c7340_0 .net *"_ivl_159", 1 0, L_0x11d6d14c0;  1 drivers
L_0x1200880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x11d6c73f0_0 .net/2u *"_ivl_16", 5 0, L_0x1200880e8;  1 drivers
L_0x1200887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x11d6c74a0_0 .net/2u *"_ivl_160", 1 0, L_0x1200887f0;  1 drivers
v0x11d6c7550_0 .net *"_ivl_162", 0 0, L_0x11d6d11f0;  1 drivers
L_0x120088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x11d6c75f0_0 .net/2u *"_ivl_164", 5 0, L_0x120088838;  1 drivers
v0x11d6c76a0_0 .net *"_ivl_166", 0 0, L_0x11d6d16a0;  1 drivers
v0x11d6c6bd0_0 .net *"_ivl_169", 0 0, L_0x11d6d1560;  1 drivers
L_0x120088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x11d6c7930_0 .net/2u *"_ivl_170", 5 0, L_0x120088880;  1 drivers
v0x11d6c79c0_0 .net *"_ivl_172", 0 0, L_0x11d6d18d0;  1 drivers
v0x11d6c7a50_0 .net *"_ivl_175", 0 0, L_0x11d6d19f0;  1 drivers
L_0x1200888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x11d6c7ae0_0 .net/2u *"_ivl_178", 5 0, L_0x1200888c8;  1 drivers
v0x11d6c7b80_0 .net *"_ivl_180", 0 0, L_0x11d6d1be0;  1 drivers
L_0x120088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x11d6c7c20_0 .net/2u *"_ivl_184", 5 0, L_0x120088910;  1 drivers
v0x11d6c7cd0_0 .net *"_ivl_186", 0 0, L_0x11d6cfcb0;  1 drivers
L_0x120088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x11d6c7d70_0 .net/2u *"_ivl_194", 4 0, L_0x120088958;  1 drivers
v0x11d6c7e20_0 .net *"_ivl_197", 4 0, L_0x11d6d22d0;  1 drivers
v0x11d6c7ed0_0 .net *"_ivl_199", 4 0, L_0x11d6d2160;  1 drivers
v0x11d6c7f80_0 .net *"_ivl_20", 31 0, L_0x11d6ce260;  1 drivers
v0x11d6c8030_0 .net *"_ivl_200", 4 0, L_0x11d6d2200;  1 drivers
v0x11d6c80e0_0 .net *"_ivl_205", 0 0, L_0x11d6d26a0;  1 drivers
v0x11d6c8180_0 .net *"_ivl_209", 0 0, L_0x11d6d2840;  1 drivers
L_0x1200889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11d6c8220_0 .net/2u *"_ivl_210", 31 0, L_0x1200889a0;  1 drivers
v0x11d6c82d0_0 .net *"_ivl_212", 31 0, L_0x11d6d1830;  1 drivers
v0x11d6c8380_0 .net *"_ivl_214", 31 0, L_0x11d6d2370;  1 drivers
v0x11d6c8430_0 .net *"_ivl_216", 31 0, L_0x11d6d2be0;  1 drivers
v0x11d6c84e0_0 .net *"_ivl_218", 31 0, L_0x11d6d2aa0;  1 drivers
v0x11d6c8590_0 .net *"_ivl_227", 0 0, L_0x11d6d4660;  1 drivers
v0x11d6c8630_0 .net *"_ivl_229", 0 0, L_0x11d6d46d0;  1 drivers
L_0x120088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c86d0_0 .net *"_ivl_23", 25 0, L_0x120088130;  1 drivers
v0x11d6c8780_0 .net *"_ivl_230", 31 0, L_0x11d6d4810;  1 drivers
L_0x120088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c8830_0 .net *"_ivl_233", 30 0, L_0x120088ac0;  1 drivers
L_0x120088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11d6c88e0_0 .net/2u *"_ivl_234", 31 0, L_0x120088b08;  1 drivers
v0x11d6c8990_0 .net *"_ivl_236", 0 0, L_0x11d6d48b0;  1 drivers
L_0x120088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11d6c8a30_0 .net/2u *"_ivl_24", 31 0, L_0x120088178;  1 drivers
v0x11d6c8ae0_0 .net *"_ivl_241", 0 0, L_0x11d6d4b90;  1 drivers
L_0x120088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x11d6c8b80_0 .net/2u *"_ivl_244", 5 0, L_0x120088b50;  1 drivers
L_0x120088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x11d6c8c30_0 .net/2u *"_ivl_248", 5 0, L_0x120088b98;  1 drivers
v0x11d6c8ce0_0 .net *"_ivl_255", 0 0, L_0x11d6d4a40;  1 drivers
v0x11d6c7740_0 .net *"_ivl_257", 0 0, L_0x11d6d51e0;  1 drivers
v0x11d6c77e0_0 .net *"_ivl_26", 0 0, L_0x11d6ce400;  1 drivers
v0x11d6c7880_0 .net *"_ivl_261", 15 0, L_0x11d6d5680;  1 drivers
v0x11d6c8d70_0 .net *"_ivl_262", 17 0, L_0x11d6d4f10;  1 drivers
L_0x120088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11d6c8e20_0 .net *"_ivl_265", 1 0, L_0x120088c28;  1 drivers
v0x11d6c8ed0_0 .net *"_ivl_268", 15 0, L_0x11d6d5930;  1 drivers
L_0x120088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11d6c8f80_0 .net *"_ivl_270", 1 0, L_0x120088c70;  1 drivers
v0x11d6c9030_0 .net *"_ivl_273", 0 0, L_0x11d6d5860;  1 drivers
L_0x120088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x11d6c90e0_0 .net/2u *"_ivl_274", 13 0, L_0x120088cb8;  1 drivers
L_0x120088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c9190_0 .net/2u *"_ivl_276", 13 0, L_0x120088d00;  1 drivers
v0x11d6c9240_0 .net *"_ivl_278", 13 0, L_0x11d6d59d0;  1 drivers
v0x11d6c92f0_0 .net *"_ivl_28", 31 0, L_0x11d6ce520;  1 drivers
L_0x1200881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c93a0_0 .net *"_ivl_31", 25 0, L_0x1200881c0;  1 drivers
L_0x120088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11d6c9450_0 .net/2u *"_ivl_32", 31 0, L_0x120088208;  1 drivers
v0x11d6c9500_0 .net *"_ivl_34", 0 0, L_0x11d6ce610;  1 drivers
v0x11d6c95a0_0 .net *"_ivl_4", 31 0, L_0x11d6cddc0;  1 drivers
v0x11d6c9650_0 .net *"_ivl_41", 2 0, L_0x11d6ce8f0;  1 drivers
L_0x120088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x11d6c9700_0 .net/2u *"_ivl_42", 2 0, L_0x120088250;  1 drivers
v0x11d6c97b0_0 .net *"_ivl_47", 2 0, L_0x11d6cebd0;  1 drivers
L_0x120088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x11d6c9860_0 .net/2u *"_ivl_48", 2 0, L_0x120088298;  1 drivers
v0x11d6c9910_0 .net *"_ivl_53", 0 0, L_0x11d6cedc0;  1 drivers
v0x11d6c99b0_0 .net *"_ivl_55", 0 0, L_0x11d6cec70;  1 drivers
v0x11d6c9a50_0 .net *"_ivl_57", 0 0, L_0x11d6cef40;  1 drivers
v0x11d6c9af0_0 .net *"_ivl_59", 0 0, L_0x11d6cf070;  1 drivers
v0x11d6c9b90_0 .net *"_ivl_61", 0 0, L_0x11d6cf190;  1 drivers
v0x11d6c9c30_0 .net *"_ivl_65", 2 0, L_0x11d6cf350;  1 drivers
L_0x1200882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x11d6c9ce0_0 .net/2u *"_ivl_66", 2 0, L_0x1200882e0;  1 drivers
L_0x120088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c9d90_0 .net *"_ivl_7", 25 0, L_0x120088010;  1 drivers
v0x11d6c9e40_0 .net *"_ivl_70", 31 0, L_0x11d6cf5e0;  1 drivers
L_0x120088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c9ef0_0 .net *"_ivl_73", 25 0, L_0x120088328;  1 drivers
L_0x120088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11d6c9fa0_0 .net/2u *"_ivl_74", 31 0, L_0x120088370;  1 drivers
v0x11d6ca050_0 .net *"_ivl_76", 0 0, L_0x11d6cf680;  1 drivers
v0x11d6ca0f0_0 .net *"_ivl_78", 31 0, L_0x11d6cf840;  1 drivers
L_0x120088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6ca1a0_0 .net/2u *"_ivl_8", 31 0, L_0x120088058;  1 drivers
L_0x1200883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6ca250_0 .net *"_ivl_81", 25 0, L_0x1200883b8;  1 drivers
L_0x120088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11d6ca300_0 .net/2u *"_ivl_82", 31 0, L_0x120088400;  1 drivers
v0x11d6ca3b0_0 .net *"_ivl_84", 0 0, L_0x11d6cf8e0;  1 drivers
v0x11d6ca450_0 .net *"_ivl_87", 0 0, L_0x11d6cf7a0;  1 drivers
v0x11d6ca500_0 .net *"_ivl_88", 31 0, L_0x11d6cfab0;  1 drivers
L_0x120088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6ca5b0_0 .net *"_ivl_91", 30 0, L_0x120088448;  1 drivers
L_0x120088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11d6ca660_0 .net/2u *"_ivl_92", 31 0, L_0x120088490;  1 drivers
v0x11d6ca710_0 .net *"_ivl_94", 0 0, L_0x11d6cfa00;  1 drivers
v0x11d6ca7b0_0 .net *"_ivl_97", 0 0, L_0x11d6cfdd0;  1 drivers
v0x11d6ca850_0 .net "active", 0 0, L_0x11d6d5c10;  alias, 1 drivers
v0x11d6ca8f0_0 .net "alu_op1", 31 0, L_0x11d6d3600;  1 drivers
v0x11d6ca990_0 .net "alu_op2", 31 0, L_0x11d6d36f0;  1 drivers
v0x11d6caa30_0 .net "alui_instr", 0 0, L_0x11d6cece0;  1 drivers
v0x11d6caad0_0 .net "b_flag", 0 0, v0x11d6c1bb0_0;  1 drivers
v0x11d6cab80_0 .net "b_imm", 17 0, L_0x11d6d5740;  1 drivers
v0x11d6cac10_0 .net "b_offset", 31 0, L_0x11d6d5b30;  1 drivers
v0x11d6caca0_0 .net "clk", 0 0, v0x11d6ccfb0_0;  1 drivers
v0x11d6cad30_0 .net "clk_enable", 0 0, v0x11d6cd0c0_0;  1 drivers
v0x11d6cadc0_0 .var "cpu_active", 0 0;
v0x11d6cae50_0 .var "curr_addr", 31 0;
v0x11d6caee0_0 .var "data_address", 31 0;
v0x11d6caf80_0 .net "data_read", 0 0, L_0x11d6d5250;  alias, 1 drivers
v0x11d6cb020_0 .net "data_readdata", 31 0, v0x11d6cd270_0;  1 drivers
v0x11d6cb100_0 .net "data_write", 0 0, L_0x11d6d4ce0;  alias, 1 drivers
v0x11d6cb1a0_0 .net "data_writedata", 31 0, v0x11d6c3cf0_0;  alias, 1 drivers
v0x11d6cb240_0 .var "delay_slot", 31 0;
v0x11d6cb2e0_0 .net "effective_addr", 31 0, v0x11d6c1f70_0;  1 drivers
v0x11d6cb380_0 .net "funct_code", 5 0, L_0x11d6cdd20;  1 drivers
v0x11d6cb430_0 .net "hi_out", 31 0, v0x11d6c40b0_0;  1 drivers
v0x11d6cb4f0_0 .net "hl_reg_enable", 0 0, L_0x11d6d2f10;  1 drivers
v0x11d6cb5c0_0 .net "instr_address", 31 0, L_0x11d6d5d40;  alias, 1 drivers
v0x11d6cb660_0 .net "instr_opcode", 5 0, L_0x11d6cdbc0;  1 drivers
v0x11d6cb700_0 .net "instr_readdata", 31 0, v0x11d6cd570_0;  1 drivers
v0x11d6cb7d0_0 .net "j_imm", 0 0, L_0x11d6d0990;  1 drivers
v0x11d6cb870_0 .net "j_reg", 0 0, L_0x11d6d1360;  1 drivers
v0x11d6cb910_0 .net "link_const", 0 0, L_0x11d6cfec0;  1 drivers
v0x11d6cb9b0_0 .net "link_reg", 0 0, L_0x11d6d0430;  1 drivers
v0x11d6cba50_0 .net "lo_out", 31 0, v0x11d6c47e0_0;  1 drivers
v0x11d6cbaf0_0 .net "load_data", 31 0, v0x11d6c3060_0;  1 drivers
v0x11d6cbba0_0 .net "load_instr", 0 0, L_0x11d6ceaf0;  1 drivers
v0x11d6cbc30_0 .net "lw", 0 0, L_0x11d6ce010;  1 drivers
v0x11d6cbcd0_0 .net "mfhi", 0 0, L_0x11d6d1780;  1 drivers
v0x11d6cbd70_0 .net "mflo", 0 0, L_0x11d6d1aa0;  1 drivers
v0x11d6cbe10_0 .net "movefrom", 0 0, L_0x11d6ce750;  1 drivers
v0x11d6cbeb0_0 .net "muldiv", 0 0, L_0x11d6d1450;  1 drivers
v0x11d6cbf50_0 .var "next_delay_slot", 31 0;
v0x11d6cc000_0 .net "partial_store", 0 0, L_0x11d6d4950;  1 drivers
v0x11d6cc0a0_0 .net "r_format", 0 0, L_0x11d6cdef0;  1 drivers
v0x11d6cc140_0 .net "reg_a_read_data", 31 0, L_0x11d6d31f0;  1 drivers
v0x11d6cc200_0 .net "reg_a_read_index", 4 0, L_0x11d6d2080;  1 drivers
v0x11d6cc2b0_0 .net "reg_b_read_data", 31 0, L_0x11d6d34a0;  1 drivers
v0x11d6cc340_0 .net "reg_b_read_index", 4 0, L_0x11d6d1cc0;  1 drivers
v0x11d6cc400_0 .net "reg_dst", 0 0, L_0x11d6ce840;  1 drivers
v0x11d6cc490_0 .net "reg_write", 0 0, L_0x11d6cf240;  1 drivers
v0x11d6cc530_0 .net "reg_write_data", 31 0, L_0x11d6d2e70;  1 drivers
v0x11d6cc5f0_0 .net "reg_write_enable", 0 0, L_0x11d6d2710;  1 drivers
v0x11d6cc6a0_0 .net "reg_write_index", 4 0, L_0x11d6d2540;  1 drivers
v0x11d6cc750_0 .net "register_v0", 31 0, L_0x11d6d3590;  alias, 1 drivers
v0x11d6cc800_0 .net "reset", 0 0, v0x11d6cd6d0_0;  1 drivers
v0x11d6cc890_0 .net "result", 31 0, v0x11d6c23c0_0;  1 drivers
v0x11d6cc940_0 .net "result_hi", 31 0, v0x11d6c1d60_0;  1 drivers
v0x11d6cca10_0 .net "result_lo", 31 0, v0x11d6c1ec0_0;  1 drivers
v0x11d6ccae0_0 .net "sb", 0 0, L_0x11d6d4d90;  1 drivers
v0x11d6ccb70_0 .net "sh", 0 0, L_0x11d6d4e30;  1 drivers
v0x11d6ccc00_0 .var "state", 0 0;
v0x11d6ccca0_0 .net "store_instr", 0 0, L_0x11d6cf410;  1 drivers
v0x11d6ccd40_0 .net "sw", 0 0, L_0x11d6ce180;  1 drivers
E_0x11d6c0be0/0 .event edge, v0x11d6c1bb0_0, v0x11d6cb240_0, v0x11d6cac10_0, v0x11d6cb7d0_0;
E_0x11d6c0be0/1 .event edge, v0x11d6c1e10_0, v0x11d6cb870_0, v0x11d6c54a0_0;
E_0x11d6c0be0 .event/or E_0x11d6c0be0/0, E_0x11d6c0be0/1;
E_0x11d6c12f0 .event edge, v0x11d6c39d0_0, v0x11d6c1f70_0;
L_0x11d6cdbc0 .part v0x11d6cd570_0, 26, 6;
L_0x11d6cdd20 .part v0x11d6cd570_0, 0, 6;
L_0x11d6cddc0 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x120088010;
L_0x11d6cdef0 .cmp/eq 32, L_0x11d6cddc0, L_0x120088058;
L_0x11d6ce010 .cmp/eq 6, L_0x11d6cdbc0, L_0x1200880a0;
L_0x11d6ce180 .cmp/eq 6, L_0x11d6cdbc0, L_0x1200880e8;
L_0x11d6ce260 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x120088130;
L_0x11d6ce400 .cmp/eq 32, L_0x11d6ce260, L_0x120088178;
L_0x11d6ce520 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x1200881c0;
L_0x11d6ce610 .cmp/eq 32, L_0x11d6ce520, L_0x120088208;
L_0x11d6ce8f0 .part L_0x11d6cdbc0, 3, 3;
L_0x11d6ceaf0 .cmp/eq 3, L_0x11d6ce8f0, L_0x120088250;
L_0x11d6cebd0 .part L_0x11d6cdbc0, 3, 3;
L_0x11d6cece0 .cmp/eq 3, L_0x11d6cebd0, L_0x120088298;
L_0x11d6cedc0 .reduce/nor L_0x11d6d1450;
L_0x11d6cf350 .part L_0x11d6cdbc0, 3, 3;
L_0x11d6cf410 .cmp/eq 3, L_0x11d6cf350, L_0x1200882e0;
L_0x11d6cf5e0 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x120088328;
L_0x11d6cf680 .cmp/eq 32, L_0x11d6cf5e0, L_0x120088370;
L_0x11d6cf840 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x1200883b8;
L_0x11d6cf8e0 .cmp/eq 32, L_0x11d6cf840, L_0x120088400;
L_0x11d6cf7a0 .part v0x11d6cd570_0, 20, 1;
L_0x11d6cfab0 .concat [ 1 31 0 0], L_0x11d6cf7a0, L_0x120088448;
L_0x11d6cfa00 .cmp/eq 32, L_0x11d6cfab0, L_0x120088490;
L_0x11d6d0040 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x1200884d8;
L_0x11d6cfbb0 .cmp/eq 32, L_0x11d6d0040, L_0x120088520;
L_0x11d6d0230 .part v0x11d6cd570_0, 0, 6;
L_0x11d6d00e0 .cmp/eq 6, L_0x11d6d0230, L_0x120088568;
L_0x11d6d0560 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x1200885b0;
L_0x11d6d02d0 .cmp/eq 32, L_0x11d6d0560, L_0x1200885f8;
L_0x11d6d0770 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x120088640;
L_0x11d6d0600 .cmp/eq 32, L_0x11d6d0770, L_0x120088688;
L_0x11d6d0ae0 .concat [ 6 26 0 0], L_0x11d6cdbc0, L_0x1200886d0;
L_0x11d6d0850 .cmp/eq 32, L_0x11d6d0ae0, L_0x120088718;
L_0x11d6d0e90 .part v0x11d6cd570_0, 0, 6;
L_0x11d6d0d80 .cmp/eq 6, L_0x11d6d0e90, L_0x120088760;
L_0x11d6d1150 .part v0x11d6cd570_0, 0, 6;
L_0x11d6d1030 .cmp/eq 6, L_0x11d6d1150, L_0x1200887a8;
L_0x11d6d14c0 .part L_0x11d6cdd20, 3, 2;
L_0x11d6d11f0 .cmp/eq 2, L_0x11d6d14c0, L_0x1200887f0;
L_0x11d6d16a0 .cmp/eq 6, L_0x11d6cdd20, L_0x120088838;
L_0x11d6d18d0 .cmp/eq 6, L_0x11d6cdd20, L_0x120088880;
L_0x11d6d1be0 .cmp/eq 6, L_0x11d6cdd20, L_0x1200888c8;
L_0x11d6cfcb0 .cmp/eq 6, L_0x11d6cdd20, L_0x120088910;
L_0x11d6d2080 .part v0x11d6cd570_0, 21, 5;
L_0x11d6d1cc0 .part v0x11d6cd570_0, 16, 5;
L_0x11d6d22d0 .part v0x11d6cd570_0, 11, 5;
L_0x11d6d2160 .part v0x11d6cd570_0, 16, 5;
L_0x11d6d2200 .functor MUXZ 5, L_0x11d6d2160, L_0x11d6d22d0, L_0x11d6ce840, C4<>;
L_0x11d6d2540 .functor MUXZ 5, L_0x11d6d2200, L_0x120088958, L_0x11d6cfec0, C4<>;
L_0x11d6d1830 .arith/sum 32, v0x11d6cb240_0, L_0x1200889a0;
L_0x11d6d2370 .functor MUXZ 32, v0x11d6c23c0_0, v0x11d6c3060_0, L_0x11d6ceaf0, C4<>;
L_0x11d6d2be0 .functor MUXZ 32, L_0x11d6d2370, v0x11d6c47e0_0, L_0x11d6d1aa0, C4<>;
L_0x11d6d2aa0 .functor MUXZ 32, L_0x11d6d2be0, v0x11d6c40b0_0, L_0x11d6d1780, C4<>;
L_0x11d6d2e70 .functor MUXZ 32, L_0x11d6d2aa0, L_0x11d6d1830, L_0x11d6d2840, C4<>;
L_0x11d6d4810 .concat [ 1 31 0 0], v0x11d6ccc00_0, L_0x120088ac0;
L_0x11d6d48b0 .cmp/eq 32, L_0x11d6d4810, L_0x120088b08;
L_0x11d6d4d90 .cmp/eq 6, L_0x11d6cdbc0, L_0x120088b50;
L_0x11d6d4e30 .cmp/eq 6, L_0x11d6cdbc0, L_0x120088b98;
L_0x11d6d4a40 .reduce/nor v0x11d6ccc00_0;
L_0x11d6d5680 .part v0x11d6cd570_0, 0, 16;
L_0x11d6d4f10 .concat [ 16 2 0 0], L_0x11d6d5680, L_0x120088c28;
L_0x11d6d5930 .part L_0x11d6d4f10, 0, 16;
L_0x11d6d5740 .concat [ 2 16 0 0], L_0x120088c70, L_0x11d6d5930;
L_0x11d6d5860 .part L_0x11d6d5740, 17, 1;
L_0x11d6d59d0 .functor MUXZ 14, L_0x120088d00, L_0x120088cb8, L_0x11d6d5860, C4<>;
L_0x11d6d5b30 .concat [ 18 14 0 0], L_0x11d6d5740, L_0x11d6d59d0;
S_0x11d6c1320 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x11d6c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x11d6c1680_0 .net *"_ivl_10", 15 0, L_0x11d6d3ff0;  1 drivers
L_0x120088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11d6c1740_0 .net/2u *"_ivl_14", 15 0, L_0x120088a78;  1 drivers
v0x11d6c17f0_0 .net *"_ivl_17", 15 0, L_0x11d6d4130;  1 drivers
v0x11d6c18b0_0 .net *"_ivl_5", 0 0, L_0x11d6d3940;  1 drivers
v0x11d6c1960_0 .net *"_ivl_6", 15 0, L_0x11d6d0f30;  1 drivers
v0x11d6c1a50_0 .net *"_ivl_9", 15 0, L_0x11d6d3cf0;  1 drivers
v0x11d6c1b00_0 .net "addr_rt", 4 0, L_0x11d6d43a0;  1 drivers
v0x11d6c1bb0_0 .var "b_flag", 0 0;
v0x11d6c1c50_0 .net "funct", 5 0, L_0x11d6d2930;  1 drivers
v0x11d6c1d60_0 .var "hi", 31 0;
v0x11d6c1e10_0 .net "instructionword", 31 0, v0x11d6cd570_0;  alias, 1 drivers
v0x11d6c1ec0_0 .var "lo", 31 0;
v0x11d6c1f70_0 .var "memaddroffset", 31 0;
v0x11d6c2020_0 .var "multresult", 63 0;
v0x11d6c20d0_0 .net "op1", 31 0, L_0x11d6d3600;  alias, 1 drivers
v0x11d6c2180_0 .net "op2", 31 0, L_0x11d6d36f0;  alias, 1 drivers
v0x11d6c2230_0 .net "opcode", 5 0, L_0x11d6d38a0;  1 drivers
v0x11d6c23c0_0 .var "result", 31 0;
v0x11d6c2450_0 .net "shamt", 4 0, L_0x11d6d4300;  1 drivers
v0x11d6c2500_0 .net/s "sign_op1", 31 0, L_0x11d6d3600;  alias, 1 drivers
v0x11d6c25c0_0 .net/s "sign_op2", 31 0, L_0x11d6d36f0;  alias, 1 drivers
v0x11d6c2650_0 .net "simmediatedata", 31 0, L_0x11d6d4090;  1 drivers
v0x11d6c26e0_0 .net "simmediatedatas", 31 0, L_0x11d6d4090;  alias, 1 drivers
v0x11d6c2770_0 .net "uimmediatedata", 31 0, L_0x11d6d41d0;  1 drivers
v0x11d6c2800_0 .net "unsign_op1", 31 0, L_0x11d6d3600;  alias, 1 drivers
v0x11d6c28d0_0 .net "unsign_op2", 31 0, L_0x11d6d36f0;  alias, 1 drivers
v0x11d6c29b0_0 .var "unsigned_result", 31 0;
E_0x11d6c15f0/0 .event edge, v0x11d6c2230_0, v0x11d6c20d0_0, v0x11d6c2650_0, v0x11d6c1c50_0;
E_0x11d6c15f0/1 .event edge, v0x11d6c2180_0, v0x11d6c2450_0, v0x11d6c2020_0, v0x11d6c1b00_0;
E_0x11d6c15f0/2 .event edge, v0x11d6c2770_0, v0x11d6c29b0_0;
E_0x11d6c15f0 .event/or E_0x11d6c15f0/0, E_0x11d6c15f0/1, E_0x11d6c15f0/2;
L_0x11d6d38a0 .part v0x11d6cd570_0, 26, 6;
L_0x11d6d2930 .part v0x11d6cd570_0, 0, 6;
L_0x11d6d3940 .part v0x11d6cd570_0, 15, 1;
LS_0x11d6d0f30_0_0 .concat [ 1 1 1 1], L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940;
LS_0x11d6d0f30_0_4 .concat [ 1 1 1 1], L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940;
LS_0x11d6d0f30_0_8 .concat [ 1 1 1 1], L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940;
LS_0x11d6d0f30_0_12 .concat [ 1 1 1 1], L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940, L_0x11d6d3940;
L_0x11d6d0f30 .concat [ 4 4 4 4], LS_0x11d6d0f30_0_0, LS_0x11d6d0f30_0_4, LS_0x11d6d0f30_0_8, LS_0x11d6d0f30_0_12;
L_0x11d6d3cf0 .part v0x11d6cd570_0, 0, 16;
L_0x11d6d3ff0 .concat [ 16 0 0 0], L_0x11d6d3cf0;
L_0x11d6d4090 .concat [ 16 16 0 0], L_0x11d6d3ff0, L_0x11d6d0f30;
L_0x11d6d4130 .part v0x11d6cd570_0, 0, 16;
L_0x11d6d41d0 .concat [ 16 16 0 0], L_0x11d6d4130, L_0x120088a78;
L_0x11d6d4300 .part v0x11d6cd570_0, 6, 5;
L_0x11d6d43a0 .part v0x11d6cd570_0, 16, 5;
S_0x11d6c2b00 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x11d6c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x11d6c2da0_0 .net "address", 31 0, v0x11d6c1f70_0;  alias, 1 drivers
v0x11d6c2e50_0 .net "datafromMem", 31 0, v0x11d6cd270_0;  alias, 1 drivers
v0x11d6c2ef0_0 .net "instr_word", 31 0, v0x11d6cd570_0;  alias, 1 drivers
v0x11d6c2fc0_0 .net "opcode", 5 0, L_0x11d6d44a0;  1 drivers
v0x11d6c3060_0 .var "out_transformed", 31 0;
v0x11d6c3150_0 .net "regword", 31 0, L_0x11d6d34a0;  alias, 1 drivers
v0x11d6c3200_0 .net "whichbyte", 1 0, L_0x11d6d4540;  1 drivers
E_0x11d6c2d40/0 .event edge, v0x11d6c2fc0_0, v0x11d6c2e50_0, v0x11d6c3200_0, v0x11d6c1e10_0;
E_0x11d6c2d40/1 .event edge, v0x11d6c3150_0;
E_0x11d6c2d40 .event/or E_0x11d6c2d40/0, E_0x11d6c2d40/1;
L_0x11d6d44a0 .part v0x11d6cd570_0, 26, 6;
L_0x11d6d4540 .part v0x11d6c1f70_0, 0, 2;
S_0x11d6c3330 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x11d6c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x11d6c35d0_0 .net *"_ivl_1", 1 0, L_0x11d6d5440;  1 drivers
L_0x120088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11d6c3690_0 .net *"_ivl_5", 0 0, L_0x120088be0;  1 drivers
v0x11d6c3740_0 .net "bytenum", 2 0, L_0x11d6d50f0;  1 drivers
v0x11d6c3800_0 .net "dataword", 31 0, v0x11d6cd270_0;  alias, 1 drivers
v0x11d6c38c0_0 .net "eff_addr", 31 0, v0x11d6c1f70_0;  alias, 1 drivers
v0x11d6c39d0_0 .net "opcode", 5 0, L_0x11d6cdbc0;  alias, 1 drivers
v0x11d6c3a60_0 .net "regbyte", 7 0, L_0x11d6d5520;  1 drivers
v0x11d6c3b10_0 .net "reghalfword", 15 0, L_0x11d6d55c0;  1 drivers
v0x11d6c3bc0_0 .net "regword", 31 0, L_0x11d6d34a0;  alias, 1 drivers
v0x11d6c3cf0_0 .var "storedata", 31 0;
E_0x11d6c3570/0 .event edge, v0x11d6c39d0_0, v0x11d6c3150_0, v0x11d6c3740_0, v0x11d6c3a60_0;
E_0x11d6c3570/1 .event edge, v0x11d6c2e50_0, v0x11d6c3b10_0;
E_0x11d6c3570 .event/or E_0x11d6c3570/0, E_0x11d6c3570/1;
L_0x11d6d5440 .part v0x11d6c1f70_0, 0, 2;
L_0x11d6d50f0 .concat [ 2 1 0 0], L_0x11d6d5440, L_0x120088be0;
L_0x11d6d5520 .part L_0x11d6d34a0, 0, 8;
L_0x11d6d55c0 .part L_0x11d6d34a0, 0, 16;
S_0x11d6c3dc0 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x11d6c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x11d6c4000_0 .net "clk", 0 0, v0x11d6ccfb0_0;  alias, 1 drivers
v0x11d6c40b0_0 .var "data", 31 0;
v0x11d6c4160_0 .net "data_in", 31 0, v0x11d6c1d60_0;  alias, 1 drivers
v0x11d6c4230_0 .net "data_out", 31 0, v0x11d6c40b0_0;  alias, 1 drivers
v0x11d6c42d0_0 .net "enable", 0 0, L_0x11d6d2f10;  alias, 1 drivers
v0x11d6c43b0_0 .net "reset", 0 0, v0x11d6cd6d0_0;  alias, 1 drivers
S_0x11d6c44d0 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x11d6c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x11d6c4750_0 .net "clk", 0 0, v0x11d6ccfb0_0;  alias, 1 drivers
v0x11d6c47e0_0 .var "data", 31 0;
v0x11d6c4870_0 .net "data_in", 31 0, v0x11d6c1ec0_0;  alias, 1 drivers
v0x11d6c4940_0 .net "data_out", 31 0, v0x11d6c47e0_0;  alias, 1 drivers
v0x11d6c49e0_0 .net "enable", 0 0, L_0x11d6d2f10;  alias, 1 drivers
v0x11d6c4ab0_0 .net "reset", 0 0, v0x11d6cd6d0_0;  alias, 1 drivers
S_0x11d6c4bc0 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x11d6c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x11d6d31f0 .functor BUFZ 32, L_0x11d6d2d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11d6d34a0 .functor BUFZ 32, L_0x11d6d32e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11d6c5850_2 .array/port v0x11d6c5850, 2;
L_0x11d6d3590 .functor BUFZ 32, v0x11d6c5850_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11d6c4ef0_0 .net *"_ivl_0", 31 0, L_0x11d6d2d80;  1 drivers
v0x11d6c4fb0_0 .net *"_ivl_10", 6 0, L_0x11d6d3380;  1 drivers
L_0x120088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11d6c5050_0 .net *"_ivl_13", 1 0, L_0x120088a30;  1 drivers
v0x11d6c50f0_0 .net *"_ivl_2", 6 0, L_0x11d6d30d0;  1 drivers
L_0x1200889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11d6c51a0_0 .net *"_ivl_5", 1 0, L_0x1200889e8;  1 drivers
v0x11d6c5290_0 .net *"_ivl_8", 31 0, L_0x11d6d32e0;  1 drivers
v0x11d6c5340_0 .net "r_clk", 0 0, v0x11d6ccfb0_0;  alias, 1 drivers
v0x11d6c5410_0 .net "r_clk_enable", 0 0, v0x11d6cd0c0_0;  alias, 1 drivers
v0x11d6c54a0_0 .net "read_data1", 31 0, L_0x11d6d31f0;  alias, 1 drivers
v0x11d6c55b0_0 .net "read_data2", 31 0, L_0x11d6d34a0;  alias, 1 drivers
v0x11d6c5640_0 .net "read_reg1", 4 0, L_0x11d6d2080;  alias, 1 drivers
v0x11d6c56f0_0 .net "read_reg2", 4 0, L_0x11d6d1cc0;  alias, 1 drivers
v0x11d6c57a0_0 .net "register_v0", 31 0, L_0x11d6d3590;  alias, 1 drivers
v0x11d6c5850 .array "registers", 0 31, 31 0;
v0x11d6c5bf0_0 .net "reset", 0 0, v0x11d6cd6d0_0;  alias, 1 drivers
v0x11d6c5cc0_0 .net "write_control", 0 0, L_0x11d6d2710;  alias, 1 drivers
v0x11d6c5d50_0 .net "write_data", 31 0, L_0x11d6d2e70;  alias, 1 drivers
v0x11d6c5ee0_0 .net "write_reg", 4 0, L_0x11d6d2540;  alias, 1 drivers
L_0x11d6d2d80 .array/port v0x11d6c5850, L_0x11d6d30d0;
L_0x11d6d30d0 .concat [ 5 2 0 0], L_0x11d6d2080, L_0x1200889e8;
L_0x11d6d32e0 .array/port v0x11d6c5850, L_0x11d6d3380;
L_0x11d6d3380 .concat [ 5 2 0 0], L_0x11d6d1cc0, L_0x120088a30;
S_0x11d6aa5c0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1200538e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11d6cd7e0_0 .net "clk", 0 0, o0x1200538e0;  0 drivers
v0x11d6cd890_0 .var "curr_addr", 31 0;
o0x120053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x11d6cd930_0 .net "enable", 0 0, o0x120053940;  0 drivers
o0x120053970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11d6cd9c0_0 .net "next_addr", 31 0, o0x120053970;  0 drivers
o0x1200539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11d6cda60_0 .net "reset", 0 0, o0x1200539a0;  0 drivers
E_0x11d6c1140 .event posedge, v0x11d6cd7e0_0;
    .scope S_0x11d6c4bc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11d6c5850, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x11d6c4bc0;
T_1 ;
    %wait E_0x11d6b5fa0;
    %load/vec4 v0x11d6c5bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11d6c5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x11d6c5cc0_0;
    %load/vec4 v0x11d6c5ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x11d6c5d50_0;
    %load/vec4 v0x11d6c5ee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11d6c5850, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11d6c1320;
T_2 ;
    %wait E_0x11d6c15f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %load/vec4 v0x11d6c2230_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c2650_0;
    %add;
    %store/vec4 v0x11d6c1f70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x11d6c2230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x11d6c1c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x11d6c25c0_0;
    %ix/getv 4, v0x11d6c2450_0;
    %shiftl 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x11d6c25c0_0;
    %ix/getv 4, v0x11d6c2450_0;
    %shiftr 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x11d6c25c0_0;
    %ix/getv 4, v0x11d6c2450_0;
    %shiftr/s 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x11d6c25c0_0;
    %load/vec4 v0x11d6c2800_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x11d6c25c0_0;
    %load/vec4 v0x11d6c2800_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x11d6c25c0_0;
    %load/vec4 v0x11d6c2800_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x11d6c2500_0;
    %pad/s 64;
    %load/vec4 v0x11d6c25c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x11d6c2020_0, 0, 64;
    %load/vec4 v0x11d6c2020_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x11d6c1d60_0, 0, 32;
    %load/vec4 v0x11d6c2020_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x11d6c1ec0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x11d6c2800_0;
    %pad/u 64;
    %load/vec4 v0x11d6c28d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x11d6c2020_0, 0, 64;
    %load/vec4 v0x11d6c2020_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x11d6c1d60_0, 0, 32;
    %load/vec4 v0x11d6c2020_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x11d6c1ec0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c25c0_0;
    %mod/s;
    %store/vec4 v0x11d6c1d60_0, 0, 32;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c25c0_0;
    %div/s;
    %store/vec4 v0x11d6c1ec0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %mod;
    %store/vec4 v0x11d6c1d60_0, 0, 32;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %div;
    %store/vec4 v0x11d6c1ec0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x11d6c20d0_0;
    %store/vec4 v0x11d6c1d60_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x11d6c20d0_0;
    %store/vec4 v0x11d6c1ec0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c25c0_0;
    %add;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %add;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %sub;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %and;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %or;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %xor;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %or;
    %inv;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c25c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c28d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x11d6c1b00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x11d6c2500_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x11d6c2500_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x11d6c2500_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x11d6c2500_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c25c0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c2180_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x11d6c2500_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x11d6c2500_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6c1bb0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c2650_0;
    %add;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c2650_0;
    %add;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x11d6c2500_0;
    %load/vec4 v0x11d6c2650_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c26e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c2770_0;
    %and;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c2770_0;
    %or;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x11d6c2800_0;
    %load/vec4 v0x11d6c2770_0;
    %xor;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x11d6c2770_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11d6c29b0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x11d6c29b0_0;
    %store/vec4 v0x11d6c23c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11d6c2b00;
T_3 ;
    %wait E_0x11d6c2d40;
    %load/vec4 v0x11d6c2fc0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x11d6c3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x11d6c3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x11d6c3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x11d6c3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x11d6c2ef0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x11d6c3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x11d6c3150_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x11d6c3150_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x11d6c3150_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x11d6c3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c3150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c3150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x11d6c2e50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x11d6c3150_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3060_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11d6c44d0;
T_4 ;
    %wait E_0x11d6b5fa0;
    %load/vec4 v0x11d6c4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11d6c47e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11d6c49e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x11d6c4870_0;
    %assign/vec4 v0x11d6c47e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11d6c3dc0;
T_5 ;
    %wait E_0x11d6b5fa0;
    %load/vec4 v0x11d6c43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11d6c40b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11d6c42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x11d6c4160_0;
    %assign/vec4 v0x11d6c40b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11d6c3330;
T_6 ;
    %wait E_0x11d6c3570;
    %load/vec4 v0x11d6c39d0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x11d6c3bc0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d6c3cf0_0, 4, 8;
    %load/vec4 v0x11d6c3bc0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d6c3cf0_0, 4, 8;
    %load/vec4 v0x11d6c3bc0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d6c3cf0_0, 4, 8;
    %load/vec4 v0x11d6c3bc0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d6c3cf0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11d6c39d0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x11d6c3740_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x11d6c3a60_0;
    %load/vec4 v0x11d6c3800_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3cf0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x11d6c3800_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x11d6c3a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c3800_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x11d6c3cf0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x11d6c3800_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x11d6c3a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c3800_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3cf0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x11d6c3800_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x11d6c3a60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3cf0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x11d6c39d0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x11d6c3740_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x11d6c3b10_0;
    %load/vec4 v0x11d6c3800_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3cf0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x11d6c3800_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x11d6c3b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c3cf0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11d6c0f60;
T_7 ;
    %wait E_0x11d6c12f0;
    %load/vec4 v0x11d6cb660_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x11d6cb2e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11d6caee0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11d6c0f60;
T_8 ;
    %wait E_0x11d6c0be0;
    %load/vec4 v0x11d6caad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x11d6cb240_0;
    %load/vec4 v0x11d6cac10_0;
    %add;
    %store/vec4 v0x11d6cbf50_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x11d6cb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x11d6cb240_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11d6cb700_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11d6cbf50_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x11d6cb870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x11d6cc140_0;
    %store/vec4 v0x11d6cbf50_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x11d6cb240_0;
    %addi 4, 0, 32;
    %store/vec4 v0x11d6cbf50_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11d6c0f60;
T_9 ;
    %wait E_0x11d6b5fa0;
    %load/vec4 v0x11d6cad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11d6cc800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11d6cae50_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x11d6cb240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11d6cadc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11d6ccc00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x11d6cadc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x11d6ccc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11d6ccc00_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x11d6ccc00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11d6ccc00_0, 0;
    %load/vec4 v0x11d6cb240_0;
    %assign/vec4 v0x11d6cae50_0, 0;
    %load/vec4 v0x11d6cbf50_0;
    %assign/vec4 v0x11d6cb240_0, 0;
    %load/vec4 v0x11d6cae50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11d6cadc0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11d6c0f60;
T_10 ;
    %wait E_0x11d6b5fa0;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x11d6cc800_0, v0x11d6cad30_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x11d6cb700_0, v0x11d6ca850_0, v0x11d6cc5f0_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x11d6cc200_0, v0x11d6cc340_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x11d6cc140_0, v0x11d6cc2b0_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x11d6cc530_0, v0x11d6cc890_0, v0x11d6cc6a0_0, v0x11d6cbba0_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x11d6cbeb0_0, v0x11d6cca10_0, v0x11d6cc940_0, v0x11d6cba50_0, v0x11d6cb430_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x11d6caad0_0, v0x11d6cac10_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x11d6cae50_0, v0x11d6ccc00_0, v0x11d6cb240_0, v0x11d6cbf50_0, v0x11d6cb870_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x11d6cb5c0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x11d697040;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6ccfb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11d6ccfb0_0;
    %inv;
    %store/vec4 v0x11d6ccfb0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x11d697040;
T_12 ;
    %fork t_1, S_0x11d6c06a0;
    %jmp t_0;
    .scope S_0x11d6c06a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6cd6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11d6cd0c0_0, 0, 1;
    %wait E_0x11d6b5fa0;
    %delay 2, 0;
    %wait E_0x11d6b5fa0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d6cd6d0_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x11d6c0870_0, 0, 32;
    %load/vec4 v0x11d6cd460_0;
    %load/vec4 v0x11d6c0870_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 6 74 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x11d6c0870_0, v0x11d6cd460_0 {0 0 0};
T_12.1 ;
    %wait E_0x11d6b5fa0;
    %delay 2, 0;
    %load/vec4 v0x11d6c0870_0;
    %addi 4, 0, 32;
    %store/vec4 v0x11d6c0870_0, 0, 32;
    %load/vec4 v0x11d6cd460_0;
    %load/vec4 v0x11d6c0870_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x11d6c0870_0, v0x11d6cd460_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x11d6c0c40_0, 0, 6;
    %pushi/vec4 2, 0, 26;
    %store/vec4 v0x11d6c0aa0_0, 0, 26;
    %load/vec4 v0x11d6c0c40_0;
    %load/vec4 v0x11d6c0aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6cd570_0, 0, 32;
    %load/vec4 v0x11d6c0870_0;
    %addi 4, 0, 32;
    %store/vec4 v0x11d6c0e50_0, 0, 32;
    %load/vec4 v0x11d6c0870_0;
    %addi 8, 0, 32;
    %store/vec4 v0x11d6c0b50_0, 0, 32;
    %load/vec4 v0x11d6c0e50_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11d6c0aa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11d6c0870_0, 0, 32;
    %wait E_0x11d6b5fa0;
    %delay 2, 0;
    %load/vec4 v0x11d6cd460_0;
    %load/vec4 v0x11d6c0870_0;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 6 92 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x11d6c0870_0, v0x11d6cd460_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x11d6c0c40_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x11d6c0cf0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x11d6c0da0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11d6c0930_0, 0, 16;
    %load/vec4 v0x11d6c0c40_0;
    %load/vec4 v0x11d6c0cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c0da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11d6c0930_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11d6c09e0_0, 0, 32;
    %load/vec4 v0x11d6c09e0_0;
    %store/vec4 v0x11d6cd570_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11d6c0870_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x11d6c0870_0, 0, 32;
    %wait E_0x11d6b5fa0;
    %delay 2, 0;
    %load/vec4 v0x11d6cd460_0;
    %load/vec4 v0x11d6c0870_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 6 106 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x11d6c0870_0, v0x11d6cd460_0 {0 0 0};
T_12.7 ;
    %load/vec4 v0x11d6cd600_0;
    %load/vec4 v0x11d6c0b50_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 107 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual=%h", v0x11d6c0b50_0, v0x11d6cd600_0 {0 0 0};
T_12.9 ;
    %end;
    .scope S_0x11d697040;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x11d6aa5c0;
T_13 ;
    %wait E_0x11d6c1140;
    %load/vec4 v0x11d6cda60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11d6cd890_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x11d6cd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x11d6cd9c0_0;
    %assign/vec4 v0x11d6cd890_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/jal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
