

================================================================
== Vitis HLS Report for 'decision_function_25'
================================================================
* Date:           Tue Mar 11 16:22:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read11, i18 1397" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_708 = icmp_slt  i18 %p_read22, i18 260471" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_708' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_709 = icmp_slt  i18 %p_read22, i18 261465" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_709' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_710 = icmp_slt  i18 %p_read88, i18 260806" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_710' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_711 = icmp_slt  i18 %p_read88, i18 260810" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_711' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_712 = icmp_slt  i18 %p_read99, i18 260944" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_712' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_713 = icmp_slt  i18 %p_read66, i18 261505" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_713' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_714 = icmp_slt  i18 %p_read22, i18 260463" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_714' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_715 = icmp_slt  i18 %p_read99, i18 29" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_715' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_716 = icmp_slt  i18 %p_read44, i18 261274" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_716' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_717 = icmp_slt  i18 %p_read99, i18 261181" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_717' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_718 = icmp_slt  i18 %p_read11, i18 3145" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_718' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_719 = icmp_slt  i18 %p_read88, i18 260859" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_719' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_720 = icmp_slt  i18 %p_read99, i18 260567" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_720' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_721 = icmp_slt  i18 %p_read88, i18 1243" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_721' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_722 = icmp_slt  i18 %p_read33, i18 260869" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_722' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_723 = icmp_slt  i18 %p_read88, i18 260791" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_723' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_724 = icmp_slt  i18 %p_read88, i18 260862" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_724' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_725 = icmp_slt  i18 %p_read33, i18 260898" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_725' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_726 = icmp_slt  i18 %p_read88, i18 260799" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_726' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_727 = icmp_slt  i18 %p_read11, i18 426" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_727' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_728 = icmp_slt  i18 %p_read33, i18 260995" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_728' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_729 = icmp_slt  i18 %p_read11, i18 702" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_729' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_730 = icmp_slt  i18 %p_read22, i18 256819" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_730' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_731 = icmp_slt  i18 %p_read22, i18 258263" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_731' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_732 = icmp_slt  i18 %p_read33, i18 260904" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_732' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_733 = icmp_slt  i18 %p_read22, i18 259663" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_733' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_734 = icmp_slt  i18 %p_read22, i18 261530" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_734' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_735 = icmp_slt  i18 %p_read55, i18 260992" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_735' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_736 = icmp_slt  i18 %p_read77, i18 2232" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_736' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_708, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_683 = and i1 %icmp_ln86_709, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_683' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_139)   --->   "%xor_ln104_343 = xor i1 %icmp_ln86_709, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_139 = and i1 %xor_ln104, i1 %xor_ln104_343" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_139' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_684 = and i1 %icmp_ln86_710, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_684' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_687 = and i1 %icmp_ln86_713, i1 %and_ln104_139" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_687' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_143)   --->   "%xor_ln104_347 = xor i1 %icmp_ln86_713, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_143 = and i1 %and_ln104_139, i1 %xor_ln104_347" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_688 = and i1 %icmp_ln86_714, i1 %and_ln102_684" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_688' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_695 = and i1 %icmp_ln86_721, i1 %and_ln104_143" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_695' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_144)   --->   "%xor_ln104_355 = xor i1 %icmp_ln86_721, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_144 = and i1 %and_ln104_143, i1 %xor_ln104_355" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_679)   --->   "%or_ln117_677 = or i1 %icmp_ln86, i1 %icmp_ln86_709" [firmware/BDT.h:117]   --->   Operation 61 'or' 'or_ln117_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_679)   --->   "%or_ln117_678 = or i1 %icmp_ln86_713, i1 %or_ln117_677" [firmware/BDT.h:117]   --->   Operation 62 'or' 'or_ln117_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_679 = or i1 %icmp_ln86_721, i1 %or_ln117_678" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117_679' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_342 = xor i1 %icmp_ln86_708, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_342" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_140)   --->   "%xor_ln104_344 = xor i1 %icmp_ln86_710, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_140 = and i1 %and_ln102, i1 %xor_ln104_344" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_685 = and i1 %icmp_ln86_711, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_685' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_141)   --->   "%xor_ln104_345 = xor i1 %icmp_ln86_711, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_141 = and i1 %and_ln104, i1 %xor_ln104_345" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_688)   --->   "%xor_ln104_348 = xor i1 %icmp_ln86_714, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_689 = and i1 %icmp_ln86_715, i1 %and_ln104_140" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_689' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_686)   --->   "%and_ln102_696 = and i1 %icmp_ln86_722, i1 %and_ln102_688" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_688)   --->   "%and_ln102_711 = and i1 %icmp_ln86_723, i1 %xor_ln104_348" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_688)   --->   "%and_ln102_697 = and i1 %and_ln102_711, i1 %and_ln102_684" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_686)   --->   "%or_ln117 = or i1 %and_ln104_144, i1 %and_ln102_696" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_686)   --->   "%zext_ln117 = zext i1 %or_ln117_679" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_648 = or i1 %and_ln104_144, i1 %and_ln102_688" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_648' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_686)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_688)   --->   "%or_ln117_649 = or i1 %or_ln117_648, i1 %and_ln102_697" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_686 = select i1 %or_ln117_648, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_686' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_688)   --->   "%zext_ln117_76 = zext i2 %select_ln117_686" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_650 = or i1 %and_ln104_144, i1 %and_ln102_684" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_650' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_688)   --->   "%select_ln117_687 = select i1 %or_ln117_649, i3 %zext_ln117_76, i3 4" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_687' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_688 = select i1 %or_ln117_650, i3 %select_ln117_687, i3 5" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_688' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_652 = or i1 %or_ln117_650, i1 %and_ln102_689" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_652' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_654 = or i1 %and_ln104_144, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_654' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_662 = or i1 %and_ln104_144, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_662' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_692)   --->   "%xor_ln104_349 = xor i1 %icmp_ln86_715, i1 1" [firmware/BDT.h:104]   --->   Operation 89 'xor' 'xor_ln104_349' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_690 = and i1 %icmp_ln86_716, i1 %and_ln102_685" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_690' <Predicate = (or_ln117_662)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%and_ln102_691 = and i1 %icmp_ln86_717, i1 %and_ln104_141" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_691' <Predicate = (or_ln117_662)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_690)   --->   "%and_ln102_698 = and i1 %icmp_ln86_724, i1 %and_ln102_689" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_698' <Predicate = (or_ln117_652 & or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_692)   --->   "%and_ln102_712 = and i1 %icmp_ln86_725, i1 %xor_ln104_349" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_712' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_692)   --->   "%and_ln102_699 = and i1 %and_ln102_712, i1 %and_ln104_140" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_699' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%and_ln102_700 = and i1 %icmp_ln86_726, i1 %and_ln102_690" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_700' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_690)   --->   "%or_ln117_651 = or i1 %or_ln117_650, i1 %and_ln102_698" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_651' <Predicate = (or_ln117_652 & or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_690)   --->   "%select_ln117_689 = select i1 %or_ln117_651, i3 %select_ln117_688, i3 6" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_689' <Predicate = (or_ln117_652 & or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_692)   --->   "%or_ln117_653 = or i1 %or_ln117_652, i1 %and_ln102_699" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_653' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_690 = select i1 %or_ln117_652, i3 %select_ln117_689, i3 7" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_690' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_692)   --->   "%zext_ln117_77 = zext i3 %select_ln117_690" [firmware/BDT.h:117]   --->   Operation 100 'zext' 'zext_ln117_77' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_692)   --->   "%select_ln117_691 = select i1 %or_ln117_653, i4 %zext_ln117_77, i4 8" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_691' <Predicate = (or_ln117_654 & or_ln117_662)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%or_ln117_655 = or i1 %or_ln117_654, i1 %and_ln102_700" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_655' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_692 = select i1 %or_ln117_654, i4 %select_ln117_691, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_692' <Predicate = (or_ln117_662)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_656 = or i1 %or_ln117_654, i1 %and_ln102_690" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_656' <Predicate = (or_ln117_662)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%select_ln117_693 = select i1 %or_ln117_655, i4 %select_ln117_692, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_693' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_694 = select i1 %or_ln117_656, i4 %select_ln117_693, i4 11" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_694' <Predicate = (or_ln117_662)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_658 = or i1 %or_ln117_654, i1 %and_ln102_685" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_658' <Predicate = (or_ln117_662)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_686 = and i1 %icmp_ln86_712, i1 %and_ln102_683" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_686' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_142)   --->   "%xor_ln104_346 = xor i1 %icmp_ln86_712, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_142 = and i1 %and_ln102_683, i1 %xor_ln104_346" [firmware/BDT.h:104]   --->   Operation 110 'and' 'and_ln104_142' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%xor_ln104_350 = xor i1 %icmp_ln86_716, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_350' <Predicate = (or_ln117_658 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%xor_ln104_351 = xor i1 %icmp_ln86_717, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_351' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln102_692 = and i1 %icmp_ln86_718, i1 %and_ln102_686" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_692' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%and_ln102_713 = and i1 %icmp_ln86_727, i1 %xor_ln104_350" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_713' <Predicate = (or_ln117_658 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%and_ln102_701 = and i1 %and_ln102_713, i1 %and_ln102_685" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_701' <Predicate = (or_ln117_658 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%and_ln102_702 = and i1 %icmp_ln86_728, i1 %and_ln102_691" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_702' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%and_ln102_714 = and i1 %icmp_ln86_729, i1 %xor_ln104_351" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_714' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%and_ln102_703 = and i1 %and_ln102_714, i1 %and_ln104_141" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_703' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%or_ln117_657 = or i1 %or_ln117_656, i1 %and_ln102_701" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_657' <Predicate = (or_ln117_658 & or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%select_ln117_695 = select i1 %or_ln117_657, i4 %select_ln117_694, i4 12" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_695' <Predicate = (or_ln117_658 & or_ln117_662)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%or_ln117_659 = or i1 %or_ln117_658, i1 %and_ln102_702" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_659' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_696 = select i1 %or_ln117_658, i4 %select_ln117_695, i4 13" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_696' <Predicate = (or_ln117_662)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_660 = or i1 %or_ln117_658, i1 %and_ln102_691" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_660' <Predicate = (or_ln117_662)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%select_ln117_697 = select i1 %or_ln117_659, i4 %select_ln117_696, i4 14" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_697' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%or_ln117_661 = or i1 %or_ln117_660, i1 %and_ln102_703" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_661' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_698 = select i1 %or_ln117_660, i4 %select_ln117_697, i4 15" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_698' <Predicate = (or_ln117_662)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%zext_ln117_78 = zext i4 %select_ln117_698" [firmware/BDT.h:117]   --->   Operation 127 'zext' 'zext_ln117_78' <Predicate = (or_ln117_662)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%select_ln117_699 = select i1 %or_ln117_661, i5 %zext_ln117_78, i5 16" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_699' <Predicate = (or_ln117_662)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_700 = select i1 %or_ln117_662, i5 %select_ln117_699, i5 17" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_700' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_664 = or i1 %or_ln117_662, i1 %and_ln102_692" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_664' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%xor_ln104_352 = xor i1 %icmp_ln86_718, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.97ns)   --->   "%and_ln102_693 = and i1 %icmp_ln86_719, i1 %and_ln104_142" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_693' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.97ns)   --->   "%and_ln102_694 = and i1 %icmp_ln86_720, i1 %and_ln102_687" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_694' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%and_ln102_704 = and i1 %icmp_ln86_730, i1 %and_ln102_692" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_704' <Predicate = (or_ln117_664)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%and_ln102_715 = and i1 %icmp_ln86_731, i1 %xor_ln104_352" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%and_ln102_705 = and i1 %and_ln102_715, i1 %and_ln102_686" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%and_ln102_706 = and i1 %icmp_ln86_732, i1 %and_ln102_693" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%or_ln117_663 = or i1 %or_ln117_662, i1 %and_ln102_704" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_663' <Predicate = (or_ln117_664)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%select_ln117_701 = select i1 %or_ln117_663, i5 %select_ln117_700, i5 18" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_701' <Predicate = (or_ln117_664)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%or_ln117_665 = or i1 %or_ln117_664, i1 %and_ln102_705" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_702 = select i1 %or_ln117_664, i5 %select_ln117_701, i5 19" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_702' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_666 = or i1 %or_ln117_662, i1 %and_ln102_686" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_666' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%select_ln117_703 = select i1 %or_ln117_665, i5 %select_ln117_702, i5 20" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%or_ln117_667 = or i1 %or_ln117_666, i1 %and_ln102_706" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_704 = select i1 %or_ln117_666, i5 %select_ln117_703, i5 21" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_704' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_668 = or i1 %or_ln117_666, i1 %and_ln102_693" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_668' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%select_ln117_705 = select i1 %or_ln117_667, i5 %select_ln117_704, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_706 = select i1 %or_ln117_668, i5 %select_ln117_705, i5 23" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_706' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_670 = or i1 %or_ln117_662, i1 %and_ln102_683" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_670' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%xor_ln104_353 = xor i1 %icmp_ln86_719, i1 1" [firmware/BDT.h:104]   --->   Operation 150 'xor' 'xor_ln104_353' <Predicate = (or_ln117_670)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%xor_ln104_354 = xor i1 %icmp_ln86_720, i1 1" [firmware/BDT.h:104]   --->   Operation 151 'xor' 'xor_ln104_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%and_ln102_716 = and i1 %icmp_ln86_733, i1 %xor_ln104_353" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_716' <Predicate = (or_ln117_670)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%and_ln102_707 = and i1 %and_ln102_716, i1 %and_ln104_142" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_707' <Predicate = (or_ln117_670)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%and_ln102_708 = and i1 %icmp_ln86_734, i1 %and_ln102_694" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%and_ln102_717 = and i1 %icmp_ln86_735, i1 %xor_ln104_354" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%and_ln102_709 = and i1 %and_ln102_717, i1 %and_ln102_687" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%or_ln117_669 = or i1 %or_ln117_668, i1 %and_ln102_707" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_669' <Predicate = (or_ln117_670)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%select_ln117_707 = select i1 %or_ln117_669, i5 %select_ln117_706, i5 24" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_707' <Predicate = (or_ln117_670)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%or_ln117_671 = or i1 %or_ln117_670, i1 %and_ln102_708" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_708 = select i1 %or_ln117_670, i5 %select_ln117_707, i5 25" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_708' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_672 = or i1 %or_ln117_670, i1 %and_ln102_694" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_672' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%select_ln117_709 = select i1 %or_ln117_671, i5 %select_ln117_708, i5 26" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%or_ln117_673 = or i1 %or_ln117_672, i1 %and_ln102_709" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_710 = select i1 %or_ln117_672, i5 %select_ln117_709, i5 27" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_710' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.97ns)   --->   "%or_ln117_674 = or i1 %or_ln117_670, i1 %and_ln102_687" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_674' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%select_ln117_711 = select i1 %or_ln117_673, i5 %select_ln117_710, i5 28" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_712 = select i1 %or_ln117_674, i5 %select_ln117_711, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_712' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 168 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%and_ln102_710 = and i1 %icmp_ln86_736, i1 %and_ln102_695" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_675 = or i1 %or_ln117_674, i1 %and_ln102_710" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_676 = or i1 %or_ln117_674, i1 %and_ln102_695" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%select_ln117_713 = select i1 %or_ln117_675, i5 %select_ln117_712, i5 30" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 1649, i5 1, i12 4077, i5 2, i12 163, i5 3, i12 3837, i5 4, i12 3254, i5 5, i12 3997, i5 6, i12 3881, i5 7, i12 3980, i5 8, i12 79, i5 9, i12 85, i5 10, i12 4001, i5 11, i12 4080, i5 12, i12 159, i5 13, i12 4040, i5 14, i12 16, i5 15, i12 4090, i5 16, i12 36, i5 17, i12 3815, i5 18, i12 4090, i5 19, i12 171, i5 20, i12 3932, i5 21, i12 43, i5 22, i12 152, i5 23, i12 4042, i5 24, i12 34, i5 25, i12 3712, i5 26, i12 506, i5 27, i12 3818, i5 28, i12 2527, i5 29, i12 191, i5 30, i12 837, i12 0, i5 %select_ln117_713" [firmware/BDT.h:118]   --->   Operation 173 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_676, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 174 'select' 'agg_result_0' <Predicate = true> <Delay = 3.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 175 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read11', firmware/BDT.h:86) on port 'p_read1' (firmware/BDT.h:86) [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [20]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [50]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [51]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_684', firmware/BDT.h:102) [57]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_688', firmware/BDT.h:102) [69]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_648', firmware/BDT.h:117) [113]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_686', firmware/BDT.h:117) [116]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_687', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_688', firmware/BDT.h:117) [121]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_698', firmware/BDT.h:102) [89]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_651', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_689', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_690', firmware/BDT.h:117) [125]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_691', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_692', firmware/BDT.h:117) [130]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_693', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_694', firmware/BDT.h:117) [134]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_350', firmware/BDT.h:104) [74]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_713', firmware/BDT.h:102) [93]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_701', firmware/BDT.h:102) [94]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_657', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_695', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_696', firmware/BDT.h:117) [138]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_697', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_698', firmware/BDT.h:117) [142]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_699', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_700', firmware/BDT.h:117) [147]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_704', firmware/BDT.h:102) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_663', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_701', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_702', firmware/BDT.h:117) [151]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_703', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_704', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_705', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_706', firmware/BDT.h:117) [159]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_353', firmware/BDT.h:104) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_716', firmware/BDT.h:102) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_707', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_669', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_707', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_708', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_709', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_710', firmware/BDT.h:117) [167]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_711', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_712', firmware/BDT.h:117) [171]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_710', firmware/BDT.h:102) [107]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_675', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_713', firmware/BDT.h:117) [173]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [174]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [175]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
