{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 16:49:57 2015 " "Info: Processing started: Tue Nov 17 16:49:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dp3 -c dp3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dp3 -c dp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X addSub.v(4) " "Info (10281): Verilog HDL Declaration information at addSub.v(4): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y addSub.v(4) " "Info (10281): Verilog HDL Declaration information at addSub.v(4): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Info: Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutAsel outAsel dp3.v(8) " "Info (10281): Verilog HDL Declaration information at dp3.v(8): object \"OutAsel\" differs only in case from object \"outAsel\" in the same scope" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a dp3.v(8) " "Info (10281): Verilog HDL Declaration information at dp3.v(8): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ProdSub prodSub dp3.v(9) " "Info (10281): Verilog HDL Declaration information at dp3.v(9): object \"ProdSub\" differs only in case from object \"prodSub\" in the same scope" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp3 " "Info: Found entity 1: dp3" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dp3 " "Info: Elaborating entity \"dp3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dp3.v(22) " "Warning (10230): Verilog HDL assignment warning at dp3.v(22): truncated value with size 32 to match size of target (8)" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mOutput dp3.v(7) " "Warning (10034): Output port \"mOutput\" at dp3.v(7) has no driver" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:regA " "Info: Elaborating entity \"register\" for hierarchy \"register:regA\"" {  } { { "dp3.v" "regA" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:addSubtractor " "Info: Elaborating entity \"addSub\" for hierarchy \"addSub:addSubtractor\"" {  } { { "dp3.v" "addSubtractor" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[0\] GND " "Warning (13410): Pin \"mOutput\[0\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[1\] GND " "Warning (13410): Pin \"mOutput\[1\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[2\] GND " "Warning (13410): Pin \"mOutput\[2\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[3\] GND " "Warning (13410): Pin \"mOutput\[3\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[4\] GND " "Warning (13410): Pin \"mOutput\[4\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[5\] GND " "Warning (13410): Pin \"mOutput\[5\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[6\] GND " "Warning (13410): Pin \"mOutput\[6\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mOutput\[7\] GND " "Warning (13410): Pin \"mOutput\[7\]\" is stuck at GND" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.map.smsg " "Info: Generated suppressed messages file C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Info: Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 16:49:57 2015 " "Info: Processing ended: Tue Nov 17 16:49:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
