Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 23 09:35:37 2023
| Host         : TXAVM001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soda_machine_wrapper_control_sets_placed.rpt
| Design       : soda_machine_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              22 |           10 |
| No           | Yes                   | No                     |              37 |           22 |
| Yes          | No                    | No                     |              84 |           33 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |             333 |          181 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal      |                   Enable Signal                   |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  w_clock_10mhz_out_BUFG | oled/current_state[dc]_i_1_n_0                    | pb_IBUF[0]                |                1 |              1 |         1.00 |
|  w_clock_10mhz_out_BUFG | oled/p_41_out                                     | pb_IBUF[0]                |                1 |              1 |         1.00 |
|  w_clock_10mhz_out_BUFG |                                                   |                           |                1 |              2 |         2.00 |
|  w_clock_10mhz_out_BUFG | oled/current_state[res]_i_1_n_0                   | pb_IBUF[0]                |                1 |              3 |         3.00 |
|  w_clock_10mhz_out_BUFG | oled/current_state[lines_sent][3]_i_1_n_0         | pb_IBUF[0]                |                3 |              4 |         1.33 |
|  w_clock_10mhz_out_BUFG | oled/current_state[spi_bytes_sent][3]_i_1_n_0     | pb_IBUF[0]                |                4 |              4 |         1.00 |
|  w_clock_10khz_out_BUFG |                                                   |                           |                1 |              4 |         4.00 |
|  w_clock_10khz_out_BUFG | sm/fsm/p_0_in                                     | pb_IBUF[0]                |                2 |              4 |         2.00 |
|  w_clock_10khz_out_BUFG | characters_r1[24]_i_1_n_0                         | characters_r2[50]_i_1_n_0 |                3 |              4 |         1.33 |
|  w_clock_10khz_out_BUFG | bg_r[0]_i_1_n_0                                   |                           |                1 |              4 |         4.00 |
| ~w_clock_10khz_out_BUFG |                                                   | pb_IBUF[0]                |                1 |              4 |         4.00 |
|  w_clock_10mhz_out_BUFG | oled/current_state[row_addr][5]_i_1_n_0           | pb_IBUF[0]                |                2 |              6 |         3.00 |
|  w_clock_10mhz_out_BUFG | oled/current_state[spi_byte_pointer][5]_i_1_n_0   | pb_IBUF[0]                |                2 |              6 |         3.00 |
|  w_clock_10mhz_out_BUFG | oled/sel                                          | pb_IBUF[0]                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG          |                                                   |                           |                2 |              7 |         3.50 |
|  w_clock_10mhz_out_BUFG | oled/current_state[characters_written][3]_i_1_n_0 | pb_IBUF[0]                |                3 |              8 |         2.67 |
|  w_clock_10khz_out_BUFG | pb3_edge_to_pulse/C1/E[0]                         |                           |                2 |              8 |         4.00 |
|  w_clock_10khz_out_BUFG | pb1_edge_to_pulse/C2/E[0]                         | pb_IBUF[0]                |                2 |              8 |         4.00 |
|  w_clock_10khz_out_BUFG | sm/fsm/state_reg[0]_1                             | chng[7]_i_1_n_0           |                3 |              8 |         2.67 |
|  w_clock_10khz_out_BUFG | sm/fsm/E[0]                                       | pb_IBUF[0]                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG          |                                                   | freq_div_10khz/clkout     |                3 |             12 |         4.00 |
|  w_clock_10khz_out_BUFG | characters_r1[24]_i_1_n_0                         | characters_r1[25]_i_1_n_0 |                6 |             16 |         2.67 |
|  w_clock_10khz_out_BUFG |                                                   | pb_IBUF[0]                |                9 |             18 |         2.00 |
|  w_clock_10khz_out_BUFG | characters_r1[24]_i_1_n_0                         |                           |               11 |             24 |         2.18 |
|  w_clock_10mhz_out_BUFG |                                                   | pb_IBUF[0]                |               19 |             25 |         1.32 |
|  w_clock_10khz_out_BUFG | wait_count[24]_i_2_n_0                            | wait_count[24]_i_1_n_0    |                8 |             25 |         3.12 |
|  w_clock_10mhz_out_BUFG | oled/current_state[wait_counter][31]_i_1_n_0      | pb_IBUF[0]                |                6 |             32 |         5.33 |
|  w_clock_10khz_out_BUFG | oled/E[0]                                         |                           |               19 |             48 |         2.53 |
|  w_clock_10mhz_out_BUFG | oled/current_state[captured_characters]_i_1_n_0   | pb_IBUF[0]                |              136 |            209 |         1.54 |
+-------------------------+---------------------------------------------------+---------------------------+------------------+----------------+--------------+


