-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity chan_est_top_chan_est_top_Pipeline_buf_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fft_in_0_TVALID : IN STD_LOGIC;
    fft_in_1_TVALID : IN STD_LOGIC;
    fft_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    fft_im_1_ce0 : OUT STD_LOGIC;
    fft_im_1_we0 : OUT STD_LOGIC;
    fft_im_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    fft_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    fft_im_ce0 : OUT STD_LOGIC;
    fft_im_we0 : OUT STD_LOGIC;
    fft_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    fft_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    fft_re_1_ce0 : OUT STD_LOGIC;
    fft_re_1_we0 : OUT STD_LOGIC;
    fft_re_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    fft_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    fft_re_ce0 : OUT STD_LOGIC;
    fft_re_we0 : OUT STD_LOGIC;
    fft_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    fft_in_0_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    fft_in_0_TREADY : OUT STD_LOGIC;
    fft_in_0_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_0_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    fft_in_1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    fft_in_1_TREADY : OUT STD_LOGIC;
    fft_in_1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of chan_est_top_chan_est_top_Pipeline_buf_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln228_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal fft_in_0_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal fft_in_1_TDATA_blk_n : STD_LOGIC;
    signal k_2_reg_227 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln233_fu_176_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln233_reg_235 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln233_1_fu_194_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln233_1_reg_245 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln228_fu_213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_fu_72 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln228_fu_166_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_2 : STD_LOGIC_VECTOR (10 downto 0);
    signal fft_re_we0_local : STD_LOGIC;
    signal fft_re_ce0_local : STD_LOGIC;
    signal fft_re_1_we0_local : STD_LOGIC;
    signal fft_re_1_ce0_local : STD_LOGIC;
    signal fft_im_we0_local : STD_LOGIC;
    signal fft_im_ce0_local : STD_LOGIC;
    signal fft_im_1_we0_local : STD_LOGIC;
    signal fft_im_1_ce0_local : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component chan_est_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component chan_est_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    k_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln228_fu_160_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    k_fu_72 <= add_ln228_fu_166_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_72 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_2_reg_227 <= ap_sig_allocacmp_k_2;
                tmp_1_reg_250 <= fft_in_1_TDATA(31 downto 16);
                tmp_s_reg_240 <= fft_in_0_TDATA(31 downto 16);
                trunc_ln233_1_reg_245 <= trunc_ln233_1_fu_194_p1;
                trunc_ln233_reg_235 <= trunc_ln233_fu_176_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln228_fu_166_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_2) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(fft_in_0_TVALID, icmp_ln228_fu_160_p2, fft_in_1_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((fft_in_1_TVALID = ap_const_logic_0) and (icmp_ln228_fu_160_p2 = ap_const_lv1_0)) or ((icmp_ln228_fu_160_p2 = ap_const_lv1_0) and (fft_in_0_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln228_fu_160_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln228_fu_160_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_fu_72, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_2 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_k_2 <= k_fu_72;
        end if; 
    end process;

    fft_im_1_address0 <= zext_ln228_fu_213_p1(10 - 1 downto 0);
    fft_im_1_ce0 <= fft_im_1_ce0_local;

    fft_im_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_im_1_ce0_local <= ap_const_logic_1;
        else 
            fft_im_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    fft_im_1_d0 <= tmp_1_reg_250;
    fft_im_1_we0 <= fft_im_1_we0_local;

    fft_im_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_im_1_we0_local <= ap_const_logic_1;
        else 
            fft_im_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    fft_im_address0 <= zext_ln228_fu_213_p1(10 - 1 downto 0);
    fft_im_ce0 <= fft_im_ce0_local;

    fft_im_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_im_ce0_local <= ap_const_logic_1;
        else 
            fft_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    fft_im_d0 <= tmp_s_reg_240;
    fft_im_we0 <= fft_im_we0_local;

    fft_im_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_im_we0_local <= ap_const_logic_1;
        else 
            fft_im_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    fft_in_0_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, fft_in_0_TVALID, icmp_ln228_fu_160_p2, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln228_fu_160_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_in_0_TDATA_blk_n <= fft_in_0_TVALID;
        else 
            fft_in_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fft_in_0_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln228_fu_160_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln228_fu_160_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_in_0_TREADY <= ap_const_logic_1;
        else 
            fft_in_0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    fft_in_1_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln228_fu_160_p2, fft_in_1_TVALID, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln228_fu_160_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_in_1_TDATA_blk_n <= fft_in_1_TVALID;
        else 
            fft_in_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fft_in_1_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln228_fu_160_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln228_fu_160_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_in_1_TREADY <= ap_const_logic_1;
        else 
            fft_in_1_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    fft_re_1_address0 <= zext_ln228_fu_213_p1(10 - 1 downto 0);
    fft_re_1_ce0 <= fft_re_1_ce0_local;

    fft_re_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_re_1_ce0_local <= ap_const_logic_1;
        else 
            fft_re_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    fft_re_1_d0 <= trunc_ln233_1_reg_245;
    fft_re_1_we0 <= fft_re_1_we0_local;

    fft_re_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_re_1_we0_local <= ap_const_logic_1;
        else 
            fft_re_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    fft_re_address0 <= zext_ln228_fu_213_p1(10 - 1 downto 0);
    fft_re_ce0 <= fft_re_ce0_local;

    fft_re_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_re_ce0_local <= ap_const_logic_1;
        else 
            fft_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    fft_re_d0 <= trunc_ln233_reg_235;
    fft_re_we0 <= fft_re_we0_local;

    fft_re_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fft_re_we0_local <= ap_const_logic_1;
        else 
            fft_re_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln228_fu_160_p2 <= "1" when (ap_sig_allocacmp_k_2 = ap_const_lv11_400) else "0";
    trunc_ln233_1_fu_194_p1 <= fft_in_1_TDATA(16 - 1 downto 0);
    trunc_ln233_fu_176_p1 <= fft_in_0_TDATA(16 - 1 downto 0);
    zext_ln228_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_2_reg_227),64));
end behav;
