#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 13 13:50:06 2024
# Process ID: 7488
# Current directory: C:/Reality/Verilog Workspace/Booth_Multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1392 C:\Reality\Verilog Workspace\Booth_Multiplier\Booth_Multiplier.xpr
# Log file: C:/Reality/Verilog Workspace/Booth_Multiplier/vivado.log
# Journal file: C:/Reality/Verilog Workspace/Booth_Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 811.621 ; gain = 196.973
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Aug 13 13:50:27 2024] Launched synth_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-2
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/constrs_1/new/booth.xdc]
Finished Parsing XDC File [C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/constrs_1/new/booth.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1098.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.406 ; gain = 502.152
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.629 ; gain = 0.000
place_ports clk W5
place_ports i_start V17
place_ports o_valid U16
place_ports reset W19
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_valid]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_start]]
place_ports {AN[0]} U2
place_ports {AN[1]} U4
place_ports {AN[2]} V4
place_ports {AN[3]} W4
place_ports {digit_switch[0]} W7
place_ports {digit_switch[1]} W6
place_ports {digit_switch[2]} U8
place_ports {digit_switch[3]} V8
place_ports {digit_switch[4]} U5
place_ports {digit_switch[5]} V5
place_ports {digit_switch[6]} U7
set_property IOSTANDARD LVCMOS33 [get_ports [list {digit_switch[6]} {digit_switch[5]} {digit_switch[4]} {digit_switch[3]} {digit_switch[2]} {digit_switch[1]} {digit_switch[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {AN[3]} {AN[2]} {AN[1]} {AN[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {i_M[3]} {i_M[2]} {i_M[1]} {i_M[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {i_Q[3]} {i_Q[2]} {i_Q[1]} {i_Q[0]}]]
place_ports {i_M[3]} R2
place_ports {i_M[2]} T1
place_ports {i_M[1]} U1
place_ports {i_M[0]} W2
place_ports {i_Q[3]} R3
place_ports {i_Q[2]} T2
place_ports {i_Q[1]} T3
place_ports {i_Q[0]} V2
reset_run synth_1
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.676 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Aug 13 13:54:34 2024] Launched synth_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1/runme.log
[Tue Aug 13 13:54:34 2024] Launched impl_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 13 13:55:52 2024] Launched impl_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796208A
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3046.750 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3046.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_booth_radix_2_func_impl xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.display_controller
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.bintobcd
Compiling module xil_defaultlib.radix_2_booth
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_booth_radix_2_func_impl -key {Post-Implementation:sim_1:Functional:tb_booth_radix_2} -tclbatch {tb_booth_radix_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_booth_radix_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_booth_radix_2_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3150.184 ; gain = 286.793
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_booth_radix_2_func_impl xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.display_controller
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.bintobcd
Compiling module xil_defaultlib.radix_2_booth
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_booth_radix_2_behav -key {Behavioral:sim_1:Functional:tb_booth_radix_2} -tclbatch {tb_booth_radix_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_booth_radix_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_booth_radix_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_booth_radix_2/DUT/main/for_display}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Aug 13 14:15:50 2024] Launched synth_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1/runme.log
[Tue Aug 13 14:15:50 2024] Launched impl_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796208A
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Aug 13 14:25:17 2024] Launched synth_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1/runme.log
[Tue Aug 13 14:25:17 2024] Launched impl_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796208A
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_booth_radix_2_behav -key {Behavioral:sim_1:Functional:tb_booth_radix_2} -tclbatch {tb_booth_radix_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_booth_radix_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_booth_radix_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4055.207 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/bintobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/radix_2_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close_design
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4055.207 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4055.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4055.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_booth_radix_2_func_impl xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.display_controller
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.bintobcd
Compiling module xil_defaultlib.radix_2_booth
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_booth_radix_2_func_impl -key {Post-Implementation:sim_1:Functional:tb_booth_radix_2} -tclbatch {tb_booth_radix_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_booth_radix_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_booth_radix_2_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4055.207 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim/tb_booth_radix_2_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_booth_radix_2_func_impl xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.display_controller
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.bintobcd
Compiling module xil_defaultlib.radix_2_booth
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Aug 13 15:05:41 2024] Launched synth_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/synth_1/runme.log
[Tue Aug 13 15:05:41 2024] Launched impl_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-2
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/constrs_1/new/booth.xdc]
Finished Parsing XDC File [C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/constrs_1/new/booth.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4055.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim/tb_booth_radix_2_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim/tb_booth_radix_2_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_booth_radix_2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_booth_radix_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim/tb_booth_radix_2_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bintobcd
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module radix_2_booth
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.srcs/sim_1/new/tb_booth_radix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth_radix_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_booth_radix_2_func_synth xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.display_controller
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.bintobcd
Compiling module xil_defaultlib.radix_2_booth
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_func_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Reality/Verilog -notrace
couldn't read file "C:/Reality/Verilog": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 13 15:07:04 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_booth_radix_2_func_synth -key {Post-Synthesis:sim_1:Functional:tb_booth_radix_2} -tclbatch {tb_booth_radix_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_booth_radix_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_booth_radix_2_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4055.207 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 13 15:07:36 2024] Launched impl_1...
Run output will be captured here: C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Reality/Verilog Workspace/Booth_Multiplier/Booth_Multiplier.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 16:19:28 2024...
