INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/RegFileTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileTB
INFO: [VRFC 10-311] analyzing module RegFileTG
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [F:/Vivado/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/RegFileTest.v:59]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [F:/Vivado/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/RegFileTest.v:65]
