
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> 
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> 
icc2_shell> 
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_4_placed.design
Error: 'open_block' failed. Block 'riscv_core:riscv_core_4_placed.design' is locked by process 5884 ICer@IC_EDA. (NDM-029)
icc2_shell> link_block
Error: Current block is not defined. (DES-001)
icc2_shell> ####################################################################################
icc2_shell> ###################################  CTS  ###################################
icc2_shell> ####################################################################################
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> start_gui
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_4_placed.design
Information: User units loaded from library 'saed14rvt_ss0p6vm40c' (LNK-040)
Opening block 'riscv_core:riscv_core_4_placed.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
{riscv_core:riscv_core_4_placed.design}
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Warning: In library riscv_core, no block views exist for block riscv_core. (LNK-064)
Visiting block riscv_core:riscv_core_4_placed.design
Design 'riscv_core' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'riscv_core:riscv_core_4_placed.design' is already linked. (LNK-067)
0
icc2_shell> ####################################################################################
icc2_shell> ###################################  CTS  ###################################
icc2_shell> ####################################################################################
icc2_shell> -spacings {M3 0.42 M4 0.63 }
Error: unknown option '-spacings {M3 0.42 M4 0.63 }' (CMD-010)
Error: unknown command '-spacings' (CMD-005)
icc2_shell> #set_clock_routing_rules -rules ROUTE_RULES_1 -min_routing_layer M2 -max_routing_layer M4
icc2_shell> set_lib_cell_purpose -include cts */*AOBUF_IW*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> check_design -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : riscv_core
 Version: O-2018.06-SP1
 Date   : Tue Mar  5 12:45:41 2024
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-012      Warn   18         Net %net in the clock network have a dont_touch constraint.
  CTS-902      Warn   1          No AON (always-on) buffers or inverters available for CTS.
  CTS-904      Warn   1          Clock reference cell %libcell(cell %cell) have no LEQ cell speci...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6854       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   322        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 7197 EMS messages : 0 errors, 7196 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  LGL-050             2          Library cell %s is missing supply pins. Its power structure cann...
  NEX-001             1          Technology layer '%s' setting '%s' is not valid
  NEX-007             2          Parasitic Tech Library layer '%s' parameter '%s' = %2.3f does no...
  PDC-003             2          Routing direction of metal layer %s is neither "horizontal" nor ...
  PLACE-022           1          %d placement spacing labels and %d placement spacing rules are s...
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 12 non-EMS messages : 0 errors, 7 warnings, 5 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Mar05124541.log'.
1
icc2_shell> create_routing_rule ROUTE_RULES_1   -widths {M3 0.2 M4 0.2 }   -spacings {M3 0.42 M4 0.63 }
{ROUTE_RULES_1}
icc2_shell> set_clock_routing_rules -rules ROUTE_RULES_1 -min_routing_layer M2 -max_routing_layer M5
1
icc2_shell> set_clock_tree_options -target_latency 0.000 -target_skew 0.000
1
icc2_shell> set cts_enable_drc_fixing_on_data true
true
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> set_app_options -name cts.coarse.continue_on_missing_scandef -value true
Error: Invalid option name 'cts.coarse.continue_on_missing_scandef'
        Use error_info for more info. (CMD-013)
icc2_shell> clock_opt -to route_clock
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.141984 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock CLK_I:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: ROUTE_RULES_1; Min Layer: M2; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.69 sec, cpu time is 0 hr : 0 min : 1.69 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6160 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.58 sec, cpu time is 0 hr : 0 min : 1.44 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'core_clock_gate_i/u__tmp100' did not get relocated
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = core_clock_gate_i/u__tmp100/Q
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2133
 Number of ignore points = 0
Warning: The net 'core_clock_gate_i/clk_o' will not be buffered because it is in dont_touch_network. (CTS-054)
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 69
 Number of ignore points = 0
Warning: The net 'clk_i' will not be buffered because it is in dont_touch_network. (CTS-054)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.68 sec, cpu time is 0 hr : 0 min : 0.70 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Total number of global routed clock nets: 2
Information: The run time for clock net global routing is 0 hr : 0 min : 4.33 sec, cpu time is 0 hr : 0 min : 16.36 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28038 nets, 2 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: CLK_I mode: func root: clk_i
Clock QoR Before Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 1 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.92 sec, cpu time is 0 hr : 0 min : 1.95 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
All clocks: total net count: 1
All clocks: total committed/restored net count: 1/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.15 sec, cpu time is 0 hr : 0 min : 2.29 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 2.15 sec, cpu time is 0 hr : 0 min : 2.29 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.26 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 361 total shapes.
Layer M2: cached 0 shapes out of 2105 total shapes.
Cached 0 vias out of 10961 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30537        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30537
number of references:               103
number of site rows:                359
number of locations attempted:   545375
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       25627 (341196 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.004 um ( 0.01 row height)
rms weighted cell displacement:   0.004 um ( 0.01 row height)
max cell displacement:            0.600 um ( 1.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: id_stage_i/registers_i/U921 (SAEDRVT14_OAI222_4)
  Input location: (215.12,21.45)
  Legal location: (215.12,22.05)
  Displacement:   0.600 um ( 1.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (225.554,137.85)
  Legal location: (225.554,137.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (225.554,136.05)
  Legal location: (225.554,136.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (143.562,146.25)
  Legal location: (143.562,146.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (147.262,140.25)
  Legal location: (147.262,140.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (76.37,89.25)
  Legal location: (76.37,89.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (55.724,92.85)
  Legal location: (55.724,92.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (76.592,89.85)
  Legal location: (76.592,89.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U162 (SAEDRVT14_AO222_4)
  Input location: (214.528,184.65)
  Legal location: (214.528,184.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (121.066,36.45)
  Legal location: (121.066,36.45)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 7.37 sec, cpu time is 0 hr : 0 min : 7.11 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets, with 2 dont_touch flat nets
There are 1 non-sink instances (total area 2.44) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock CLK_I:
  Skewgroup: default_CLK_I, Corner: fast
    Skew jumped by 75.609 at term clk_i (Driving DontTouch Net)
    Skew jumped by 0.182 at term core_clock_gate_i/u__tmp100/CK 
  Skewgroup: default_CLK_I, Corner: slow
    Skew jumped by 199.520 at term clk_i (Driving DontTouch Net)
    Skew jumped by 2.269 at term core_clock_gate_i/u__tmp100/CK 
 Compilation of clock trees finished successfully
 Run time for cts 00:00:32.05u 00:00:03.34s 00:00:20.37e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-054    2  Warning  The net '%s' will not be buffered because it is in dont...
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39310', effective utilization is '0.40877'. (OPT-055)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.141984 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1367, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 343.527374, TNS = 112895.001862, NVP = 2145

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:09   343.527 1.129e+05 18999.516     0.000 9.995e+05       176      5332         0     0.000       794 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  124  Proc 2135 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  123  Alloctr  125  Proc 2135 
Net statistics:
Total number of nets     = 28091
Number of nets to route  = 2
Number of single or zero port nets = 53
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
3 nets are fully connected,
 of which 1 are detail routed and 2 are global routed.
2 nets have non-default rule ROUTE_RULES_1
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  134  Alloctr  136  Proc 2135 
Average gCell capacity  3.73     on layer (1)    M1
Average gCell capacity  3.15     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  140  Proc 2135 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  138  Alloctr  141  Proc 2135 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  141  Proc 2135 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  138  Alloctr  141  Proc 2135 
Initial. Routing result:
Initial. Both Dirs: Overflow =   304 Max = 4 GRCs =   707 (1.40%)
Initial. H routing: Overflow =    80 Max = 2 (GRCs = 14) GRCs =   291 (1.15%)
Initial. V routing: Overflow =   224 Max = 4 (GRCs =  1) GRCs =   416 (1.65%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.03%)
Initial. M3         Overflow =    73 Max = 2 (GRCs = 14) GRCs =   232 (0.92%)
Initial. M4         Overflow =   220 Max = 4 (GRCs =  1) GRCs =   409 (1.62%)
Initial. M5         Overflow =     6 Max = 1 (GRCs = 58) GRCs =    58 (0.23%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7276.90
Initial. Layer M1 wire length = 1.54
Initial. Layer M2 wire length = 970.99
Initial. Layer M3 wire length = 356.63
Initial. Layer M4 wire length = 1348.91
Initial. Layer M5 wire length = 4598.83
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4801
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 1712
Initial. Via VIA34SQ_C count = 1572
Initial. Via VIA45SQ count = 1514
Initial. Via VIA56SQ count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  138  Alloctr  141  Proc 2135 
phase1. Routing result:
phase1. Both Dirs: Overflow =   297 Max = 4 GRCs =   689 (1.36%)
phase1. H routing: Overflow =    83 Max = 2 (GRCs = 16) GRCs =   293 (1.16%)
phase1. V routing: Overflow =   214 Max = 4 (GRCs =  1) GRCs =   396 (1.57%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase1. M3         Overflow =    75 Max = 2 (GRCs = 16) GRCs =   234 (0.93%)
phase1. M4         Overflow =   210 Max = 4 (GRCs =  1) GRCs =   388 (1.53%)
phase1. M5         Overflow =     6 Max = 1 (GRCs = 58) GRCs =    58 (0.23%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7274.63
phase1. Layer M1 wire length = 4.67
phase1. Layer M2 wire length = 1005.16
phase1. Layer M3 wire length = 369.37
phase1. Layer M4 wire length = 1318.13
phase1. Layer M5 wire length = 4577.29
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4792
phase1. Via VIA12SQ_C count = 6
phase1. Via VIA23SQ_C count = 1719
phase1. Via VIA34SQ_C count = 1563
phase1. Via VIA45SQ count = 1503
phase1. Via VIA56SQ count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  138  Alloctr  141  Proc 2135 
phase2. Routing result:
phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =     9 (0.02%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 7274.63
phase2. Layer M1 wire length = 4.67
phase2. Layer M2 wire length = 1005.16
phase2. Layer M3 wire length = 369.37
phase2. Layer M4 wire length = 1318.13
phase2. Layer M5 wire length = 4577.29
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4792
phase2. Via VIA12SQ_C count = 6
phase2. Via VIA23SQ_C count = 1719
phase2. Via VIA34SQ_C count = 1563
phase2. Via VIA45SQ count = 1503
phase2. Via VIA56SQ count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  138  Alloctr  141  Proc 2135 
phase3. Routing result:
phase3. Both Dirs: Overflow =     5 Max = 1 GRCs =     9 (0.02%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M2         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 7274.63
phase3. Layer M1 wire length = 4.67
phase3. Layer M2 wire length = 1005.16
phase3. Layer M3 wire length = 369.37
phase3. Layer M4 wire length = 1318.13
phase3. Layer M5 wire length = 4577.29
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4792
phase3. Via VIA12SQ_C count = 6
phase3. Via VIA23SQ_C count = 1719
phase3. Via VIA34SQ_C count = 1563
phase3. Via VIA45SQ count = 1503
phase3. Via VIA56SQ count = 1
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  138  Alloctr  141  Proc 2135 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  4.01 %
Peak    vertical track utilization   = 92.86 %
Average horizontal track utilization =  2.45 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  135  Alloctr  138  Proc 2135 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used   12  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used  135  Alloctr  138  Proc 2135 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  124  Proc 2135 

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  123  Alloctr  125  Proc 2135 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 4886 of 9414


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc  165 
[Track Assign: Iteration 0] Total (MB): Used  126  Alloctr  128  Proc 2301 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc  217 
[Track Assign: Iteration 1] Total (MB): Used  126  Alloctr  128  Proc 2353 

Number of wires with overlap after iteration 1 = 4105 of 8006


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 2776                 VIA12SQ_C: 2
Number of M3 wires: 1677                 VIA23SQ_C: 2875
Number of M4 wires: 1809                 VIA34SQ_C: 2091
Number of M5 wires: 1743                 VIA45SQ: 2088
Number of M6 wires: 0            VIA56SQ: 1
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 8006              vias: 7057

Total M1 wire length: 1.2
Total M2 wire length: 967.5
Total M3 wire length: 1134.2
Total M4 wire length: 1449.1
Total M5 wire length: 4416.1
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 7968.1

Longest M1 wire length: 1.2
Longest M2 wire length: 6.0
Longest M3 wire length: 4.2
Longest M4 wire length: 106.2
Longest M5 wire length: 59.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc  217 
[Track Assign: Done] Total (MB): Used  120  Alloctr  122  Proc 2353 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  129  Alloctr  130  Proc 2353 
Total number of nets = 28091, of which 0 are not extracted
Total number of open nets = 28035, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  38/1600 Partitions, Violations =        0
Routed  387/1600 Partitions, Violations =       0
Routed  388/1600 Partitions, Violations =       0
Routed  389/1600 Partitions, Violations =       0
Routed  390/1600 Partitions, Violations =       0
Routed  405/1600 Partitions, Violations =       0
Routed  408/1600 Partitions, Violations =       0
Routed  419/1600 Partitions, Violations =       0
Routed  427/1600 Partitions, Violations =       0
Routed  428/1600 Partitions, Violations =       0
Routed  434/1600 Partitions, Violations =       20
Routed  449/1600 Partitions, Violations =       52
Routed  464/1600 Partitions, Violations =       61
Routed  470/1600 Partitions, Violations =       112
Routed  471/1600 Partitions, Violations =       126
Routed  479/1600 Partitions, Violations =       138
Routed  486/1600 Partitions, Violations =       146
Routed  487/1600 Partitions, Violations =       153
Routed  489/1600 Partitions, Violations =       182
Routed  493/1600 Partitions, Violations =       208
Routed  508/1600 Partitions, Violations =       205
Routed  510/1600 Partitions, Violations =       227
Routed  518/1600 Partitions, Violations =       227
Routed  535/1600 Partitions, Violations =       259
Routed  540/1600 Partitions, Violations =       299
Routed  542/1600 Partitions, Violations =       299
Routed  550/1600 Partitions, Violations =       312
Routed  565/1600 Partitions, Violations =       284
Routed  567/1600 Partitions, Violations =       293
Routed  569/1600 Partitions, Violations =       293
Routed  571/1600 Partitions, Violations =       295
Routed  573/1600 Partitions, Violations =       328
Routed  581/1600 Partitions, Violations =       328
Routed  583/1600 Partitions, Violations =       338
Routed  584/1600 Partitions, Violations =       340
Routed  585/1600 Partitions, Violations =       342
Routed  589/1600 Partitions, Violations =       342
Routed  590/1600 Partitions, Violations =       400
Routed  591/1600 Partitions, Violations =       400
Routed  596/1600 Partitions, Violations =       371
Routed  597/1600 Partitions, Violations =       371
Routed  604/1600 Partitions, Violations =       371
Routed  605/1600 Partitions, Violations =       371
Routed  621/1600 Partitions, Violations =       377
Routed  624/1600 Partitions, Violations =       377
Routed  627/1600 Partitions, Violations =       396
Routed  628/1600 Partitions, Violations =       395
Routed  630/1600 Partitions, Violations =       398
Routed  631/1600 Partitions, Violations =       403
Routed  635/1600 Partitions, Violations =       406
Routed  636/1600 Partitions, Violations =       434
Routed  637/1600 Partitions, Violations =       457
Routed  638/1600 Partitions, Violations =       503
Routed  639/1600 Partitions, Violations =       485
Routed  640/1600 Partitions, Violations =       505
Routed  641/1600 Partitions, Violations =       507
Routed  642/1600 Partitions, Violations =       507
Routed  643/1600 Partitions, Violations =       534
Routed  644/1600 Partitions, Violations =       529
Routed  645/1600 Partitions, Violations =       541
Routed  647/1600 Partitions, Violations =       561
Routed  649/1600 Partitions, Violations =       585
Routed  650/1600 Partitions, Violations =       598
Routed  651/1600 Partitions, Violations =       631
Routed  652/1600 Partitions, Violations =       655
Routed  653/1600 Partitions, Violations =       652
Routed  655/1600 Partitions, Violations =       652
Routed  656/1600 Partitions, Violations =       652
Routed  657/1600 Partitions, Violations =       655
Routed  662/1600 Partitions, Violations =       655
Routed  672/1600 Partitions, Violations =       717
Routed  673/1600 Partitions, Violations =       681
Routed  678/1600 Partitions, Violations =       711
Routed  679/1600 Partitions, Violations =       632
Routed  680/1600 Partitions, Violations =       632
Routed  681/1600 Partitions, Violations =       632
Routed  682/1600 Partitions, Violations =       636
Routed  683/1600 Partitions, Violations =       677
Routed  684/1600 Partitions, Violations =       668
Routed  685/1600 Partitions, Violations =       687
Routed  686/1600 Partitions, Violations =       687
Routed  687/1600 Partitions, Violations =       713
Routed  688/1600 Partitions, Violations =       713
Routed  693/1600 Partitions, Violations =       713
Routed  694/1600 Partitions, Violations =       713
Routed  723/1600 Partitions, Violations =       713
Routed  724/1600 Partitions, Violations =       727
Routed  726/1600 Partitions, Violations =       727
Routed  727/1600 Partitions, Violations =       739
Routed  728/1600 Partitions, Violations =       769
Routed  729/1600 Partitions, Violations =       793
Routed  731/1600 Partitions, Violations =       793
Routed  736/1600 Partitions, Violations =       887
Routed  747/1600 Partitions, Violations =       915
Routed  758/1600 Partitions, Violations =       945
Routed  760/1600 Partitions, Violations =       1013
Routed  768/1600 Partitions, Violations =       1145
Routed  778/1600 Partitions, Violations =       1169
Routed  785/1600 Partitions, Violations =       1209
Routed  805/1600 Partitions, Violations =       1348
Routed  806/1600 Partitions, Violations =       1348
Routed  810/1600 Partitions, Violations =       1387
Routed  817/1600 Partitions, Violations =       1404
Routed  824/1600 Partitions, Violations =       1486
Routed  837/1600 Partitions, Violations =       1554
Routed  841/1600 Partitions, Violations =       1561
Routed  848/1600 Partitions, Violations =       1637
Routed  859/1600 Partitions, Violations =       1677
Routed  864/1600 Partitions, Violations =       1678
Routed  872/1600 Partitions, Violations =       1718
Routed  880/1600 Partitions, Violations =       1752
Routed  888/1600 Partitions, Violations =       1817
Routed  896/1600 Partitions, Violations =       1904
Routed  904/1600 Partitions, Violations =       1985
Routed  912/1600 Partitions, Violations =       2140
Routed  920/1600 Partitions, Violations =       2253
Routed  928/1600 Partitions, Violations =       2337
Routed  936/1600 Partitions, Violations =       2451
Routed  944/1600 Partitions, Violations =       2545
Routed  952/1600 Partitions, Violations =       2630
Routed  962/1600 Partitions, Violations =       2697
Routed  968/1600 Partitions, Violations =       2735
Routed  976/1600 Partitions, Violations =       2822
Routed  984/1600 Partitions, Violations =       2866
Routed  992/1600 Partitions, Violations =       2821
Routed  1000/1600 Partitions, Violations =      2912
Routed  1009/1600 Partitions, Violations =      2949
Routed  1016/1600 Partitions, Violations =      3022
Routed  1024/1600 Partitions, Violations =      3101
Routed  1032/1600 Partitions, Violations =      3180
Routed  1040/1600 Partitions, Violations =      3256
Routed  1048/1600 Partitions, Violations =      3256
Routed  1062/1600 Partitions, Violations =      3316
Routed  1064/1600 Partitions, Violations =      3348
Routed  1072/1600 Partitions, Violations =      3367
Routed  1080/1600 Partitions, Violations =      3514
Routed  1088/1600 Partitions, Violations =      3614
Routed  1096/1600 Partitions, Violations =      3769
Routed  1105/1600 Partitions, Violations =      3942
Routed  1112/1600 Partitions, Violations =      3972
Routed  1120/1600 Partitions, Violations =      4065
Routed  1128/1600 Partitions, Violations =      4216
Routed  1136/1600 Partitions, Violations =      4401
Routed  1144/1600 Partitions, Violations =      4456
Routed  1152/1600 Partitions, Violations =      4528
Routed  1160/1600 Partitions, Violations =      4625
Routed  1168/1600 Partitions, Violations =      4682
Routed  1177/1600 Partitions, Violations =      4750
Routed  1188/1600 Partitions, Violations =      4768
Routed  1192/1600 Partitions, Violations =      4739
Routed  1200/1600 Partitions, Violations =      4825
Routed  1208/1600 Partitions, Violations =      4985
Routed  1216/1600 Partitions, Violations =      5132
Routed  1224/1600 Partitions, Violations =      5123
Routed  1232/1600 Partitions, Violations =      5208
Routed  1240/1600 Partitions, Violations =      5313
Routed  1248/1600 Partitions, Violations =      5455
Routed  1256/1600 Partitions, Violations =      5482
Routed  1266/1600 Partitions, Violations =      5518
Routed  1272/1600 Partitions, Violations =      5547
Routed  1281/1600 Partitions, Violations =      5612
Routed  1296/1600 Partitions, Violations =      5653
Routed  1297/1600 Partitions, Violations =      5674
Routed  1304/1600 Partitions, Violations =      5780
Routed  1312/1600 Partitions, Violations =      5904
Routed  1320/1600 Partitions, Violations =      6124
Routed  1328/1600 Partitions, Violations =      6256
Routed  1336/1600 Partitions, Violations =      6283
Routed  1344/1600 Partitions, Violations =      6482
Routed  1352/1600 Partitions, Violations =      6502
Routed  1360/1600 Partitions, Violations =      6454
Routed  1368/1600 Partitions, Violations =      6628
Routed  1376/1600 Partitions, Violations =      6687
Routed  1384/1600 Partitions, Violations =      6759
Routed  1392/1600 Partitions, Violations =      6777
Routed  1400/1600 Partitions, Violations =      6916
Routed  1408/1600 Partitions, Violations =      7032
Routed  1416/1600 Partitions, Violations =      7132
Routed  1424/1600 Partitions, Violations =      7229
Routed  1432/1600 Partitions, Violations =      7309
Routed  1440/1600 Partitions, Violations =      7338
Routed  1448/1600 Partitions, Violations =      7480
Routed  1456/1600 Partitions, Violations =      7612
Routed  1464/1600 Partitions, Violations =      7712
Routed  1472/1600 Partitions, Violations =      7809
Routed  1480/1600 Partitions, Violations =      7877
Routed  1488/1600 Partitions, Violations =      7994
Routed  1496/1600 Partitions, Violations =      8116
Routed  1504/1600 Partitions, Violations =      8232
Routed  1512/1600 Partitions, Violations =      8294
Routed  1520/1600 Partitions, Violations =      8421
Routed  1528/1600 Partitions, Violations =      8463
Routed  1536/1600 Partitions, Violations =      8591
Routed  1544/1600 Partitions, Violations =      8677
Routed  1552/1600 Partitions, Violations =      8751
Routed  1560/1600 Partitions, Violations =      8883
Routed  1568/1600 Partitions, Violations =      9033
Routed  1576/1600 Partitions, Violations =      9141
Routed  1584/1600 Partitions, Violations =      9182
Routed  1592/1600 Partitions, Violations =      9269
Routed  1600/1600 Partitions, Violations =      9303

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9303
        Diff net spacing : 2444
        Double pattern hard mask space : 2182
        Less than minimum area : 281
        Less than minimum width : 117
        Less than NDR width : 185
        Local double pattern cycle : 58
        Multiple pin connections : 2
        Off-grid : 69
        Same net spacing : 35
        Same net via-cut spacing : 107
        Short : 2862
        Internal-only types : 961

[Iter 0] Elapsed real time: 0:00:25 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:47 total=0:02:48
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc   19 
[Iter 0] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/612 Partitions, Violations =  9151
Routed  3/612 Partitions, Violations =  9143
Routed  6/612 Partitions, Violations =  9024
Routed  9/612 Partitions, Violations =  9076
Routed  12/612 Partitions, Violations = 9083
Routed  15/612 Partitions, Violations = 8986
Routed  18/612 Partitions, Violations = 8941
Routed  21/612 Partitions, Violations = 8946
Routed  24/612 Partitions, Violations = 8939
Routed  27/612 Partitions, Violations = 8884
Routed  30/612 Partitions, Violations = 8856
Routed  33/612 Partitions, Violations = 8799
Routed  36/612 Partitions, Violations = 8795
Routed  39/612 Partitions, Violations = 8795
Routed  42/612 Partitions, Violations = 8744
Routed  45/612 Partitions, Violations = 8781
Routed  48/612 Partitions, Violations = 8777
Routed  51/612 Partitions, Violations = 8757
Routed  54/612 Partitions, Violations = 8734
Routed  57/612 Partitions, Violations = 8705
Routed  60/612 Partitions, Violations = 8572
Routed  63/612 Partitions, Violations = 8581
Routed  66/612 Partitions, Violations = 8626
Routed  69/612 Partitions, Violations = 8569
Routed  72/612 Partitions, Violations = 8545
Routed  75/612 Partitions, Violations = 8588
Routed  78/612 Partitions, Violations = 8534
Routed  81/612 Partitions, Violations = 8549
Routed  84/612 Partitions, Violations = 8541
Routed  87/612 Partitions, Violations = 8534
Routed  90/612 Partitions, Violations = 8546
Routed  93/612 Partitions, Violations = 8521
Routed  96/612 Partitions, Violations = 8549
Routed  99/612 Partitions, Violations = 8514
Routed  102/612 Partitions, Violations =        8508
Routed  105/612 Partitions, Violations =        8473
Routed  108/612 Partitions, Violations =        8466
Routed  111/612 Partitions, Violations =        8427
Routed  114/612 Partitions, Violations =        8360
Routed  117/612 Partitions, Violations =        8447
Routed  120/612 Partitions, Violations =        8437
Routed  123/612 Partitions, Violations =        8406
Routed  126/612 Partitions, Violations =        8372
Routed  129/612 Partitions, Violations =        8361
Routed  132/612 Partitions, Violations =        8339
Routed  135/612 Partitions, Violations =        8302
Routed  138/612 Partitions, Violations =        8310
Routed  141/612 Partitions, Violations =        8249
Routed  144/612 Partitions, Violations =        8230
Routed  147/612 Partitions, Violations =        8145
Routed  150/612 Partitions, Violations =        8145
Routed  153/612 Partitions, Violations =        8110
Routed  156/612 Partitions, Violations =        8091
Routed  159/612 Partitions, Violations =        8125
Routed  162/612 Partitions, Violations =        8107
Routed  165/612 Partitions, Violations =        8061
Routed  168/612 Partitions, Violations =        8038
Routed  171/612 Partitions, Violations =        8062
Routed  174/612 Partitions, Violations =        8158
Routed  177/612 Partitions, Violations =        8161
Routed  180/612 Partitions, Violations =        8210
Routed  183/612 Partitions, Violations =        8182
Routed  186/612 Partitions, Violations =        8186
Routed  189/612 Partitions, Violations =        8165
Routed  192/612 Partitions, Violations =        8172
Routed  195/612 Partitions, Violations =        8136
Routed  198/612 Partitions, Violations =        8108
Routed  201/612 Partitions, Violations =        8058
Routed  204/612 Partitions, Violations =        8068
Routed  207/612 Partitions, Violations =        8037
Routed  210/612 Partitions, Violations =        8045
Routed  213/612 Partitions, Violations =        8039
Routed  216/612 Partitions, Violations =        8066
Routed  219/612 Partitions, Violations =        8050
Routed  222/612 Partitions, Violations =        8075
Routed  225/612 Partitions, Violations =        8019
Routed  228/612 Partitions, Violations =        8017
Routed  231/612 Partitions, Violations =        7987
Routed  234/612 Partitions, Violations =        8058
Routed  237/612 Partitions, Violations =        8060
Routed  240/612 Partitions, Violations =        8043
Routed  243/612 Partitions, Violations =        8032
Routed  246/612 Partitions, Violations =        8002
Routed  249/612 Partitions, Violations =        8017
Routed  252/612 Partitions, Violations =        7943
Routed  255/612 Partitions, Violations =        7942
Routed  258/612 Partitions, Violations =        7933
Routed  261/612 Partitions, Violations =        7959
Routed  264/612 Partitions, Violations =        7986
Routed  267/612 Partitions, Violations =        8009
Routed  270/612 Partitions, Violations =        8011
Routed  273/612 Partitions, Violations =        7988
Routed  276/612 Partitions, Violations =        8026
Routed  279/612 Partitions, Violations =        7998
Routed  282/612 Partitions, Violations =        7993
Routed  285/612 Partitions, Violations =        7996
Routed  288/612 Partitions, Violations =        7993
Routed  291/612 Partitions, Violations =        8039
Routed  294/612 Partitions, Violations =        8093
Routed  297/612 Partitions, Violations =        8103
Routed  300/612 Partitions, Violations =        8099
Routed  303/612 Partitions, Violations =        8097
Routed  306/612 Partitions, Violations =        8093
Routed  309/612 Partitions, Violations =        8084
Routed  312/612 Partitions, Violations =        8058
Routed  315/612 Partitions, Violations =        8043
Routed  318/612 Partitions, Violations =        8067
Routed  321/612 Partitions, Violations =        8060
Routed  324/612 Partitions, Violations =        8100
Routed  327/612 Partitions, Violations =        8083
Routed  330/612 Partitions, Violations =        8106
Routed  333/612 Partitions, Violations =        8075
Routed  336/612 Partitions, Violations =        8077
Routed  339/612 Partitions, Violations =        8123
Routed  342/612 Partitions, Violations =        8092
Routed  345/612 Partitions, Violations =        8075
Routed  348/612 Partitions, Violations =        8097
Routed  351/612 Partitions, Violations =        8049
Routed  354/612 Partitions, Violations =        8074
Routed  357/612 Partitions, Violations =        8058
Routed  360/612 Partitions, Violations =        8051
Routed  363/612 Partitions, Violations =        8038
Routed  366/612 Partitions, Violations =        8023
Routed  369/612 Partitions, Violations =        8013
Routed  372/612 Partitions, Violations =        8010
Routed  375/612 Partitions, Violations =        8021
Routed  378/612 Partitions, Violations =        8041
Routed  381/612 Partitions, Violations =        8011
Routed  384/612 Partitions, Violations =        8018
Routed  387/612 Partitions, Violations =        8029
Routed  390/612 Partitions, Violations =        8036
Routed  393/612 Partitions, Violations =        8007
Routed  396/612 Partitions, Violations =        8015
Routed  399/612 Partitions, Violations =        8021
Routed  402/612 Partitions, Violations =        8018
Routed  405/612 Partitions, Violations =        8013
Routed  408/612 Partitions, Violations =        8022
Routed  411/612 Partitions, Violations =        8013
Routed  414/612 Partitions, Violations =        8022
Routed  417/612 Partitions, Violations =        8013
Routed  420/612 Partitions, Violations =        8015
Routed  423/612 Partitions, Violations =        8016
Routed  426/612 Partitions, Violations =        8016
Routed  429/612 Partitions, Violations =        8030
Routed  432/612 Partitions, Violations =        8036
Routed  435/612 Partitions, Violations =        8066
Routed  438/612 Partitions, Violations =        8046
Routed  441/612 Partitions, Violations =        8034
Routed  444/612 Partitions, Violations =        8027
Routed  447/612 Partitions, Violations =        7958
Routed  450/612 Partitions, Violations =        7937
Routed  453/612 Partitions, Violations =        7921
Routed  456/612 Partitions, Violations =        7936
Routed  459/612 Partitions, Violations =        7902
Routed  462/612 Partitions, Violations =        7947
Routed  465/612 Partitions, Violations =        7940
Routed  468/612 Partitions, Violations =        7945
Routed  471/612 Partitions, Violations =        7945
Routed  474/612 Partitions, Violations =        7964
Routed  477/612 Partitions, Violations =        7929
Routed  480/612 Partitions, Violations =        7970
Routed  483/612 Partitions, Violations =        7966
Routed  486/612 Partitions, Violations =        7943
Routed  489/612 Partitions, Violations =        7941
Routed  492/612 Partitions, Violations =        7947
Routed  495/612 Partitions, Violations =        7932
Routed  498/612 Partitions, Violations =        7948
Routed  501/612 Partitions, Violations =        7960
Routed  504/612 Partitions, Violations =        7959
Routed  507/612 Partitions, Violations =        7957
Routed  510/612 Partitions, Violations =        7828
Routed  513/612 Partitions, Violations =        7829
Routed  516/612 Partitions, Violations =        7833
Routed  519/612 Partitions, Violations =        7827
Routed  522/612 Partitions, Violations =        7809
Routed  525/612 Partitions, Violations =        7791
Routed  528/612 Partitions, Violations =        7800
Routed  531/612 Partitions, Violations =        7779
Routed  534/612 Partitions, Violations =        7762
Routed  537/612 Partitions, Violations =        7802
Routed  540/612 Partitions, Violations =        7788
Routed  543/612 Partitions, Violations =        7814
Routed  546/612 Partitions, Violations =        7812
Routed  549/612 Partitions, Violations =        7801
Routed  552/612 Partitions, Violations =        7800
Routed  555/612 Partitions, Violations =        7811
Routed  558/612 Partitions, Violations =        7788
Routed  561/612 Partitions, Violations =        7768
Routed  564/612 Partitions, Violations =        7770
Routed  567/612 Partitions, Violations =        7765
Routed  570/612 Partitions, Violations =        7758
Routed  573/612 Partitions, Violations =        7759
Routed  576/612 Partitions, Violations =        7770
Routed  579/612 Partitions, Violations =        7768
Routed  582/612 Partitions, Violations =        7741
Routed  585/612 Partitions, Violations =        7748
Routed  588/612 Partitions, Violations =        7746
Routed  591/612 Partitions, Violations =        7748
Routed  594/612 Partitions, Violations =        7743
Routed  597/612 Partitions, Violations =        7743
Routed  600/612 Partitions, Violations =        7720
Routed  603/612 Partitions, Violations =        7743
Routed  606/612 Partitions, Violations =        7747
Routed  609/612 Partitions, Violations =        7751
Routed  612/612 Partitions, Violations =        7709

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7709
        Diff net spacing : 1709
        Double pattern hard mask space : 1885
        Less than minimum area : 188
        Less than minimum width : 133
        Less than NDR width : 282
        Local double pattern cycle : 5
        Multiple pin connections : 1
        Off-grid : 50
        Same net spacing : 6
        Same net via-cut spacing : 74
        Short : 2617
        Internal-only types : 759

[Iter 1] Elapsed real time: 0:00:58 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:04:42 total=0:04:44
[Iter 1] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 1] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 1 with 612 parts

Start DR iteration 2: non-uniform partition
Routed  1/533 Partitions, Violations =  7554
Routed  2/533 Partitions, Violations =  7583
Routed  4/533 Partitions, Violations =  7595
Routed  6/533 Partitions, Violations =  7576
Routed  8/533 Partitions, Violations =  7521
Routed  10/533 Partitions, Violations = 7467
Routed  12/533 Partitions, Violations = 7433
Routed  14/533 Partitions, Violations = 7295
Routed  16/533 Partitions, Violations = 7305
Routed  18/533 Partitions, Violations = 7344
Routed  20/533 Partitions, Violations = 7328
Routed  22/533 Partitions, Violations = 7324
Routed  24/533 Partitions, Violations = 7354
Routed  26/533 Partitions, Violations = 7355
Routed  28/533 Partitions, Violations = 7339
Routed  30/533 Partitions, Violations = 7306
Routed  32/533 Partitions, Violations = 7341
Routed  34/533 Partitions, Violations = 7354
Routed  36/533 Partitions, Violations = 7263
Routed  38/533 Partitions, Violations = 7295
Routed  40/533 Partitions, Violations = 7288
Routed  42/533 Partitions, Violations = 7301
Routed  44/533 Partitions, Violations = 7320
Routed  46/533 Partitions, Violations = 7315
Routed  48/533 Partitions, Violations = 7339
Routed  50/533 Partitions, Violations = 7309
Routed  52/533 Partitions, Violations = 7302
Routed  54/533 Partitions, Violations = 7344
Routed  56/533 Partitions, Violations = 7330
Routed  58/533 Partitions, Violations = 7347
Routed  60/533 Partitions, Violations = 7344
Routed  62/533 Partitions, Violations = 7361
Routed  64/533 Partitions, Violations = 7359
Routed  66/533 Partitions, Violations = 7368
Routed  68/533 Partitions, Violations = 7301
Routed  70/533 Partitions, Violations = 7326
Routed  72/533 Partitions, Violations = 7333
Routed  74/533 Partitions, Violations = 7344
Routed  76/533 Partitions, Violations = 7362
Routed  78/533 Partitions, Violations = 7328
Routed  80/533 Partitions, Violations = 7281
Routed  82/533 Partitions, Violations = 7291
Routed  84/533 Partitions, Violations = 7258
Routed  86/533 Partitions, Violations = 7265
Routed  88/533 Partitions, Violations = 7277
Routed  90/533 Partitions, Violations = 7300
Routed  92/533 Partitions, Violations = 7313
Routed  94/533 Partitions, Violations = 7310
Routed  96/533 Partitions, Violations = 7293
Routed  98/533 Partitions, Violations = 7298
Routed  100/533 Partitions, Violations =        7289
Routed  102/533 Partitions, Violations =        7262
Routed  104/533 Partitions, Violations =        7260
Routed  106/533 Partitions, Violations =        7275
Routed  108/533 Partitions, Violations =        7283
Routed  110/533 Partitions, Violations =        7281
Routed  112/533 Partitions, Violations =        7279
Routed  114/533 Partitions, Violations =        7248
Routed  116/533 Partitions, Violations =        7278
Routed  118/533 Partitions, Violations =        7280
Routed  120/533 Partitions, Violations =        7282
Routed  122/533 Partitions, Violations =        7295
Routed  124/533 Partitions, Violations =        7294
Routed  126/533 Partitions, Violations =        7252
Routed  128/533 Partitions, Violations =        7268
Routed  130/533 Partitions, Violations =        7272
Routed  132/533 Partitions, Violations =        7303
Routed  134/533 Partitions, Violations =        7298
Routed  136/533 Partitions, Violations =        7290
Routed  138/533 Partitions, Violations =        7322
Routed  140/533 Partitions, Violations =        7286
Routed  142/533 Partitions, Violations =        7292
Routed  144/533 Partitions, Violations =        7279
Routed  146/533 Partitions, Violations =        7288
Routed  148/533 Partitions, Violations =        7280
Routed  150/533 Partitions, Violations =        7284
Routed  152/533 Partitions, Violations =        7287
Routed  154/533 Partitions, Violations =        7281
Routed  156/533 Partitions, Violations =        7274
Routed  158/533 Partitions, Violations =        7286
Routed  160/533 Partitions, Violations =        7290
Routed  162/533 Partitions, Violations =        7281
Routed  164/533 Partitions, Violations =        7299
Routed  166/533 Partitions, Violations =        7309
Routed  168/533 Partitions, Violations =        7285
Routed  170/533 Partitions, Violations =        7283
Routed  172/533 Partitions, Violations =        7304
Routed  174/533 Partitions, Violations =        7310
Routed  176/533 Partitions, Violations =        7286
Routed  178/533 Partitions, Violations =        7324
Routed  180/533 Partitions, Violations =        7352
Routed  182/533 Partitions, Violations =        7348
Routed  184/533 Partitions, Violations =        7295
Routed  186/533 Partitions, Violations =        7328
Routed  188/533 Partitions, Violations =        7304
Routed  190/533 Partitions, Violations =        7330
Routed  192/533 Partitions, Violations =        7363
Routed  194/533 Partitions, Violations =        7358
Routed  196/533 Partitions, Violations =        7374
Routed  198/533 Partitions, Violations =        7366
Routed  200/533 Partitions, Violations =        7358
Routed  202/533 Partitions, Violations =        7391
Routed  204/533 Partitions, Violations =        7399
Routed  206/533 Partitions, Violations =        7411
Routed  208/533 Partitions, Violations =        7393
Routed  210/533 Partitions, Violations =        7416
Routed  212/533 Partitions, Violations =        7427
Routed  214/533 Partitions, Violations =        7395
Routed  216/533 Partitions, Violations =        7362
Routed  218/533 Partitions, Violations =        7385
Routed  220/533 Partitions, Violations =        7368
Routed  222/533 Partitions, Violations =        7377
Routed  224/533 Partitions, Violations =        7362
Routed  226/533 Partitions, Violations =        7364
Routed  228/533 Partitions, Violations =        7361
Routed  230/533 Partitions, Violations =        7378
Routed  232/533 Partitions, Violations =        7381
Routed  234/533 Partitions, Violations =        7380
Routed  236/533 Partitions, Violations =        7379
Routed  238/533 Partitions, Violations =        7356
Routed  240/533 Partitions, Violations =        7374
Routed  242/533 Partitions, Violations =        7365
Routed  244/533 Partitions, Violations =        7366
Routed  246/533 Partitions, Violations =        7389
Routed  248/533 Partitions, Violations =        7386
Routed  250/533 Partitions, Violations =        7408
Routed  252/533 Partitions, Violations =        7365
Routed  254/533 Partitions, Violations =        7355
Routed  256/533 Partitions, Violations =        7378
Routed  258/533 Partitions, Violations =        7369
Routed  260/533 Partitions, Violations =        7420
Routed  262/533 Partitions, Violations =        7381
Routed  264/533 Partitions, Violations =        7391
Routed  266/533 Partitions, Violations =        7404
Routed  268/533 Partitions, Violations =        7424
Routed  270/533 Partitions, Violations =        7420
Routed  272/533 Partitions, Violations =        7421
Routed  274/533 Partitions, Violations =        7440
Routed  276/533 Partitions, Violations =        7451
Routed  278/533 Partitions, Violations =        7454
Routed  280/533 Partitions, Violations =        7454
Routed  282/533 Partitions, Violations =        7460
Routed  284/533 Partitions, Violations =        7456
Routed  286/533 Partitions, Violations =        7463
Routed  288/533 Partitions, Violations =        7467
Routed  290/533 Partitions, Violations =        7459
Routed  292/533 Partitions, Violations =        7468
Routed  294/533 Partitions, Violations =        7456
Routed  296/533 Partitions, Violations =        7456
Routed  298/533 Partitions, Violations =        7486
Routed  300/533 Partitions, Violations =        7476
Routed  302/533 Partitions, Violations =        7483
Routed  304/533 Partitions, Violations =        7473
Routed  306/533 Partitions, Violations =        7465
Routed  308/533 Partitions, Violations =        7472
Routed  310/533 Partitions, Violations =        7472
Routed  312/533 Partitions, Violations =        7481
Routed  314/533 Partitions, Violations =        7464
Routed  316/533 Partitions, Violations =        7510
Routed  318/533 Partitions, Violations =        7528
Routed  320/533 Partitions, Violations =        7527
Routed  322/533 Partitions, Violations =        7519
Routed  324/533 Partitions, Violations =        7513
Routed  326/533 Partitions, Violations =        7493
Routed  328/533 Partitions, Violations =        7521
Routed  330/533 Partitions, Violations =        7541
Routed  332/533 Partitions, Violations =        7565
Routed  334/533 Partitions, Violations =        7532
Routed  336/533 Partitions, Violations =        7534
Routed  338/533 Partitions, Violations =        7581
Routed  340/533 Partitions, Violations =        7574
Routed  342/533 Partitions, Violations =        7571
Routed  344/533 Partitions, Violations =        7599
Routed  346/533 Partitions, Violations =        7611
Routed  348/533 Partitions, Violations =        7589
Routed  350/533 Partitions, Violations =        7595
Routed  352/533 Partitions, Violations =        7621
Routed  354/533 Partitions, Violations =        7627
Routed  356/533 Partitions, Violations =        7610
Routed  358/533 Partitions, Violations =        7661
Routed  360/533 Partitions, Violations =        7654
Routed  362/533 Partitions, Violations =        7670
Routed  364/533 Partitions, Violations =        7648
Routed  366/533 Partitions, Violations =        7665
Routed  368/533 Partitions, Violations =        7659
Routed  370/533 Partitions, Violations =        7673
Routed  372/533 Partitions, Violations =        7669
Routed  374/533 Partitions, Violations =        7681
Routed  376/533 Partitions, Violations =        7692
Routed  378/533 Partitions, Violations =        7687
Routed  380/533 Partitions, Violations =        7696
Routed  382/533 Partitions, Violations =        7673
Routed  384/533 Partitions, Violations =        7673
Routed  386/533 Partitions, Violations =        7672
Routed  388/533 Partitions, Violations =        7709
Routed  390/533 Partitions, Violations =        7666
Routed  392/533 Partitions, Violations =        7684
Routed  394/533 Partitions, Violations =        7665
Routed  396/533 Partitions, Violations =        7709
Routed  398/533 Partitions, Violations =        7709
Routed  400/533 Partitions, Violations =        7709
Routed  402/533 Partitions, Violations =        7722
Routed  404/533 Partitions, Violations =        7727
Routed  406/533 Partitions, Violations =        7725
Routed  408/533 Partitions, Violations =        7706
Routed  410/533 Partitions, Violations =        7696
Routed  412/533 Partitions, Violations =        7711
Routed  414/533 Partitions, Violations =        7724
Routed  416/533 Partitions, Violations =        7695
Routed  418/533 Partitions, Violations =        7711
Routed  420/533 Partitions, Violations =        7718
Routed  422/533 Partitions, Violations =        7728
Routed  424/533 Partitions, Violations =        7741
Routed  426/533 Partitions, Violations =        7747
Routed  428/533 Partitions, Violations =        7744
Routed  430/533 Partitions, Violations =        7777
Routed  432/533 Partitions, Violations =        7764
Routed  434/533 Partitions, Violations =        7791
Routed  436/533 Partitions, Violations =        7795
Routed  438/533 Partitions, Violations =        7785
Routed  440/533 Partitions, Violations =        7788
Routed  442/533 Partitions, Violations =        7796
Routed  444/533 Partitions, Violations =        7804
Routed  446/533 Partitions, Violations =        7799
Routed  448/533 Partitions, Violations =        7794
Routed  450/533 Partitions, Violations =        7806
Routed  452/533 Partitions, Violations =        7807
Routed  454/533 Partitions, Violations =        7795
Routed  456/533 Partitions, Violations =        7805
Routed  458/533 Partitions, Violations =        7802
Routed  460/533 Partitions, Violations =        7828
Routed  462/533 Partitions, Violations =        7829
Routed  464/533 Partitions, Violations =        7835
Routed  466/533 Partitions, Violations =        7834
Routed  468/533 Partitions, Violations =        7832
Routed  470/533 Partitions, Violations =        7820
Routed  472/533 Partitions, Violations =        7830
Routed  474/533 Partitions, Violations =        7827
Routed  476/533 Partitions, Violations =        7826
Routed  478/533 Partitions, Violations =        7823
Routed  480/533 Partitions, Violations =        7809
Routed  482/533 Partitions, Violations =        7810
Routed  484/533 Partitions, Violations =        7815
Routed  486/533 Partitions, Violations =        7804
Routed  488/533 Partitions, Violations =        7818
Routed  490/533 Partitions, Violations =        7825
Routed  492/533 Partitions, Violations =        7825
Routed  494/533 Partitions, Violations =        7832
Routed  496/533 Partitions, Violations =        7841
Routed  498/533 Partitions, Violations =        7837
Routed  500/533 Partitions, Violations =        7837
Routed  502/533 Partitions, Violations =        7833
Routed  504/533 Partitions, Violations =        7840
Routed  506/533 Partitions, Violations =        7832
Routed  508/533 Partitions, Violations =        7859
Routed  510/533 Partitions, Violations =        7859
Routed  512/533 Partitions, Violations =        7861
Routed  514/533 Partitions, Violations =        7863
Routed  516/533 Partitions, Violations =        7864
Routed  518/533 Partitions, Violations =        7865
Routed  520/533 Partitions, Violations =        7859
Routed  522/533 Partitions, Violations =        7854
Routed  524/533 Partitions, Violations =        7853
Routed  526/533 Partitions, Violations =        7855
Routed  528/533 Partitions, Violations =        7851
Routed  530/533 Partitions, Violations =        7851
Routed  532/533 Partitions, Violations =        7857

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7867
        Diff net spacing : 1865
        Double pattern hard mask space : 1988
        Less than minimum area : 251
        Less than minimum width : 130
        Less than NDR width : 88
        Multiple pin connections : 3
        Off-grid : 86
        Protrusion length : 2
        Same net spacing : 2
        Same net via-cut spacing : 110
        Short : 2623
        Internal-only types : 719

[Iter 2] Elapsed real time: 0:01:41 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:06:54 total=0:06:56
[Iter 2] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 2] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 2 with 533 parts

Start DR iteration 3: non-uniform partition
Routed  1/504 Partitions, Violations =  7776
Routed  2/504 Partitions, Violations =  7781
Routed  4/504 Partitions, Violations =  7714
Routed  6/504 Partitions, Violations =  7675
Routed  8/504 Partitions, Violations =  7567
Routed  10/504 Partitions, Violations = 7563
Routed  12/504 Partitions, Violations = 7570
Routed  14/504 Partitions, Violations = 7582
Routed  16/504 Partitions, Violations = 7575
Routed  18/504 Partitions, Violations = 7541
Routed  20/504 Partitions, Violations = 7531
Routed  22/504 Partitions, Violations = 7525
Routed  24/504 Partitions, Violations = 7494
Routed  26/504 Partitions, Violations = 7496
Routed  28/504 Partitions, Violations = 7484
Routed  30/504 Partitions, Violations = 7466
Routed  32/504 Partitions, Violations = 7474
Routed  34/504 Partitions, Violations = 7383
Routed  36/504 Partitions, Violations = 7398
Routed  38/504 Partitions, Violations = 7393
Routed  40/504 Partitions, Violations = 7413
Routed  42/504 Partitions, Violations = 7356
Routed  44/504 Partitions, Violations = 7336
Routed  46/504 Partitions, Violations = 7362
Routed  48/504 Partitions, Violations = 7272
Routed  50/504 Partitions, Violations = 7292
Routed  52/504 Partitions, Violations = 7277
Routed  54/504 Partitions, Violations = 7273
Routed  56/504 Partitions, Violations = 7277
Routed  58/504 Partitions, Violations = 7266
Routed  60/504 Partitions, Violations = 7259
Routed  62/504 Partitions, Violations = 7238
Routed  64/504 Partitions, Violations = 7227
Routed  66/504 Partitions, Violations = 7203
Routed  68/504 Partitions, Violations = 7216
Routed  70/504 Partitions, Violations = 7117
Routed  72/504 Partitions, Violations = 7092
Routed  74/504 Partitions, Violations = 7039
Routed  76/504 Partitions, Violations = 6987
Routed  78/504 Partitions, Violations = 6980
Routed  80/504 Partitions, Violations = 6973
Routed  82/504 Partitions, Violations = 6956
Routed  84/504 Partitions, Violations = 6956
Routed  86/504 Partitions, Violations = 6967
Routed  88/504 Partitions, Violations = 6959
Routed  90/504 Partitions, Violations = 6910
Routed  92/504 Partitions, Violations = 6883
Routed  94/504 Partitions, Violations = 6854
Routed  96/504 Partitions, Violations = 6855
Routed  98/504 Partitions, Violations = 6837
Routed  100/504 Partitions, Violations =        6801
Routed  102/504 Partitions, Violations =        6804
Routed  104/504 Partitions, Violations =        6816
Routed  106/504 Partitions, Violations =        6797
Routed  108/504 Partitions, Violations =        6807
Routed  110/504 Partitions, Violations =        6796
Routed  112/504 Partitions, Violations =        6756
Routed  114/504 Partitions, Violations =        6740
Routed  116/504 Partitions, Violations =        6739
Routed  118/504 Partitions, Violations =        6653
Routed  120/504 Partitions, Violations =        6625
Routed  122/504 Partitions, Violations =        6646
Routed  124/504 Partitions, Violations =        6656
Routed  126/504 Partitions, Violations =        6654
Routed  128/504 Partitions, Violations =        6653
Routed  130/504 Partitions, Violations =        6646
Routed  132/504 Partitions, Violations =        6636
Routed  134/504 Partitions, Violations =        6626
Routed  136/504 Partitions, Violations =        6665
Routed  138/504 Partitions, Violations =        6666
Routed  140/504 Partitions, Violations =        6659
Routed  142/504 Partitions, Violations =        6672
Routed  144/504 Partitions, Violations =        6693
Routed  146/504 Partitions, Violations =        6696
Routed  148/504 Partitions, Violations =        6674
Routed  150/504 Partitions, Violations =        6672
Routed  152/504 Partitions, Violations =        6649
Routed  154/504 Partitions, Violations =        6653
Routed  156/504 Partitions, Violations =        6636
Routed  158/504 Partitions, Violations =        6638
Routed  160/504 Partitions, Violations =        6612
Routed  162/504 Partitions, Violations =        6610
Routed  164/504 Partitions, Violations =        6601
Routed  166/504 Partitions, Violations =        6614
Routed  168/504 Partitions, Violations =        6587
Routed  170/504 Partitions, Violations =        6579
Routed  172/504 Partitions, Violations =        6561
Routed  174/504 Partitions, Violations =        6544
Routed  176/504 Partitions, Violations =        6569
Routed  178/504 Partitions, Violations =        6575
Routed  180/504 Partitions, Violations =        6579
Routed  182/504 Partitions, Violations =        6549
Routed  184/504 Partitions, Violations =        6534
Routed  186/504 Partitions, Violations =        6536
Routed  188/504 Partitions, Violations =        6555
Routed  190/504 Partitions, Violations =        6551
Routed  192/504 Partitions, Violations =        6547
Routed  194/504 Partitions, Violations =        6533
Routed  196/504 Partitions, Violations =        6537
Routed  198/504 Partitions, Violations =        6540
Routed  200/504 Partitions, Violations =        6572
Routed  202/504 Partitions, Violations =        6564
Routed  204/504 Partitions, Violations =        6542
Routed  206/504 Partitions, Violations =        6528
Routed  208/504 Partitions, Violations =        6533
Routed  210/504 Partitions, Violations =        6497
Routed  212/504 Partitions, Violations =        6498
Routed  214/504 Partitions, Violations =        6515
Routed  216/504 Partitions, Violations =        6466
Routed  218/504 Partitions, Violations =        6465
Routed  220/504 Partitions, Violations =        6445
Routed  222/504 Partitions, Violations =        6493
Routed  224/504 Partitions, Violations =        6475
Routed  226/504 Partitions, Violations =        6522
Routed  228/504 Partitions, Violations =        6500
Routed  230/504 Partitions, Violations =        6518
Routed  232/504 Partitions, Violations =        6505
Routed  234/504 Partitions, Violations =        6517
Routed  236/504 Partitions, Violations =        6475
Routed  238/504 Partitions, Violations =        6472
Routed  240/504 Partitions, Violations =        6462
Routed  242/504 Partitions, Violations =        6478
Routed  244/504 Partitions, Violations =        6491
Routed  246/504 Partitions, Violations =        6457
Routed  248/504 Partitions, Violations =        6463
Routed  250/504 Partitions, Violations =        6476
Routed  252/504 Partitions, Violations =        6467
Routed  254/504 Partitions, Violations =        6476
Routed  256/504 Partitions, Violations =        6494
Routed  258/504 Partitions, Violations =        6445
Routed  260/504 Partitions, Violations =        6444
Routed  262/504 Partitions, Violations =        6479
Routed  264/504 Partitions, Violations =        6443
Routed  266/504 Partitions, Violations =        6449
Routed  268/504 Partitions, Violations =        6449
Routed  270/504 Partitions, Violations =        6486
Routed  272/504 Partitions, Violations =        6462
Routed  274/504 Partitions, Violations =        6455
Routed  276/504 Partitions, Violations =        6506
Routed  278/504 Partitions, Violations =        6505
Routed  280/504 Partitions, Violations =        6531
Routed  282/504 Partitions, Violations =        6510
Routed  284/504 Partitions, Violations =        6499
Routed  286/504 Partitions, Violations =        6501
Routed  288/504 Partitions, Violations =        6509
Routed  290/504 Partitions, Violations =        6491
Routed  292/504 Partitions, Violations =        6496
Routed  294/504 Partitions, Violations =        6490
Routed  296/504 Partitions, Violations =        6499
Routed  298/504 Partitions, Violations =        6494
Routed  300/504 Partitions, Violations =        6485
Routed  302/504 Partitions, Violations =        6486
Routed  304/504 Partitions, Violations =        6413
Routed  306/504 Partitions, Violations =        6416
Routed  308/504 Partitions, Violations =        6427
Routed  310/504 Partitions, Violations =        6493
Routed  312/504 Partitions, Violations =        6471
Routed  314/504 Partitions, Violations =        6474
Routed  316/504 Partitions, Violations =        6485
Routed  318/504 Partitions, Violations =        6459
Routed  320/504 Partitions, Violations =        6463
Routed  322/504 Partitions, Violations =        6476
Routed  324/504 Partitions, Violations =        6468
Routed  326/504 Partitions, Violations =        6483
Routed  328/504 Partitions, Violations =        6487
Routed  330/504 Partitions, Violations =        6492
Routed  332/504 Partitions, Violations =        6465
Routed  334/504 Partitions, Violations =        6480
Routed  336/504 Partitions, Violations =        6473
Routed  338/504 Partitions, Violations =        6429
Routed  340/504 Partitions, Violations =        6444
Routed  342/504 Partitions, Violations =        6443
Routed  344/504 Partitions, Violations =        6484
Routed  346/504 Partitions, Violations =        6506
Routed  348/504 Partitions, Violations =        6489
Routed  350/504 Partitions, Violations =        6475
Routed  352/504 Partitions, Violations =        6485
Routed  354/504 Partitions, Violations =        6465
Routed  356/504 Partitions, Violations =        6473
Routed  358/504 Partitions, Violations =        6444
Routed  360/504 Partitions, Violations =        6474
Routed  362/504 Partitions, Violations =        6499
Routed  364/504 Partitions, Violations =        6460
Routed  366/504 Partitions, Violations =        6468
Routed  368/504 Partitions, Violations =        6477
Routed  370/504 Partitions, Violations =        6509
Routed  372/504 Partitions, Violations =        6466
Routed  374/504 Partitions, Violations =        6494
Routed  376/504 Partitions, Violations =        6473
Routed  378/504 Partitions, Violations =        6461
Routed  380/504 Partitions, Violations =        6459
Routed  382/504 Partitions, Violations =        6473
Routed  384/504 Partitions, Violations =        6488
Routed  386/504 Partitions, Violations =        6485
Routed  388/504 Partitions, Violations =        6480
Routed  390/504 Partitions, Violations =        6485
Routed  392/504 Partitions, Violations =        6481
Routed  394/504 Partitions, Violations =        6467
Routed  396/504 Partitions, Violations =        6490
Routed  398/504 Partitions, Violations =        6499
Routed  400/504 Partitions, Violations =        6465
Routed  402/504 Partitions, Violations =        6491
Routed  404/504 Partitions, Violations =        6497
Routed  406/504 Partitions, Violations =        6486
Routed  408/504 Partitions, Violations =        6489
Routed  410/504 Partitions, Violations =        6482
Routed  412/504 Partitions, Violations =        6491
Routed  414/504 Partitions, Violations =        6483
Routed  416/504 Partitions, Violations =        6479
Routed  418/504 Partitions, Violations =        6472
Routed  420/504 Partitions, Violations =        6478
Routed  422/504 Partitions, Violations =        6472
Routed  424/504 Partitions, Violations =        6472
Routed  426/504 Partitions, Violations =        6467
Routed  428/504 Partitions, Violations =        6471
Routed  430/504 Partitions, Violations =        6425
Routed  432/504 Partitions, Violations =        6399
Routed  434/504 Partitions, Violations =        6401
Routed  436/504 Partitions, Violations =        6420
Routed  438/504 Partitions, Violations =        6438
Routed  440/504 Partitions, Violations =        6432
Routed  442/504 Partitions, Violations =        6423
Routed  444/504 Partitions, Violations =        6437
Routed  446/504 Partitions, Violations =        6428
Routed  448/504 Partitions, Violations =        6432
Routed  450/504 Partitions, Violations =        6426
Routed  452/504 Partitions, Violations =        6439
Routed  454/504 Partitions, Violations =        6443
Routed  456/504 Partitions, Violations =        6442
Routed  458/504 Partitions, Violations =        6447
Routed  460/504 Partitions, Violations =        6485
Routed  462/504 Partitions, Violations =        6484
Routed  464/504 Partitions, Violations =        6481
Routed  466/504 Partitions, Violations =        6481
Routed  468/504 Partitions, Violations =        6450
Routed  470/504 Partitions, Violations =        6451
Routed  472/504 Partitions, Violations =        6456
Routed  474/504 Partitions, Violations =        6461
Routed  476/504 Partitions, Violations =        6461
Routed  478/504 Partitions, Violations =        6461
Routed  480/504 Partitions, Violations =        6458
Routed  482/504 Partitions, Violations =        6422
Routed  484/504 Partitions, Violations =        6416
Routed  486/504 Partitions, Violations =        6428
Routed  488/504 Partitions, Violations =        6427
Routed  490/504 Partitions, Violations =        6425
Routed  492/504 Partitions, Violations =        6425
Routed  494/504 Partitions, Violations =        6430
Routed  496/504 Partitions, Violations =        6430
Routed  498/504 Partitions, Violations =        6433
Routed  500/504 Partitions, Violations =        6433
Routed  502/504 Partitions, Violations =        6433
Routed  504/504 Partitions, Violations =        6431

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6431
        Diff net spacing : 1415
        Double pattern hard mask space : 1725
        Less than minimum area : 78
        Less than minimum width : 118
        Less than NDR width : 154
        Off-grid : 39
        Protrusion length : 1
        Same net via-cut spacing : 37
        Short : 2466
        Internal-only types : 398

[Iter 3] Elapsed real time: 0:02:34 
[Iter 3] Elapsed cpu  time: sys=0:00:02 usr=0:09:40 total=0:09:42
[Iter 3] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 3] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 3 with 504 parts

Start DR iteration 4: non-uniform partition
Routed  1/486 Partitions, Violations =  6326
Routed  2/486 Partitions, Violations =  6299
Routed  4/486 Partitions, Violations =  6316
Routed  6/486 Partitions, Violations =  6255
Routed  8/486 Partitions, Violations =  6243
Routed  10/486 Partitions, Violations = 6250
Routed  12/486 Partitions, Violations = 6243
Routed  14/486 Partitions, Violations = 6251
Routed  16/486 Partitions, Violations = 6278
Routed  18/486 Partitions, Violations = 6244
Routed  20/486 Partitions, Violations = 6248
Routed  22/486 Partitions, Violations = 6269
Routed  24/486 Partitions, Violations = 6278
Routed  26/486 Partitions, Violations = 6261
Routed  28/486 Partitions, Violations = 6283
Routed  30/486 Partitions, Violations = 6246
Routed  32/486 Partitions, Violations = 6248
Routed  34/486 Partitions, Violations = 6274
Routed  36/486 Partitions, Violations = 6308
Routed  38/486 Partitions, Violations = 6288
Routed  40/486 Partitions, Violations = 6336
Routed  42/486 Partitions, Violations = 6342
Routed  44/486 Partitions, Violations = 6366
Routed  46/486 Partitions, Violations = 6379
Routed  48/486 Partitions, Violations = 6358
Routed  50/486 Partitions, Violations = 6365
Routed  52/486 Partitions, Violations = 6337
Routed  54/486 Partitions, Violations = 6288
Routed  56/486 Partitions, Violations = 6282
Routed  58/486 Partitions, Violations = 6289
Routed  60/486 Partitions, Violations = 6294
Routed  62/486 Partitions, Violations = 6264
Routed  64/486 Partitions, Violations = 6215
Routed  66/486 Partitions, Violations = 6223
Routed  68/486 Partitions, Violations = 6236
Routed  70/486 Partitions, Violations = 6245
Routed  72/486 Partitions, Violations = 6276
Routed  74/486 Partitions, Violations = 6248
Routed  76/486 Partitions, Violations = 6275
Routed  78/486 Partitions, Violations = 6283
Routed  80/486 Partitions, Violations = 6303
Routed  82/486 Partitions, Violations = 6323
Routed  84/486 Partitions, Violations = 6338
Routed  86/486 Partitions, Violations = 6342
Routed  88/486 Partitions, Violations = 6375
Routed  90/486 Partitions, Violations = 6392
Routed  92/486 Partitions, Violations = 6392
Routed  94/486 Partitions, Violations = 6353
Routed  96/486 Partitions, Violations = 6316
Routed  98/486 Partitions, Violations = 6336
Routed  100/486 Partitions, Violations =        6324
Routed  102/486 Partitions, Violations =        6367
Routed  104/486 Partitions, Violations =        6388
Routed  106/486 Partitions, Violations =        6400
Routed  108/486 Partitions, Violations =        6410
Routed  110/486 Partitions, Violations =        6389
Routed  112/486 Partitions, Violations =        6396
Routed  114/486 Partitions, Violations =        6383
Routed  116/486 Partitions, Violations =        6405
Routed  118/486 Partitions, Violations =        6426
Routed  120/486 Partitions, Violations =        6399
Routed  122/486 Partitions, Violations =        6399
Routed  124/486 Partitions, Violations =        6420
Routed  126/486 Partitions, Violations =        6431
Routed  128/486 Partitions, Violations =        6418
Routed  130/486 Partitions, Violations =        6430
Routed  132/486 Partitions, Violations =        6470
Routed  134/486 Partitions, Violations =        6449
Routed  136/486 Partitions, Violations =        6504
Routed  138/486 Partitions, Violations =        6451
Routed  140/486 Partitions, Violations =        6428
Routed  142/486 Partitions, Violations =        6458
Routed  144/486 Partitions, Violations =        6475
Routed  146/486 Partitions, Violations =        6479
Routed  148/486 Partitions, Violations =        6480
Routed  150/486 Partitions, Violations =        6542
Routed  152/486 Partitions, Violations =        6539
Routed  154/486 Partitions, Violations =        6560
Routed  156/486 Partitions, Violations =        6530
Routed  158/486 Partitions, Violations =        6560
Routed  160/486 Partitions, Violations =        6620
Routed  162/486 Partitions, Violations =        6606
Routed  164/486 Partitions, Violations =        6616
Routed  166/486 Partitions, Violations =        6635
Routed  168/486 Partitions, Violations =        6632
Routed  170/486 Partitions, Violations =        6644
Routed  172/486 Partitions, Violations =        6660
Routed  174/486 Partitions, Violations =        6692
Routed  176/486 Partitions, Violations =        6706
Routed  178/486 Partitions, Violations =        6716
Routed  180/486 Partitions, Violations =        6659
Routed  182/486 Partitions, Violations =        6688
Routed  184/486 Partitions, Violations =        6718
Routed  186/486 Partitions, Violations =        6703
Routed  188/486 Partitions, Violations =        6721
Routed  190/486 Partitions, Violations =        6726
Routed  192/486 Partitions, Violations =        6759
Routed  194/486 Partitions, Violations =        6768
Routed  196/486 Partitions, Violations =        6780
Routed  198/486 Partitions, Violations =        6780
Routed  200/486 Partitions, Violations =        6803
Routed  202/486 Partitions, Violations =        6835
Routed  204/486 Partitions, Violations =        6833
Routed  206/486 Partitions, Violations =        6835
Routed  208/486 Partitions, Violations =        6833
Routed  210/486 Partitions, Violations =        6827
Routed  212/486 Partitions, Violations =        6832
Routed  214/486 Partitions, Violations =        6822
Routed  216/486 Partitions, Violations =        6837
Routed  218/486 Partitions, Violations =        6822
Routed  220/486 Partitions, Violations =        6838
Routed  222/486 Partitions, Violations =        6867
Routed  224/486 Partitions, Violations =        6823
Routed  226/486 Partitions, Violations =        6827
Routed  228/486 Partitions, Violations =        6816
Routed  230/486 Partitions, Violations =        6832
Routed  232/486 Partitions, Violations =        6836
Routed  234/486 Partitions, Violations =        6832
Routed  236/486 Partitions, Violations =        6840
Routed  238/486 Partitions, Violations =        6864
Routed  240/486 Partitions, Violations =        6867
Routed  242/486 Partitions, Violations =        6848
Routed  244/486 Partitions, Violations =        6873
Routed  246/486 Partitions, Violations =        6855
Routed  248/486 Partitions, Violations =        6871
Routed  250/486 Partitions, Violations =        6872
Routed  252/486 Partitions, Violations =        6882
Routed  254/486 Partitions, Violations =        6916
Routed  256/486 Partitions, Violations =        6908
Routed  258/486 Partitions, Violations =        6891
Routed  260/486 Partitions, Violations =        6922
Routed  262/486 Partitions, Violations =        6891
Routed  264/486 Partitions, Violations =        6888
Routed  266/486 Partitions, Violations =        6905
Routed  268/486 Partitions, Violations =        6937
Routed  270/486 Partitions, Violations =        6915
Routed  272/486 Partitions, Violations =        6918
Routed  274/486 Partitions, Violations =        6955
Routed  276/486 Partitions, Violations =        6968
Routed  278/486 Partitions, Violations =        6967
Routed  280/486 Partitions, Violations =        6961
Routed  282/486 Partitions, Violations =        6951
Routed  284/486 Partitions, Violations =        6960
Routed  286/486 Partitions, Violations =        7010
Routed  288/486 Partitions, Violations =        7010
Routed  290/486 Partitions, Violations =        7006
Routed  292/486 Partitions, Violations =        7027
Routed  294/486 Partitions, Violations =        7029
Routed  296/486 Partitions, Violations =        7014
Routed  298/486 Partitions, Violations =        7016
Routed  300/486 Partitions, Violations =        7031
Routed  302/486 Partitions, Violations =        7076
Routed  304/486 Partitions, Violations =        7083
Routed  306/486 Partitions, Violations =        7043
Routed  308/486 Partitions, Violations =        7068
Routed  310/486 Partitions, Violations =        7064
Routed  312/486 Partitions, Violations =        7089
Routed  314/486 Partitions, Violations =        7061
Routed  316/486 Partitions, Violations =        7010
Routed  318/486 Partitions, Violations =        7014
Routed  320/486 Partitions, Violations =        7030
Routed  322/486 Partitions, Violations =        7016
Routed  324/486 Partitions, Violations =        7034
Routed  326/486 Partitions, Violations =        7056
Routed  328/486 Partitions, Violations =        7052
Routed  330/486 Partitions, Violations =        7064
Routed  332/486 Partitions, Violations =        7068
Routed  334/486 Partitions, Violations =        7103
Routed  336/486 Partitions, Violations =        7084
Routed  338/486 Partitions, Violations =        7120
Routed  340/486 Partitions, Violations =        7081
Routed  342/486 Partitions, Violations =        7086
Routed  344/486 Partitions, Violations =        7104
Routed  346/486 Partitions, Violations =        7102
Routed  348/486 Partitions, Violations =        7103
Routed  350/486 Partitions, Violations =        7129
Routed  352/486 Partitions, Violations =        7099
Routed  354/486 Partitions, Violations =        7103
Routed  356/486 Partitions, Violations =        7138
Routed  358/486 Partitions, Violations =        7158
Routed  360/486 Partitions, Violations =        7165
Routed  362/486 Partitions, Violations =        7168
Routed  364/486 Partitions, Violations =        7159
Routed  366/486 Partitions, Violations =        7199
Routed  368/486 Partitions, Violations =        7199
Routed  370/486 Partitions, Violations =        7194
Routed  372/486 Partitions, Violations =        7210
Routed  374/486 Partitions, Violations =        7219
Routed  376/486 Partitions, Violations =        7202
Routed  378/486 Partitions, Violations =        7202
Routed  380/486 Partitions, Violations =        7213
Routed  382/486 Partitions, Violations =        7216
Routed  384/486 Partitions, Violations =        7232
Routed  386/486 Partitions, Violations =        7222
Routed  388/486 Partitions, Violations =        7221
Routed  390/486 Partitions, Violations =        7236
Routed  392/486 Partitions, Violations =        7257
Routed  394/486 Partitions, Violations =        7266
Routed  396/486 Partitions, Violations =        7270
Routed  398/486 Partitions, Violations =        7271
Routed  400/486 Partitions, Violations =        7273
Routed  402/486 Partitions, Violations =        7237
Routed  404/486 Partitions, Violations =        7235
Routed  406/486 Partitions, Violations =        7246
Routed  408/486 Partitions, Violations =        7247
Routed  410/486 Partitions, Violations =        7253
Routed  412/486 Partitions, Violations =        7266
Routed  414/486 Partitions, Violations =        7264
Routed  416/486 Partitions, Violations =        7280
Routed  418/486 Partitions, Violations =        7291
Routed  420/486 Partitions, Violations =        7280
Routed  422/486 Partitions, Violations =        7278
Routed  424/486 Partitions, Violations =        7272
Routed  426/486 Partitions, Violations =        7264
Routed  428/486 Partitions, Violations =        7286
Routed  430/486 Partitions, Violations =        7296
Routed  432/486 Partitions, Violations =        7290
Routed  434/486 Partitions, Violations =        7284
Routed  436/486 Partitions, Violations =        7303
Routed  438/486 Partitions, Violations =        7327
Routed  440/486 Partitions, Violations =        7329
Routed  442/486 Partitions, Violations =        7351
Routed  444/486 Partitions, Violations =        7365
Routed  446/486 Partitions, Violations =        7368
Routed  448/486 Partitions, Violations =        7372
Routed  450/486 Partitions, Violations =        7424
Routed  452/486 Partitions, Violations =        7391
Routed  454/486 Partitions, Violations =        7440
Routed  456/486 Partitions, Violations =        7452
Routed  458/486 Partitions, Violations =        7441
Routed  460/486 Partitions, Violations =        7449
Routed  462/486 Partitions, Violations =        7410
Routed  464/486 Partitions, Violations =        7409
Routed  466/486 Partitions, Violations =        7413
Routed  468/486 Partitions, Violations =        7400
Routed  470/486 Partitions, Violations =        7415
Routed  472/486 Partitions, Violations =        7435
Routed  474/486 Partitions, Violations =        7435
Routed  476/486 Partitions, Violations =        7435
Routed  478/486 Partitions, Violations =        7435
Routed  480/486 Partitions, Violations =        7439
Routed  482/486 Partitions, Violations =        7437
Routed  484/486 Partitions, Violations =        7438
Routed  486/486 Partitions, Violations =        7434

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7434
        Diff net spacing : 1839
        Double pattern hard mask space : 1914
        Less than minimum area : 237
        Less than minimum width : 116
        Less than NDR width : 147
        Local double pattern cycle : 1
        Off-grid : 107
        Same net spacing : 1
        Same net via-cut spacing : 103
        Short : 2429
        Internal-only types : 540

[Iter 4] Elapsed real time: 0:03:29 
[Iter 4] Elapsed cpu  time: sys=0:00:03 usr=0:12:30 total=0:12:33
[Iter 4] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 4] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 4 with 486 parts

Start DR iteration 5: non-uniform partition
Routed  1/521 Partitions, Violations =  7321
Routed  2/521 Partitions, Violations =  7290
Routed  4/521 Partitions, Violations =  7233
Routed  6/521 Partitions, Violations =  7172
Routed  8/521 Partitions, Violations =  7184
Routed  10/521 Partitions, Violations = 7130
Routed  12/521 Partitions, Violations = 7119
Routed  14/521 Partitions, Violations = 7083
Routed  16/521 Partitions, Violations = 7064
Routed  18/521 Partitions, Violations = 7055
Routed  20/521 Partitions, Violations = 7068
Routed  22/521 Partitions, Violations = 7066
Routed  24/521 Partitions, Violations = 7075
Routed  26/521 Partitions, Violations = 7068
Routed  28/521 Partitions, Violations = 7065
Routed  30/521 Partitions, Violations = 7063
Routed  32/521 Partitions, Violations = 7038
Routed  34/521 Partitions, Violations = 7068
Routed  36/521 Partitions, Violations = 7015
Routed  38/521 Partitions, Violations = 7014
Routed  40/521 Partitions, Violations = 7000
Routed  42/521 Partitions, Violations = 6982
Routed  44/521 Partitions, Violations = 6962
Routed  46/521 Partitions, Violations = 6926
Routed  48/521 Partitions, Violations = 6956
Routed  50/521 Partitions, Violations = 6939
Routed  52/521 Partitions, Violations = 6961
Routed  54/521 Partitions, Violations = 6950
Routed  56/521 Partitions, Violations = 6925
Routed  58/521 Partitions, Violations = 6940
Routed  60/521 Partitions, Violations = 6955
Routed  62/521 Partitions, Violations = 6905
Routed  64/521 Partitions, Violations = 6891
Routed  66/521 Partitions, Violations = 6857
Routed  68/521 Partitions, Violations = 6811
Routed  70/521 Partitions, Violations = 6791
Routed  72/521 Partitions, Violations = 6811
Routed  74/521 Partitions, Violations = 6808
Routed  76/521 Partitions, Violations = 6782
Routed  78/521 Partitions, Violations = 6784
Routed  80/521 Partitions, Violations = 6746
Routed  82/521 Partitions, Violations = 6732
Routed  84/521 Partitions, Violations = 6722
Routed  86/521 Partitions, Violations = 6728
Routed  88/521 Partitions, Violations = 6735
Routed  90/521 Partitions, Violations = 6725
Routed  92/521 Partitions, Violations = 6734
Routed  94/521 Partitions, Violations = 6705
Routed  96/521 Partitions, Violations = 6697
Routed  98/521 Partitions, Violations = 6669
Routed  100/521 Partitions, Violations =        6683
Routed  102/521 Partitions, Violations =        6662
Routed  104/521 Partitions, Violations =        6657
Routed  106/521 Partitions, Violations =        6636
Routed  108/521 Partitions, Violations =        6606
Routed  110/521 Partitions, Violations =        6595
Routed  112/521 Partitions, Violations =        6599
Routed  114/521 Partitions, Violations =        6640
Routed  116/521 Partitions, Violations =        6631
Routed  118/521 Partitions, Violations =        6628
Routed  120/521 Partitions, Violations =        6599
Routed  122/521 Partitions, Violations =        6593
Routed  124/521 Partitions, Violations =        6589
Routed  126/521 Partitions, Violations =        6585
Routed  128/521 Partitions, Violations =        6587
Routed  130/521 Partitions, Violations =        6570
Routed  132/521 Partitions, Violations =        6538
Routed  134/521 Partitions, Violations =        6567
Routed  136/521 Partitions, Violations =        6565
Routed  138/521 Partitions, Violations =        6553
Routed  140/521 Partitions, Violations =        6528
Routed  142/521 Partitions, Violations =        6520
Routed  144/521 Partitions, Violations =        6524
Routed  146/521 Partitions, Violations =        6502
Routed  148/521 Partitions, Violations =        6482
Routed  150/521 Partitions, Violations =        6496
Routed  152/521 Partitions, Violations =        6496
Routed  154/521 Partitions, Violations =        6506
Routed  156/521 Partitions, Violations =        6503
Routed  158/521 Partitions, Violations =        6503
Routed  160/521 Partitions, Violations =        6502
Routed  162/521 Partitions, Violations =        6492
Routed  164/521 Partitions, Violations =        6492
Routed  166/521 Partitions, Violations =        6474
Routed  168/521 Partitions, Violations =        6480
Routed  170/521 Partitions, Violations =        6487
Routed  172/521 Partitions, Violations =        6484
Routed  174/521 Partitions, Violations =        6486
Routed  176/521 Partitions, Violations =        6476
Routed  178/521 Partitions, Violations =        6473
Routed  180/521 Partitions, Violations =        6475
Routed  182/521 Partitions, Violations =        6457
Routed  184/521 Partitions, Violations =        6452
Routed  186/521 Partitions, Violations =        6432
Routed  188/521 Partitions, Violations =        6438
Routed  190/521 Partitions, Violations =        6389
Routed  192/521 Partitions, Violations =        6406
Routed  194/521 Partitions, Violations =        6388
Routed  196/521 Partitions, Violations =        6384
Routed  198/521 Partitions, Violations =        6375
Routed  200/521 Partitions, Violations =        6381
Routed  202/521 Partitions, Violations =        6387
Routed  204/521 Partitions, Violations =        6363
Routed  206/521 Partitions, Violations =        6376
Routed  208/521 Partitions, Violations =        6388
Routed  210/521 Partitions, Violations =        6377
Routed  212/521 Partitions, Violations =        6356
Routed  214/521 Partitions, Violations =        6365
Routed  216/521 Partitions, Violations =        6330
Routed  218/521 Partitions, Violations =        6317
Routed  220/521 Partitions, Violations =        6332
Routed  222/521 Partitions, Violations =        6304
Routed  224/521 Partitions, Violations =        6319
Routed  226/521 Partitions, Violations =        6322
Routed  228/521 Partitions, Violations =        6310
Routed  230/521 Partitions, Violations =        6295
Routed  232/521 Partitions, Violations =        6302
Routed  234/521 Partitions, Violations =        6302
Routed  236/521 Partitions, Violations =        6313
Routed  238/521 Partitions, Violations =        6319
Routed  240/521 Partitions, Violations =        6311
Routed  242/521 Partitions, Violations =        6308
Routed  244/521 Partitions, Violations =        6281
Routed  246/521 Partitions, Violations =        6234
Routed  248/521 Partitions, Violations =        6251
Routed  250/521 Partitions, Violations =        6209
Routed  252/521 Partitions, Violations =        6221
Routed  254/521 Partitions, Violations =        6295
Routed  256/521 Partitions, Violations =        6307
Routed  258/521 Partitions, Violations =        6311
Routed  260/521 Partitions, Violations =        6303
Routed  262/521 Partitions, Violations =        6273
Routed  264/521 Partitions, Violations =        6298
Routed  266/521 Partitions, Violations =        6305
Routed  268/521 Partitions, Violations =        6320
Routed  270/521 Partitions, Violations =        6314
Routed  272/521 Partitions, Violations =        6322
Routed  274/521 Partitions, Violations =        6273
Routed  276/521 Partitions, Violations =        6265
Routed  278/521 Partitions, Violations =        6280
Routed  280/521 Partitions, Violations =        6255
Routed  282/521 Partitions, Violations =        6268
Routed  284/521 Partitions, Violations =        6269
Routed  286/521 Partitions, Violations =        6285
Routed  288/521 Partitions, Violations =        6286
Routed  290/521 Partitions, Violations =        6283
Routed  292/521 Partitions, Violations =        6284
Routed  294/521 Partitions, Violations =        6274
Routed  296/521 Partitions, Violations =        6269
Routed  298/521 Partitions, Violations =        6265
Routed  300/521 Partitions, Violations =        6271
Routed  302/521 Partitions, Violations =        6229
Routed  304/521 Partitions, Violations =        6250
Routed  306/521 Partitions, Violations =        6249
Routed  308/521 Partitions, Violations =        6246
Routed  310/521 Partitions, Violations =        6249
Routed  312/521 Partitions, Violations =        6253
Routed  314/521 Partitions, Violations =        6262
Routed  316/521 Partitions, Violations =        6247
Routed  318/521 Partitions, Violations =        6146
Routed  320/521 Partitions, Violations =        6152
Routed  322/521 Partitions, Violations =        6177
Routed  324/521 Partitions, Violations =        6179
Routed  326/521 Partitions, Violations =        6197
Routed  328/521 Partitions, Violations =        6161
Routed  330/521 Partitions, Violations =        6171
Routed  332/521 Partitions, Violations =        6170
Routed  334/521 Partitions, Violations =        6121
Routed  336/521 Partitions, Violations =        6177
Routed  338/521 Partitions, Violations =        6152
Routed  340/521 Partitions, Violations =        6137
Routed  342/521 Partitions, Violations =        6137
Routed  344/521 Partitions, Violations =        6143
Routed  346/521 Partitions, Violations =        6149
Routed  348/521 Partitions, Violations =        6160
Routed  350/521 Partitions, Violations =        6155
Routed  352/521 Partitions, Violations =        6159
Routed  354/521 Partitions, Violations =        6160
Routed  356/521 Partitions, Violations =        6169
Routed  358/521 Partitions, Violations =        6174
Routed  360/521 Partitions, Violations =        6176
Routed  362/521 Partitions, Violations =        6203
Routed  364/521 Partitions, Violations =        6186
Routed  366/521 Partitions, Violations =        6179
Routed  368/521 Partitions, Violations =        6208
Routed  370/521 Partitions, Violations =        6196
Routed  372/521 Partitions, Violations =        6195
Routed  374/521 Partitions, Violations =        6205
Routed  376/521 Partitions, Violations =        6197
Routed  378/521 Partitions, Violations =        6193
Routed  380/521 Partitions, Violations =        6187
Routed  382/521 Partitions, Violations =        6192
Routed  384/521 Partitions, Violations =        6186
Routed  386/521 Partitions, Violations =        6168
Routed  388/521 Partitions, Violations =        6176
Routed  390/521 Partitions, Violations =        6168
Routed  392/521 Partitions, Violations =        6181
Routed  394/521 Partitions, Violations =        6187
Routed  396/521 Partitions, Violations =        6183
Routed  398/521 Partitions, Violations =        6186
Routed  400/521 Partitions, Violations =        6177
Routed  402/521 Partitions, Violations =        6180
Routed  404/521 Partitions, Violations =        6196
Routed  406/521 Partitions, Violations =        6177
Routed  408/521 Partitions, Violations =        6169
Routed  410/521 Partitions, Violations =        6194
Routed  412/521 Partitions, Violations =        6181
Routed  414/521 Partitions, Violations =        6169
Routed  416/521 Partitions, Violations =        6162
Routed  418/521 Partitions, Violations =        6159
Routed  420/521 Partitions, Violations =        6166
Routed  422/521 Partitions, Violations =        6156
Routed  424/521 Partitions, Violations =        6164
Routed  426/521 Partitions, Violations =        6160
Routed  428/521 Partitions, Violations =        6151
Routed  430/521 Partitions, Violations =        6159
Routed  432/521 Partitions, Violations =        6175
Routed  434/521 Partitions, Violations =        6137
Routed  436/521 Partitions, Violations =        6173
Routed  438/521 Partitions, Violations =        6171
Routed  440/521 Partitions, Violations =        6156
Routed  442/521 Partitions, Violations =        6168
Routed  444/521 Partitions, Violations =        6172
Routed  446/521 Partitions, Violations =        6165
Routed  448/521 Partitions, Violations =        6180
Routed  450/521 Partitions, Violations =        6162
Routed  452/521 Partitions, Violations =        6162
Routed  454/521 Partitions, Violations =        6180
Routed  456/521 Partitions, Violations =        6146
Routed  458/521 Partitions, Violations =        6146
Routed  460/521 Partitions, Violations =        6153
Routed  462/521 Partitions, Violations =        6151
Routed  464/521 Partitions, Violations =        6159
Routed  466/521 Partitions, Violations =        6152
Routed  468/521 Partitions, Violations =        6154
Routed  470/521 Partitions, Violations =        6148
Routed  472/521 Partitions, Violations =        6146
Routed  474/521 Partitions, Violations =        6149
Routed  476/521 Partitions, Violations =        6142
Routed  478/521 Partitions, Violations =        6151
Routed  480/521 Partitions, Violations =        6148
Routed  482/521 Partitions, Violations =        6138
Routed  484/521 Partitions, Violations =        6155
Routed  486/521 Partitions, Violations =        6174
Routed  488/521 Partitions, Violations =        6171
Routed  490/521 Partitions, Violations =        6171
Routed  492/521 Partitions, Violations =        6172
Routed  494/521 Partitions, Violations =        6172
Routed  496/521 Partitions, Violations =        6176
Routed  498/521 Partitions, Violations =        6185
Routed  500/521 Partitions, Violations =        6183
Routed  502/521 Partitions, Violations =        6183
Routed  504/521 Partitions, Violations =        6183
Routed  506/521 Partitions, Violations =        6168
Routed  508/521 Partitions, Violations =        6194
Routed  510/521 Partitions, Violations =        6195
Routed  512/521 Partitions, Violations =        6190
Routed  514/521 Partitions, Violations =        6187
Routed  516/521 Partitions, Violations =        6188
Routed  518/521 Partitions, Violations =        6181
Routed  520/521 Partitions, Violations =        6182

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6177
        Diff net spacing : 1342
        Double pattern hard mask space : 1694
        Less than minimum area : 62
        Less than minimum width : 132
        Less than NDR width : 90
        Off-grid : 24
        Same net spacing : 2
        Same net via-cut spacing : 19
        Short : 2489
        Internal-only types : 323

[Iter 5] Elapsed real time: 0:04:29 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:15:28 total=0:15:32
[Iter 5] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 5] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 5 with 521 parts

Start DR iteration 6: non-uniform partition
Routed  1/512 Partitions, Violations =  6022
Routed  2/512 Partitions, Violations =  6059
Routed  4/512 Partitions, Violations =  6075
Routed  6/512 Partitions, Violations =  6070
Routed  8/512 Partitions, Violations =  6086
Routed  10/512 Partitions, Violations = 6111
Routed  12/512 Partitions, Violations = 6051
Routed  14/512 Partitions, Violations = 6047
Routed  16/512 Partitions, Violations = 6036
Routed  18/512 Partitions, Violations = 6046
Routed  20/512 Partitions, Violations = 6052
Routed  22/512 Partitions, Violations = 6087
Routed  24/512 Partitions, Violations = 6063
Routed  26/512 Partitions, Violations = 6066
Routed  28/512 Partitions, Violations = 6073
Routed  30/512 Partitions, Violations = 6064
Routed  32/512 Partitions, Violations = 6059
Routed  34/512 Partitions, Violations = 6033
Routed  36/512 Partitions, Violations = 6058
Routed  38/512 Partitions, Violations = 6079
Routed  40/512 Partitions, Violations = 6094
Routed  42/512 Partitions, Violations = 6090
Routed  44/512 Partitions, Violations = 6086
Routed  46/512 Partitions, Violations = 6081
Routed  48/512 Partitions, Violations = 6088
Routed  50/512 Partitions, Violations = 6125
Routed  52/512 Partitions, Violations = 6101
Routed  54/512 Partitions, Violations = 6087
Routed  56/512 Partitions, Violations = 6098
Routed  58/512 Partitions, Violations = 6101
Routed  60/512 Partitions, Violations = 6102
Routed  62/512 Partitions, Violations = 6121
Routed  64/512 Partitions, Violations = 6122
Routed  66/512 Partitions, Violations = 6100
Routed  68/512 Partitions, Violations = 6097
Routed  70/512 Partitions, Violations = 6107
Routed  72/512 Partitions, Violations = 6126
Routed  74/512 Partitions, Violations = 6144
Routed  76/512 Partitions, Violations = 6150
Routed  78/512 Partitions, Violations = 6147
Routed  80/512 Partitions, Violations = 6142
Routed  82/512 Partitions, Violations = 6136
Routed  84/512 Partitions, Violations = 6195
Routed  86/512 Partitions, Violations = 6183
Routed  88/512 Partitions, Violations = 6198
Routed  90/512 Partitions, Violations = 6192
Routed  92/512 Partitions, Violations = 6185
Routed  94/512 Partitions, Violations = 6211
Routed  96/512 Partitions, Violations = 6196
Routed  98/512 Partitions, Violations = 6197
Routed  100/512 Partitions, Violations =        6197
Routed  102/512 Partitions, Violations =        6174
Routed  104/512 Partitions, Violations =        6165
Routed  106/512 Partitions, Violations =        6184
Routed  108/512 Partitions, Violations =        6248
Routed  110/512 Partitions, Violations =        6219
Routed  112/512 Partitions, Violations =        6241
Routed  114/512 Partitions, Violations =        6264
Routed  116/512 Partitions, Violations =        6242
Routed  118/512 Partitions, Violations =        6260
Routed  120/512 Partitions, Violations =        6270
Routed  122/512 Partitions, Violations =        6247
Routed  124/512 Partitions, Violations =        6255
Routed  126/512 Partitions, Violations =        6261
Routed  128/512 Partitions, Violations =        6259
Routed  130/512 Partitions, Violations =        6241
Routed  132/512 Partitions, Violations =        6265
Routed  134/512 Partitions, Violations =        6252
Routed  136/512 Partitions, Violations =        6271
Routed  138/512 Partitions, Violations =        6270
Routed  140/512 Partitions, Violations =        6249
Routed  142/512 Partitions, Violations =        6284
Routed  144/512 Partitions, Violations =        6271
Routed  146/512 Partitions, Violations =        6288
Routed  148/512 Partitions, Violations =        6308
Routed  150/512 Partitions, Violations =        6315
Routed  152/512 Partitions, Violations =        6335
Routed  154/512 Partitions, Violations =        6315
Routed  156/512 Partitions, Violations =        6360
Routed  158/512 Partitions, Violations =        6341
Routed  160/512 Partitions, Violations =        6360
Routed  162/512 Partitions, Violations =        6375
Routed  164/512 Partitions, Violations =        6374
Routed  166/512 Partitions, Violations =        6378
Routed  168/512 Partitions, Violations =        6398
Routed  170/512 Partitions, Violations =        6418
Routed  172/512 Partitions, Violations =        6433
Routed  174/512 Partitions, Violations =        6443
Routed  176/512 Partitions, Violations =        6431
Routed  178/512 Partitions, Violations =        6441
Routed  180/512 Partitions, Violations =        6456
Routed  182/512 Partitions, Violations =        6493
Routed  184/512 Partitions, Violations =        6489
Routed  186/512 Partitions, Violations =        6479
Routed  188/512 Partitions, Violations =        6510
Routed  190/512 Partitions, Violations =        6503
Routed  192/512 Partitions, Violations =        6485
Routed  194/512 Partitions, Violations =        6506
Routed  196/512 Partitions, Violations =        6495
Routed  198/512 Partitions, Violations =        6506
Routed  200/512 Partitions, Violations =        6497
Routed  202/512 Partitions, Violations =        6506
Routed  204/512 Partitions, Violations =        6528
Routed  206/512 Partitions, Violations =        6556
Routed  208/512 Partitions, Violations =        6510
Routed  210/512 Partitions, Violations =        6539
Routed  212/512 Partitions, Violations =        6549
Routed  214/512 Partitions, Violations =        6561
Routed  216/512 Partitions, Violations =        6554
Routed  218/512 Partitions, Violations =        6560
Routed  220/512 Partitions, Violations =        6561
Routed  222/512 Partitions, Violations =        6538
Routed  224/512 Partitions, Violations =        6565
Routed  226/512 Partitions, Violations =        6561
Routed  228/512 Partitions, Violations =        6575
Routed  230/512 Partitions, Violations =        6572
Routed  232/512 Partitions, Violations =        6568
Routed  234/512 Partitions, Violations =        6579
Routed  236/512 Partitions, Violations =        6590
Routed  238/512 Partitions, Violations =        6594
Routed  240/512 Partitions, Violations =        6609
Routed  242/512 Partitions, Violations =        6591
Routed  244/512 Partitions, Violations =        6598
Routed  246/512 Partitions, Violations =        6587
Routed  248/512 Partitions, Violations =        6589
Routed  250/512 Partitions, Violations =        6627
Routed  252/512 Partitions, Violations =        6617
Routed  254/512 Partitions, Violations =        6619
Routed  256/512 Partitions, Violations =        6633
Routed  258/512 Partitions, Violations =        6625
Routed  260/512 Partitions, Violations =        6644
Routed  262/512 Partitions, Violations =        6666
Routed  264/512 Partitions, Violations =        6637
Routed  266/512 Partitions, Violations =        6645
Routed  268/512 Partitions, Violations =        6662
Routed  270/512 Partitions, Violations =        6682
Routed  272/512 Partitions, Violations =        6716
Routed  274/512 Partitions, Violations =        6723
Routed  276/512 Partitions, Violations =        6710
Routed  278/512 Partitions, Violations =        6733
Routed  280/512 Partitions, Violations =        6744
Routed  282/512 Partitions, Violations =        6753
Routed  284/512 Partitions, Violations =        6745
Routed  286/512 Partitions, Violations =        6745
Routed  288/512 Partitions, Violations =        6770
Routed  290/512 Partitions, Violations =        6783
Routed  292/512 Partitions, Violations =        6771
Routed  294/512 Partitions, Violations =        6774
Routed  296/512 Partitions, Violations =        6768
Routed  298/512 Partitions, Violations =        6804
Routed  300/512 Partitions, Violations =        6807
Routed  302/512 Partitions, Violations =        6810
Routed  304/512 Partitions, Violations =        6827
Routed  306/512 Partitions, Violations =        6839
Routed  308/512 Partitions, Violations =        6852
Routed  310/512 Partitions, Violations =        6840
Routed  312/512 Partitions, Violations =        6848
Routed  314/512 Partitions, Violations =        6845
Routed  316/512 Partitions, Violations =        6859
Routed  318/512 Partitions, Violations =        6869
Routed  320/512 Partitions, Violations =        6863
Routed  322/512 Partitions, Violations =        6863
Routed  324/512 Partitions, Violations =        6885
Routed  326/512 Partitions, Violations =        6879
Routed  328/512 Partitions, Violations =        6876
Routed  330/512 Partitions, Violations =        6853
Routed  332/512 Partitions, Violations =        6855
Routed  334/512 Partitions, Violations =        6872
Routed  336/512 Partitions, Violations =        6881
Routed  338/512 Partitions, Violations =        6885
Routed  340/512 Partitions, Violations =        6929
Routed  342/512 Partitions, Violations =        6937
Routed  344/512 Partitions, Violations =        6878
Routed  346/512 Partitions, Violations =        6896
Routed  348/512 Partitions, Violations =        6886
Routed  350/512 Partitions, Violations =        6938
Routed  352/512 Partitions, Violations =        6954
Routed  354/512 Partitions, Violations =        6952
Routed  356/512 Partitions, Violations =        6970
Routed  358/512 Partitions, Violations =        6975
Routed  360/512 Partitions, Violations =        6979
Routed  362/512 Partitions, Violations =        7000
Routed  364/512 Partitions, Violations =        6987
Routed  366/512 Partitions, Violations =        6974
Routed  368/512 Partitions, Violations =        6975
Routed  370/512 Partitions, Violations =        6995
Routed  372/512 Partitions, Violations =        6984
Routed  374/512 Partitions, Violations =        6999
Routed  376/512 Partitions, Violations =        7036
Routed  378/512 Partitions, Violations =        7040
Routed  380/512 Partitions, Violations =        7045
Routed  382/512 Partitions, Violations =        7042
Routed  384/512 Partitions, Violations =        7091
Routed  386/512 Partitions, Violations =        7093
Routed  388/512 Partitions, Violations =        7083
Routed  390/512 Partitions, Violations =        7076
Routed  392/512 Partitions, Violations =        7091
Routed  394/512 Partitions, Violations =        7076
Routed  396/512 Partitions, Violations =        7091
Routed  398/512 Partitions, Violations =        7111
Routed  400/512 Partitions, Violations =        7116
Routed  402/512 Partitions, Violations =        7133
Routed  404/512 Partitions, Violations =        7123
Routed  406/512 Partitions, Violations =        7119
Routed  408/512 Partitions, Violations =        7127
Routed  410/512 Partitions, Violations =        7122
Routed  412/512 Partitions, Violations =        7100
Routed  414/512 Partitions, Violations =        7117
Routed  416/512 Partitions, Violations =        7113
Routed  418/512 Partitions, Violations =        7120
Routed  420/512 Partitions, Violations =        7112
Routed  422/512 Partitions, Violations =        7158
Routed  424/512 Partitions, Violations =        7165
Routed  426/512 Partitions, Violations =        7174
Routed  428/512 Partitions, Violations =        7173
Routed  430/512 Partitions, Violations =        7167
Routed  432/512 Partitions, Violations =        7196
Routed  434/512 Partitions, Violations =        7198
Routed  436/512 Partitions, Violations =        7201
Routed  438/512 Partitions, Violations =        7211
Routed  440/512 Partitions, Violations =        7204
Routed  442/512 Partitions, Violations =        7241
Routed  444/512 Partitions, Violations =        7248
Routed  446/512 Partitions, Violations =        7250
Routed  448/512 Partitions, Violations =        7246
Routed  450/512 Partitions, Violations =        7235
Routed  452/512 Partitions, Violations =        7236
Routed  454/512 Partitions, Violations =        7237
Routed  456/512 Partitions, Violations =        7242
Routed  458/512 Partitions, Violations =        7251
Routed  460/512 Partitions, Violations =        7239
Routed  462/512 Partitions, Violations =        7229
Routed  464/512 Partitions, Violations =        7257
Routed  466/512 Partitions, Violations =        7264
Routed  468/512 Partitions, Violations =        7268
Routed  470/512 Partitions, Violations =        7272
Routed  472/512 Partitions, Violations =        7273
Routed  474/512 Partitions, Violations =        7273
Routed  476/512 Partitions, Violations =        7275
Routed  478/512 Partitions, Violations =        7254
Routed  480/512 Partitions, Violations =        7264
Routed  482/512 Partitions, Violations =        7263
Routed  484/512 Partitions, Violations =        7262
Routed  486/512 Partitions, Violations =        7263
Routed  488/512 Partitions, Violations =        7274
Routed  490/512 Partitions, Violations =        7281
Routed  492/512 Partitions, Violations =        7286
Routed  494/512 Partitions, Violations =        7286
Routed  496/512 Partitions, Violations =        7288
Routed  498/512 Partitions, Violations =        7297
Routed  500/512 Partitions, Violations =        7302
Routed  502/512 Partitions, Violations =        7320
Routed  504/512 Partitions, Violations =        7328
Routed  506/512 Partitions, Violations =        7323
Routed  508/512 Partitions, Violations =        7324
Routed  510/512 Partitions, Violations =        7322
Routed  512/512 Partitions, Violations =        7321

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7321
        Diff net spacing : 1830
        Double pattern hard mask space : 1850
        Less than minimum area : 239
        Less than minimum width : 127
        Less than NDR width : 113
        Local double pattern cycle : 2
        Off-grid : 90
        Same net spacing : 6
        Same net via-cut spacing : 97
        Short : 2381
        Internal-only types : 586

[Iter 6] Elapsed real time: 0:05:41 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:19:05 total=0:19:09
[Iter 6] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 6] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 6 with 512 parts

Start DR iteration 7: non-uniform partition
Routed  1/485 Partitions, Violations =  7156
Routed  2/485 Partitions, Violations =  7150
Routed  4/485 Partitions, Violations =  7176
Routed  6/485 Partitions, Violations =  7136
Routed  8/485 Partitions, Violations =  7111
Routed  10/485 Partitions, Violations = 7122
Routed  12/485 Partitions, Violations = 7084
Routed  14/485 Partitions, Violations = 7057
Routed  16/485 Partitions, Violations = 7062
Routed  18/485 Partitions, Violations = 7015
Routed  20/485 Partitions, Violations = 7007
Routed  22/485 Partitions, Violations = 6976
Routed  24/485 Partitions, Violations = 6951
Routed  26/485 Partitions, Violations = 6924
Routed  28/485 Partitions, Violations = 6890
Routed  30/485 Partitions, Violations = 6903
Routed  32/485 Partitions, Violations = 6922
Routed  34/485 Partitions, Violations = 6875
Routed  36/485 Partitions, Violations = 6848
Routed  38/485 Partitions, Violations = 6837
Routed  40/485 Partitions, Violations = 6855
Routed  42/485 Partitions, Violations = 6854
Routed  44/485 Partitions, Violations = 6842
Routed  46/485 Partitions, Violations = 6836
Routed  48/485 Partitions, Violations = 6827
Routed  50/485 Partitions, Violations = 6861
Routed  52/485 Partitions, Violations = 6841
Routed  54/485 Partitions, Violations = 6847
Routed  56/485 Partitions, Violations = 6790
Routed  58/485 Partitions, Violations = 6790
Routed  60/485 Partitions, Violations = 6742
Routed  62/485 Partitions, Violations = 6773
Routed  64/485 Partitions, Violations = 6800
Routed  66/485 Partitions, Violations = 6809
Routed  68/485 Partitions, Violations = 6790
Routed  70/485 Partitions, Violations = 6746
Routed  72/485 Partitions, Violations = 6751
Routed  74/485 Partitions, Violations = 6762
Routed  76/485 Partitions, Violations = 6758
Routed  78/485 Partitions, Violations = 6778
Routed  80/485 Partitions, Violations = 6751
Routed  82/485 Partitions, Violations = 6749
Routed  84/485 Partitions, Violations = 6695
Routed  86/485 Partitions, Violations = 6672
Routed  88/485 Partitions, Violations = 6679
Routed  90/485 Partitions, Violations = 6663
Routed  92/485 Partitions, Violations = 6660
Routed  94/485 Partitions, Violations = 6625
Routed  96/485 Partitions, Violations = 6619
Routed  98/485 Partitions, Violations = 6622
Routed  100/485 Partitions, Violations =        6615
Routed  102/485 Partitions, Violations =        6632
Routed  104/485 Partitions, Violations =        6611
Routed  106/485 Partitions, Violations =        6596
Routed  108/485 Partitions, Violations =        6576
Routed  110/485 Partitions, Violations =        6611
Routed  112/485 Partitions, Violations =        6590
Routed  114/485 Partitions, Violations =        6623
Routed  116/485 Partitions, Violations =        6591
Routed  118/485 Partitions, Violations =        6584
Routed  120/485 Partitions, Violations =        6590
Routed  122/485 Partitions, Violations =        6586
Routed  124/485 Partitions, Violations =        6560
Routed  126/485 Partitions, Violations =        6536
Routed  128/485 Partitions, Violations =        6524
Routed  130/485 Partitions, Violations =        6516
Routed  132/485 Partitions, Violations =        6487
Routed  134/485 Partitions, Violations =        6469
Routed  136/485 Partitions, Violations =        6497
Routed  138/485 Partitions, Violations =        6489
Routed  140/485 Partitions, Violations =        6488
Routed  142/485 Partitions, Violations =        6447
Routed  144/485 Partitions, Violations =        6432
Routed  146/485 Partitions, Violations =        6451
Routed  148/485 Partitions, Violations =        6426
Routed  150/485 Partitions, Violations =        6394
Routed  152/485 Partitions, Violations =        6384
Routed  154/485 Partitions, Violations =        6390
Routed  156/485 Partitions, Violations =        6388
Routed  158/485 Partitions, Violations =        6397
Routed  160/485 Partitions, Violations =        6387
Routed  162/485 Partitions, Violations =        6384
Routed  164/485 Partitions, Violations =        6383
Routed  166/485 Partitions, Violations =        6382
Routed  168/485 Partitions, Violations =        6403
Routed  170/485 Partitions, Violations =        6409
Routed  172/485 Partitions, Violations =        6393
Routed  174/485 Partitions, Violations =        6394
Routed  176/485 Partitions, Violations =        6370
Routed  178/485 Partitions, Violations =        6397
Routed  180/485 Partitions, Violations =        6376
Routed  182/485 Partitions, Violations =        6383
Routed  184/485 Partitions, Violations =        6387
Routed  186/485 Partitions, Violations =        6390
Routed  188/485 Partitions, Violations =        6365
Routed  190/485 Partitions, Violations =        6358
Routed  192/485 Partitions, Violations =        6387
Routed  194/485 Partitions, Violations =        6351
Routed  196/485 Partitions, Violations =        6367
Routed  198/485 Partitions, Violations =        6288
Routed  200/485 Partitions, Violations =        6307
Routed  202/485 Partitions, Violations =        6284
Routed  204/485 Partitions, Violations =        6285
Routed  206/485 Partitions, Violations =        6278
Routed  208/485 Partitions, Violations =        6281
Routed  210/485 Partitions, Violations =        6288
Routed  212/485 Partitions, Violations =        6266
Routed  214/485 Partitions, Violations =        6274
Routed  216/485 Partitions, Violations =        6284
Routed  218/485 Partitions, Violations =        6248
Routed  220/485 Partitions, Violations =        6255
Routed  222/485 Partitions, Violations =        6255
Routed  224/485 Partitions, Violations =        6260
Routed  226/485 Partitions, Violations =        6257
Routed  228/485 Partitions, Violations =        6230
Routed  230/485 Partitions, Violations =        6238
Routed  232/485 Partitions, Violations =        6260
Routed  234/485 Partitions, Violations =        6229
Routed  236/485 Partitions, Violations =        6233
Routed  238/485 Partitions, Violations =        6238
Routed  240/485 Partitions, Violations =        6217
Routed  242/485 Partitions, Violations =        6216
Routed  244/485 Partitions, Violations =        6222
Routed  246/485 Partitions, Violations =        6223
Routed  248/485 Partitions, Violations =        6226
Routed  250/485 Partitions, Violations =        6217
Routed  252/485 Partitions, Violations =        6255
Routed  254/485 Partitions, Violations =        6232
Routed  256/485 Partitions, Violations =        6237
Routed  258/485 Partitions, Violations =        6242
Routed  260/485 Partitions, Violations =        6283
Routed  262/485 Partitions, Violations =        6280
Routed  264/485 Partitions, Violations =        6276
Routed  266/485 Partitions, Violations =        6296
Routed  268/485 Partitions, Violations =        6309
Routed  270/485 Partitions, Violations =        6268
Routed  272/485 Partitions, Violations =        6255
Routed  274/485 Partitions, Violations =        6271
Routed  276/485 Partitions, Violations =        6268
Routed  278/485 Partitions, Violations =        6271
Routed  280/485 Partitions, Violations =        6263
Routed  282/485 Partitions, Violations =        6255
Routed  284/485 Partitions, Violations =        6254
Routed  286/485 Partitions, Violations =        6255
Routed  288/485 Partitions, Violations =        6262
Routed  290/485 Partitions, Violations =        6276
Routed  292/485 Partitions, Violations =        6262
Routed  294/485 Partitions, Violations =        6280
Routed  296/485 Partitions, Violations =        6269
Routed  298/485 Partitions, Violations =        6270
Routed  300/485 Partitions, Violations =        6270
Routed  302/485 Partitions, Violations =        6223
Routed  304/485 Partitions, Violations =        6241
Routed  306/485 Partitions, Violations =        6225
Routed  308/485 Partitions, Violations =        6238
Routed  310/485 Partitions, Violations =        6244
Routed  312/485 Partitions, Violations =        6263
Routed  314/485 Partitions, Violations =        6236
Routed  316/485 Partitions, Violations =        6241
Routed  318/485 Partitions, Violations =        6222
Routed  320/485 Partitions, Violations =        6236
Routed  322/485 Partitions, Violations =        6252
Routed  324/485 Partitions, Violations =        6243
Routed  326/485 Partitions, Violations =        6243
Routed  328/485 Partitions, Violations =        6244
Routed  330/485 Partitions, Violations =        6243
Routed  332/485 Partitions, Violations =        6235
Routed  334/485 Partitions, Violations =        6229
Routed  336/485 Partitions, Violations =        6212
Routed  338/485 Partitions, Violations =        6232
Routed  340/485 Partitions, Violations =        6230
Routed  342/485 Partitions, Violations =        6206
Routed  344/485 Partitions, Violations =        6241
Routed  346/485 Partitions, Violations =        6234
Routed  348/485 Partitions, Violations =        6225
Routed  350/485 Partitions, Violations =        6221
Routed  352/485 Partitions, Violations =        6241
Routed  354/485 Partitions, Violations =        6232
Routed  356/485 Partitions, Violations =        6251
Routed  358/485 Partitions, Violations =        6257
Routed  360/485 Partitions, Violations =        6244
Routed  362/485 Partitions, Violations =        6250
Routed  364/485 Partitions, Violations =        6254
Routed  366/485 Partitions, Violations =        6257
Routed  368/485 Partitions, Violations =        6230
Routed  370/485 Partitions, Violations =        6230
Routed  372/485 Partitions, Violations =        6212
Routed  374/485 Partitions, Violations =        6229
Routed  376/485 Partitions, Violations =        6222
Routed  378/485 Partitions, Violations =        6226
Routed  380/485 Partitions, Violations =        6234
Routed  382/485 Partitions, Violations =        6227
Routed  384/485 Partitions, Violations =        6233
Routed  386/485 Partitions, Violations =        6206
Routed  388/485 Partitions, Violations =        6222
Routed  390/485 Partitions, Violations =        6281
Routed  392/485 Partitions, Violations =        6226
Routed  394/485 Partitions, Violations =        6252
Routed  396/485 Partitions, Violations =        6230
Routed  398/485 Partitions, Violations =        6220
Routed  400/485 Partitions, Violations =        6189
Routed  402/485 Partitions, Violations =        6185
Routed  404/485 Partitions, Violations =        6185
Routed  406/485 Partitions, Violations =        6174
Routed  408/485 Partitions, Violations =        6183
Routed  410/485 Partitions, Violations =        6183
Routed  412/485 Partitions, Violations =        6194
Routed  414/485 Partitions, Violations =        6195
Routed  416/485 Partitions, Violations =        6194
Routed  418/485 Partitions, Violations =        6201
Routed  420/485 Partitions, Violations =        6202
Routed  422/485 Partitions, Violations =        6201
Routed  424/485 Partitions, Violations =        6195
Routed  426/485 Partitions, Violations =        6208
Routed  428/485 Partitions, Violations =        6213
Routed  430/485 Partitions, Violations =        6211
Routed  432/485 Partitions, Violations =        6209
Routed  434/485 Partitions, Violations =        6208
Routed  436/485 Partitions, Violations =        6208
Routed  438/485 Partitions, Violations =        6204
Routed  440/485 Partitions, Violations =        6205
Routed  442/485 Partitions, Violations =        6227
Routed  444/485 Partitions, Violations =        6233
Routed  446/485 Partitions, Violations =        6221
Routed  448/485 Partitions, Violations =        6225
Routed  450/485 Partitions, Violations =        6226
Routed  452/485 Partitions, Violations =        6218
Routed  454/485 Partitions, Violations =        6218
Routed  456/485 Partitions, Violations =        6210
Routed  458/485 Partitions, Violations =        6218
Routed  460/485 Partitions, Violations =        6231
Routed  462/485 Partitions, Violations =        6231
Routed  464/485 Partitions, Violations =        6239
Routed  466/485 Partitions, Violations =        6240
Routed  468/485 Partitions, Violations =        6241
Routed  470/485 Partitions, Violations =        6239
Routed  472/485 Partitions, Violations =        6241
Routed  474/485 Partitions, Violations =        6241
Routed  476/485 Partitions, Violations =        6240
Routed  478/485 Partitions, Violations =        6246
Routed  480/485 Partitions, Violations =        6245
Routed  482/485 Partitions, Violations =        6242
Routed  484/485 Partitions, Violations =        6242

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6242
        Diff net spacing : 1471
        Double pattern hard mask space : 1689
        Less than minimum area : 96
        Less than minimum width : 119
        Less than NDR width : 85
        Off-grid : 38
        Same net spacing : 3
        Same net via-cut spacing : 41
        Short : 2400
        Internal-only types : 300

[Iter 7] Elapsed real time: 0:06:53 
[Iter 7] Elapsed cpu  time: sys=0:00:04 usr=0:22:36 total=0:22:41
[Iter 7] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 7] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 7 with 485 parts

Start DR iteration 8: non-uniform partition
Routed  1/479 Partitions, Violations =  6119
Routed  2/479 Partitions, Violations =  6127
Routed  4/479 Partitions, Violations =  6141
Routed  6/479 Partitions, Violations =  6124
Routed  8/479 Partitions, Violations =  6123
Routed  10/479 Partitions, Violations = 6123
Routed  12/479 Partitions, Violations = 6126
Routed  14/479 Partitions, Violations = 6118
Routed  16/479 Partitions, Violations = 6106
Routed  18/479 Partitions, Violations = 6077
Routed  20/479 Partitions, Violations = 6096
Routed  22/479 Partitions, Violations = 6115
Routed  24/479 Partitions, Violations = 6079
Routed  26/479 Partitions, Violations = 6087
Routed  28/479 Partitions, Violations = 6068
Routed  30/479 Partitions, Violations = 6098
Routed  32/479 Partitions, Violations = 6133
Routed  34/479 Partitions, Violations = 6127
Routed  36/479 Partitions, Violations = 6133
Routed  38/479 Partitions, Violations = 6156
Routed  40/479 Partitions, Violations = 6166
Routed  42/479 Partitions, Violations = 6116
Routed  44/479 Partitions, Violations = 6117
Routed  46/479 Partitions, Violations = 6157
Routed  48/479 Partitions, Violations = 6166
Routed  50/479 Partitions, Violations = 6153
Routed  52/479 Partitions, Violations = 6146
Routed  54/479 Partitions, Violations = 6143
Routed  56/479 Partitions, Violations = 6149
Routed  58/479 Partitions, Violations = 6144
Routed  60/479 Partitions, Violations = 6134
Routed  62/479 Partitions, Violations = 6168
Routed  64/479 Partitions, Violations = 6152
Routed  66/479 Partitions, Violations = 6158
Routed  68/479 Partitions, Violations = 6141
Routed  70/479 Partitions, Violations = 6171
Routed  72/479 Partitions, Violations = 6352
Routed  74/479 Partitions, Violations = 6373
Routed  76/479 Partitions, Violations = 6422
Routed  78/479 Partitions, Violations = 6431
Routed  80/479 Partitions, Violations = 6451
Routed  82/479 Partitions, Violations = 6464
Routed  84/479 Partitions, Violations = 6464
Routed  86/479 Partitions, Violations = 6457
Routed  88/479 Partitions, Violations = 6503
Routed  90/479 Partitions, Violations = 6504
Routed  92/479 Partitions, Violations = 6482
Routed  94/479 Partitions, Violations = 6538
Routed  96/479 Partitions, Violations = 6491
Routed  98/479 Partitions, Violations = 6490
Routed  100/479 Partitions, Violations =        6516
Routed  102/479 Partitions, Violations =        6495
Routed  104/479 Partitions, Violations =        6495
Routed  106/479 Partitions, Violations =        6523
Routed  108/479 Partitions, Violations =        6516
Routed  110/479 Partitions, Violations =        6529
Routed  112/479 Partitions, Violations =        6537
Routed  114/479 Partitions, Violations =        6529
Routed  116/479 Partitions, Violations =        6565
Routed  118/479 Partitions, Violations =        6534
Routed  120/479 Partitions, Violations =        6547
Routed  122/479 Partitions, Violations =        6563
Routed  124/479 Partitions, Violations =        6578
Routed  126/479 Partitions, Violations =        6622
Routed  128/479 Partitions, Violations =        6605
Routed  130/479 Partitions, Violations =        6600
Routed  132/479 Partitions, Violations =        6633
Routed  134/479 Partitions, Violations =        6655
Routed  136/479 Partitions, Violations =        6649
Routed  138/479 Partitions, Violations =        6675
Routed  140/479 Partitions, Violations =        6650
Routed  142/479 Partitions, Violations =        6666
Routed  144/479 Partitions, Violations =        6697
Routed  146/479 Partitions, Violations =        6620
Routed  148/479 Partitions, Violations =        6625
Routed  150/479 Partitions, Violations =        6644
Routed  152/479 Partitions, Violations =        6650
Routed  154/479 Partitions, Violations =        6649
Routed  156/479 Partitions, Violations =        6657
Routed  158/479 Partitions, Violations =        6665
Routed  160/479 Partitions, Violations =        6677
Routed  162/479 Partitions, Violations =        6695
Routed  164/479 Partitions, Violations =        6685
Routed  166/479 Partitions, Violations =        6675
Routed  168/479 Partitions, Violations =        6689
Routed  170/479 Partitions, Violations =        6659
Routed  172/479 Partitions, Violations =        6696
Routed  174/479 Partitions, Violations =        6737
Routed  176/479 Partitions, Violations =        6757
Routed  178/479 Partitions, Violations =        6744
Routed  180/479 Partitions, Violations =        6756
Routed  182/479 Partitions, Violations =        6745
Routed  184/479 Partitions, Violations =        6759
Routed  186/479 Partitions, Violations =        6750
Routed  188/479 Partitions, Violations =        6780
Routed  190/479 Partitions, Violations =        6787
Routed  192/479 Partitions, Violations =        6796
Routed  194/479 Partitions, Violations =        6776
Routed  196/479 Partitions, Violations =        6771
Routed  198/479 Partitions, Violations =        6777
Routed  200/479 Partitions, Violations =        6803
Routed  202/479 Partitions, Violations =        6833
Routed  204/479 Partitions, Violations =        6853
Routed  206/479 Partitions, Violations =        6838
Routed  208/479 Partitions, Violations =        6846
Routed  210/479 Partitions, Violations =        6815
Routed  212/479 Partitions, Violations =        6826
Routed  214/479 Partitions, Violations =        6837
Routed  216/479 Partitions, Violations =        6838
Routed  218/479 Partitions, Violations =        6854
Routed  220/479 Partitions, Violations =        6877
Routed  222/479 Partitions, Violations =        6876
Routed  224/479 Partitions, Violations =        6892
Routed  226/479 Partitions, Violations =        6869
Routed  228/479 Partitions, Violations =        6853
Routed  230/479 Partitions, Violations =        6881
Routed  232/479 Partitions, Violations =        6891
Routed  234/479 Partitions, Violations =        6901
Routed  236/479 Partitions, Violations =        6889
Routed  238/479 Partitions, Violations =        6898
Routed  240/479 Partitions, Violations =        6929
Routed  242/479 Partitions, Violations =        6933
Routed  244/479 Partitions, Violations =        6950
Routed  246/479 Partitions, Violations =        6951
Routed  248/479 Partitions, Violations =        6978
Routed  250/479 Partitions, Violations =        6754
Routed  252/479 Partitions, Violations =        6755
Routed  254/479 Partitions, Violations =        6763
Routed  256/479 Partitions, Violations =        6760
Routed  258/479 Partitions, Violations =        6756
Routed  260/479 Partitions, Violations =        6772
Routed  262/479 Partitions, Violations =        6797
Routed  264/479 Partitions, Violations =        6763
Routed  266/479 Partitions, Violations =        6798
Routed  268/479 Partitions, Violations =        6826
Routed  270/479 Partitions, Violations =        6801
Routed  272/479 Partitions, Violations =        6807
Routed  274/479 Partitions, Violations =        6790
Routed  276/479 Partitions, Violations =        6817
Routed  278/479 Partitions, Violations =        6839
Routed  280/479 Partitions, Violations =        6841
Routed  282/479 Partitions, Violations =        6846
Routed  284/479 Partitions, Violations =        6868
Routed  286/479 Partitions, Violations =        6888
Routed  288/479 Partitions, Violations =        6865
Routed  290/479 Partitions, Violations =        6877
Routed  292/479 Partitions, Violations =        6905
Routed  294/479 Partitions, Violations =        6938
Routed  296/479 Partitions, Violations =        6912
Routed  298/479 Partitions, Violations =        6935
Routed  300/479 Partitions, Violations =        6975
Routed  302/479 Partitions, Violations =        6933
Routed  304/479 Partitions, Violations =        6959
Routed  306/479 Partitions, Violations =        6930
Routed  308/479 Partitions, Violations =        6933
Routed  310/479 Partitions, Violations =        6955
Routed  312/479 Partitions, Violations =        6977
Routed  314/479 Partitions, Violations =        6990
Routed  316/479 Partitions, Violations =        7005
Routed  318/479 Partitions, Violations =        6998
Routed  320/479 Partitions, Violations =        7015
Routed  322/479 Partitions, Violations =        7021
Routed  324/479 Partitions, Violations =        7016
Routed  326/479 Partitions, Violations =        7023
Routed  328/479 Partitions, Violations =        7032
Routed  330/479 Partitions, Violations =        7021
Routed  332/479 Partitions, Violations =        7025
Routed  334/479 Partitions, Violations =        7035
Routed  336/479 Partitions, Violations =        7055
Routed  338/479 Partitions, Violations =        7057
Routed  340/479 Partitions, Violations =        7077
Routed  342/479 Partitions, Violations =        7076
Routed  344/479 Partitions, Violations =        7078
Routed  346/479 Partitions, Violations =        7081
Routed  348/479 Partitions, Violations =        7040
Routed  350/479 Partitions, Violations =        7077
Routed  352/479 Partitions, Violations =        7074
Routed  354/479 Partitions, Violations =        7086
Routed  356/479 Partitions, Violations =        7097
Routed  358/479 Partitions, Violations =        7108
Routed  360/479 Partitions, Violations =        7124
Routed  362/479 Partitions, Violations =        7119
Routed  364/479 Partitions, Violations =        7123
Routed  366/479 Partitions, Violations =        7142
Routed  368/479 Partitions, Violations =        7149
Routed  370/479 Partitions, Violations =        7149
Routed  372/479 Partitions, Violations =        7144
Routed  374/479 Partitions, Violations =        7113
Routed  376/479 Partitions, Violations =        7131
Routed  378/479 Partitions, Violations =        7124
Routed  380/479 Partitions, Violations =        7104
Routed  382/479 Partitions, Violations =        7135
Routed  384/479 Partitions, Violations =        7152
Routed  386/479 Partitions, Violations =        7155
Routed  388/479 Partitions, Violations =        7153
Routed  390/479 Partitions, Violations =        7145
Routed  392/479 Partitions, Violations =        7176
Routed  394/479 Partitions, Violations =        7172
Routed  396/479 Partitions, Violations =        7184
Routed  398/479 Partitions, Violations =        7177
Routed  400/479 Partitions, Violations =        7169
Routed  402/479 Partitions, Violations =        7192
Routed  404/479 Partitions, Violations =        7186
Routed  406/479 Partitions, Violations =        7195
Routed  408/479 Partitions, Violations =        7208
Routed  410/479 Partitions, Violations =        7210
Routed  412/479 Partitions, Violations =        7206
Routed  414/479 Partitions, Violations =        7207
Routed  416/479 Partitions, Violations =        7239
Routed  418/479 Partitions, Violations =        7249
Routed  420/479 Partitions, Violations =        7253
Routed  422/479 Partitions, Violations =        7265
Routed  424/479 Partitions, Violations =        7260
Routed  426/479 Partitions, Violations =        7263
Routed  428/479 Partitions, Violations =        7277
Routed  430/479 Partitions, Violations =        7287
Routed  432/479 Partitions, Violations =        7281
Routed  434/479 Partitions, Violations =        7307
Routed  436/479 Partitions, Violations =        7277
Routed  438/479 Partitions, Violations =        7287
Routed  440/479 Partitions, Violations =        7298
Routed  442/479 Partitions, Violations =        7300
Routed  444/479 Partitions, Violations =        7305
Routed  446/479 Partitions, Violations =        7329
Routed  448/479 Partitions, Violations =        7329
Routed  450/479 Partitions, Violations =        7336
Routed  452/479 Partitions, Violations =        7319
Routed  454/479 Partitions, Violations =        7311
Routed  456/479 Partitions, Violations =        7289
Routed  458/479 Partitions, Violations =        7291
Routed  460/479 Partitions, Violations =        7289
Routed  462/479 Partitions, Violations =        7217
Routed  464/479 Partitions, Violations =        7241
Routed  466/479 Partitions, Violations =        7244
Routed  468/479 Partitions, Violations =        7235
Routed  470/479 Partitions, Violations =        7235
Routed  472/479 Partitions, Violations =        7240
Routed  474/479 Partitions, Violations =        7240
Routed  476/479 Partitions, Violations =        7241
Routed  478/479 Partitions, Violations =        7277

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7276
        Diff net spacing : 1834
        Double pattern hard mask space : 1870
        Less than minimum area : 246
        Less than minimum width : 124
        Less than NDR width : 137
        Local double pattern cycle : 1
        Off-grid : 94
        Same net spacing : 2
        Same net via-cut spacing : 98
        Short : 2333
        Internal-only types : 537

[Iter 8] Elapsed real time: 0:08:13 
[Iter 8] Elapsed cpu  time: sys=0:00:05 usr=0:26:36 total=0:26:42
[Iter 8] Stage (MB): Used   18  Alloctr   19  Proc   19 
[Iter 8] Total (MB): Used  138  Alloctr  141  Proc 2373 

End DR iteration 8 with 479 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  7275
Checked 7/100 Partitions, Violations =  7250
Checked 8/100 Partitions, Violations =  7275
Checked 12/100 Partitions, Violations = 6591
Checked 18/100 Partitions, Violations = 7050
Checked 21/100 Partitions, Violations = 7169
Checked 24/100 Partitions, Violations = 7261
Checked 28/100 Partitions, Violations = 7008
Checked 34/100 Partitions, Violations = 7008
Checked 37/100 Partitions, Violations = 7103
Checked 40/100 Partitions, Violations = 7101
Checked 50/100 Partitions, Violations = 7212
Checked 51/100 Partitions, Violations = 7136
Checked 54/100 Partitions, Violations = 7153
Checked 56/100 Partitions, Violations = 6986
Checked 60/100 Partitions, Violations = 7153
Checked 65/100 Partitions, Violations = 7084
Checked 68/100 Partitions, Violations = 7220
Checked 75/100 Partitions, Violations = 6774
Checked 77/100 Partitions, Violations = 7006
Checked 80/100 Partitions, Violations = 6807
Checked 84/100 Partitions, Violations = 6981
Checked 88/100 Partitions, Violations = 7145
Checked 92/100 Partitions, Violations = 6970
Checked 96/100 Partitions, Violations = 7114
Checked 100/100 Partitions, Violations =        7066

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  7066
Checked 10/121 Partitions, Violations = 7066
Checked 11/121 Partitions, Violations = 7066
Checked 12/121 Partitions, Violations = 7066
Checked 16/121 Partitions, Violations = 7066
Checked 20/121 Partitions, Violations = 7066
Checked 24/121 Partitions, Violations = 7066
Checked 28/121 Partitions, Violations = 7066
Checked 47/121 Partitions, Violations = 7066
Checked 50/121 Partitions, Violations = 7066
Checked 55/121 Partitions, Violations = 7066
Checked 56/121 Partitions, Violations = 7066
Checked 59/121 Partitions, Violations = 7066
Checked 66/121 Partitions, Violations = 7066
Checked 67/121 Partitions, Violations = 7066
Checked 78/121 Partitions, Violations = 7066
Checked 79/121 Partitions, Violations = 7066
Checked 80/121 Partitions, Violations = 7066
Checked 81/121 Partitions, Violations = 7066
Checked 82/121 Partitions, Violations = 7066
Checked 83/121 Partitions, Violations = 7066
Checked 84/121 Partitions, Violations = 7066
Checked 89/121 Partitions, Violations = 7066
Checked 92/121 Partitions, Violations = 7066
Checked 96/121 Partitions, Violations = 7066
Checked 100/121 Partitions, Violations =        7066
Checked 104/121 Partitions, Violations =        7066
Checked 108/121 Partitions, Violations =        7066
Checked 112/121 Partitions, Violations =        7066
Checked 116/121 Partitions, Violations =        7066
Checked 120/121 Partitions, Violations =        7066
[DRC CHECK] Elapsed real time: 0:08:19 
[DRC CHECK] Elapsed cpu  time: sys=0:00:05 usr=0:27:07 total=0:27:12
[DRC CHECK] Stage (MB): Used   18  Alloctr   19  Proc   55 
[DRC CHECK] Total (MB): Used  138  Alloctr  141  Proc 2409 
Start DR iteration 9: non-uniform partition
Routed  1/450 Partitions, Violations =  6853
Routed  2/450 Partitions, Violations =  6825
Routed  4/450 Partitions, Violations =  6809
Routed  6/450 Partitions, Violations =  6785
Routed  8/450 Partitions, Violations =  6776
Routed  10/450 Partitions, Violations = 6772
Routed  12/450 Partitions, Violations = 6813
Routed  14/450 Partitions, Violations = 6805
Routed  16/450 Partitions, Violations = 6788
Routed  18/450 Partitions, Violations = 6810
Routed  20/450 Partitions, Violations = 6779
Routed  22/450 Partitions, Violations = 6763
Routed  24/450 Partitions, Violations = 6794
Routed  26/450 Partitions, Violations = 6796
Routed  28/450 Partitions, Violations = 6798
Routed  30/450 Partitions, Violations = 6803
Routed  32/450 Partitions, Violations = 6842
Routed  34/450 Partitions, Violations = 6832
Routed  36/450 Partitions, Violations = 6799
Routed  38/450 Partitions, Violations = 6816
Routed  40/450 Partitions, Violations = 6789
Routed  42/450 Partitions, Violations = 6777
Routed  44/450 Partitions, Violations = 6768
Routed  46/450 Partitions, Violations = 6751
Routed  48/450 Partitions, Violations = 6740
Routed  50/450 Partitions, Violations = 6772
Routed  52/450 Partitions, Violations = 6773
Routed  54/450 Partitions, Violations = 6752
Routed  56/450 Partitions, Violations = 6734
Routed  58/450 Partitions, Violations = 6720
Routed  60/450 Partitions, Violations = 6730
Routed  62/450 Partitions, Violations = 6723
Routed  64/450 Partitions, Violations = 6690
Routed  66/450 Partitions, Violations = 6683
Routed  68/450 Partitions, Violations = 6684
Routed  70/450 Partitions, Violations = 6721
Routed  72/450 Partitions, Violations = 6704
Routed  74/450 Partitions, Violations = 6683
Routed  76/450 Partitions, Violations = 6666
Routed  78/450 Partitions, Violations = 6669
Routed  80/450 Partitions, Violations = 6588
Routed  82/450 Partitions, Violations = 6596
Routed  84/450 Partitions, Violations = 6639
Routed  86/450 Partitions, Violations = 6639
Routed  88/450 Partitions, Violations = 6674
Routed  90/450 Partitions, Violations = 6649
Routed  92/450 Partitions, Violations = 6653
Routed  94/450 Partitions, Violations = 6673
Routed  96/450 Partitions, Violations = 6645
Routed  98/450 Partitions, Violations = 6641
Routed  100/450 Partitions, Violations =        6643
Routed  102/450 Partitions, Violations =        6611
Routed  104/450 Partitions, Violations =        6561
Routed  106/450 Partitions, Violations =        6553
Routed  108/450 Partitions, Violations =        6560
Routed  110/450 Partitions, Violations =        6548
Routed  112/450 Partitions, Violations =        6548
Routed  114/450 Partitions, Violations =        6533
Routed  116/450 Partitions, Violations =        6569
Routed  118/450 Partitions, Violations =        6531
Routed  120/450 Partitions, Violations =        6499
Routed  122/450 Partitions, Violations =        6505
Routed  124/450 Partitions, Violations =        6515
Routed  126/450 Partitions, Violations =        6496
Routed  128/450 Partitions, Violations =        6501
Routed  130/450 Partitions, Violations =        6465
Routed  132/450 Partitions, Violations =        6485
Routed  134/450 Partitions, Violations =        6450
Routed  136/450 Partitions, Violations =        6458
Routed  138/450 Partitions, Violations =        6483
Routed  140/450 Partitions, Violations =        6442
Routed  142/450 Partitions, Violations =        6441
Routed  144/450 Partitions, Violations =        6424
Routed  146/450 Partitions, Violations =        6419
Routed  148/450 Partitions, Violations =        6420
Routed  150/450 Partitions, Violations =        6399
Routed  152/450 Partitions, Violations =        6410
Routed  154/450 Partitions, Violations =        6459
Routed  156/450 Partitions, Violations =        6409
Routed  158/450 Partitions, Violations =        6409
Routed  160/450 Partitions, Violations =        6403
Routed  162/450 Partitions, Violations =        6441
Routed  164/450 Partitions, Violations =        6363
Routed  166/450 Partitions, Violations =        6341
Routed  168/450 Partitions, Violations =        6394
Routed  170/450 Partitions, Violations =        6401
Routed  172/450 Partitions, Violations =        6393
Routed  174/450 Partitions, Violations =        6372
Routed  176/450 Partitions, Violations =        6392
Routed  178/450 Partitions, Violations =        6383
Routed  180/450 Partitions, Violations =        6399
Routed  182/450 Partitions, Violations =        6383
Routed  184/450 Partitions, Violations =        6384
Routed  186/450 Partitions, Violations =        6381
Routed  188/450 Partitions, Violations =        6374
Routed  190/450 Partitions, Violations =        6402
Routed  192/450 Partitions, Violations =        6372
Routed  194/450 Partitions, Violations =        6369
Routed  196/450 Partitions, Violations =        6358
Routed  198/450 Partitions, Violations =        6374
Routed  200/450 Partitions, Violations =        6384
Routed  202/450 Partitions, Violations =        6380
Routed  204/450 Partitions, Violations =        6368
Routed  206/450 Partitions, Violations =        6382
Routed  208/450 Partitions, Violations =        6375
Routed  210/450 Partitions, Violations =        6375
Routed  212/450 Partitions, Violations =        6360
Routed  214/450 Partitions, Violations =        6348
Routed  216/450 Partitions, Violations =        6356
Routed  218/450 Partitions, Violations =        6348
Routed  220/450 Partitions, Violations =        6381
Routed  222/450 Partitions, Violations =        6371
Routed  224/450 Partitions, Violations =        6378
Routed  226/450 Partitions, Violations =        6388
Routed  228/450 Partitions, Violations =        6374
Routed  230/450 Partitions, Violations =        6396
Routed  232/450 Partitions, Violations =        6405
Routed  234/450 Partitions, Violations =        6388
Routed  236/450 Partitions, Violations =        6396
Routed  238/450 Partitions, Violations =        6407
Routed  240/450 Partitions, Violations =        6417
Routed  242/450 Partitions, Violations =        6447
Routed  244/450 Partitions, Violations =        6404
Routed  246/450 Partitions, Violations =        6370
Routed  248/450 Partitions, Violations =        6414
Routed  250/450 Partitions, Violations =        6408
Routed  252/450 Partitions, Violations =        6394
Routed  254/450 Partitions, Violations =        6408
Routed  256/450 Partitions, Violations =        6406
Routed  258/450 Partitions, Violations =        6446
Routed  260/450 Partitions, Violations =        6440
Routed  262/450 Partitions, Violations =        6446
Routed  264/450 Partitions, Violations =        6394
Routed  266/450 Partitions, Violations =        6441
Routed  268/450 Partitions, Violations =        6441
Routed  270/450 Partitions, Violations =        6440
Routed  272/450 Partitions, Violations =        6456
Routed  274/450 Partitions, Violations =        6466
Routed  276/450 Partitions, Violations =        6465
Routed  278/450 Partitions, Violations =        6479
Routed  280/450 Partitions, Violations =        6480
Routed  282/450 Partitions, Violations =        6548
Routed  284/450 Partitions, Violations =        6481
Routed  286/450 Partitions, Violations =        6487
Routed  288/450 Partitions, Violations =        6487
Routed  290/450 Partitions, Violations =        6488
Routed  292/450 Partitions, Violations =        6483
Routed  294/450 Partitions, Violations =        6489
Routed  296/450 Partitions, Violations =        6482
Routed  298/450 Partitions, Violations =        6493
Routed  300/450 Partitions, Violations =        6464
Routed  302/450 Partitions, Violations =        6491
Routed  304/450 Partitions, Violations =        6486
Routed  306/450 Partitions, Violations =        6468
Routed  308/450 Partitions, Violations =        6504
Routed  310/450 Partitions, Violations =        6486
Routed  312/450 Partitions, Violations =        6518
Routed  314/450 Partitions, Violations =        6507
Routed  316/450 Partitions, Violations =        6505
Routed  318/450 Partitions, Violations =        6536
Routed  320/450 Partitions, Violations =        6524
Routed  322/450 Partitions, Violations =        6563
Routed  324/450 Partitions, Violations =        6465
Routed  326/450 Partitions, Violations =        6493
Routed  328/450 Partitions, Violations =        6476
Routed  330/450 Partitions, Violations =        6476
Routed  332/450 Partitions, Violations =        6505
Routed  334/450 Partitions, Violations =        6476
Routed  336/450 Partitions, Violations =        6463
Routed  338/450 Partitions, Violations =        6439
Routed  340/450 Partitions, Violations =        6431
Routed  342/450 Partitions, Violations =        6440
Routed  344/450 Partitions, Violations =        6407
Routed  346/450 Partitions, Violations =        6383
Routed  348/450 Partitions, Violations =        6381
Routed  350/450 Partitions, Violations =        6369
Routed  352/450 Partitions, Violations =        6353
Routed  354/450 Partitions, Violations =        6364
Routed  356/450 Partitions, Violations =        6339
Routed  358/450 Partitions, Violations =        6356
Routed  360/450 Partitions, Violations =        6365
Routed  362/450 Partitions, Violations =        6361
Routed  364/450 Partitions, Violations =        6334
Routed  366/450 Partitions, Violations =        6292
Routed  368/450 Partitions, Violations =        6308
Routed  370/450 Partitions, Violations =        6320
Routed  372/450 Partitions, Violations =        6311
Routed  374/450 Partitions, Violations =        6311
Routed  376/450 Partitions, Violations =        6312
Routed  378/450 Partitions, Violations =        6321
Routed  380/450 Partitions, Violations =        6319
Routed  382/450 Partitions, Violations =        6315
Routed  384/450 Partitions, Violations =        6308
Routed  386/450 Partitions, Violations =        6308
Routed  388/450 Partitions, Violations =        6320
Routed  390/450 Partitions, Violations =        6316
Routed  392/450 Partitions, Violations =        6319
Routed  394/450 Partitions, Violations =        6311
Routed  396/450 Partitions, Violations =        6321
Routed  398/450 Partitions, Violations =        6321
Routed  400/450 Partitions, Violations =        6309
Routed  402/450 Partitions, Violations =        6310
Routed  404/450 Partitions, Violations =        6311
Routed  406/450 Partitions, Violations =        6299
Routed  408/450 Partitions, Violations =        6318
Routed  410/450 Partitions, Violations =        6297
Routed  412/450 Partitions, Violations =        6318
Routed  414/450 Partitions, Violations =        6303
Routed  416/450 Partitions, Violations =        6320
Routed  418/450 Partitions, Violations =        6328
Routed  420/450 Partitions, Violations =        6328
Routed  422/450 Partitions, Violations =        6326
Routed  424/450 Partitions, Violations =        6327
Routed  426/450 Partitions, Violations =        6334
Routed  428/450 Partitions, Violations =        6335
Routed  430/450 Partitions, Violations =        6339
Routed  432/450 Partitions, Violations =        6339
Routed  434/450 Partitions, Violations =        6343
Routed  436/450 Partitions, Violations =        6342
Routed  438/450 Partitions, Violations =        6343
Routed  440/450 Partitions, Violations =        6343
Routed  442/450 Partitions, Violations =        6342
Routed  444/450 Partitions, Violations =        6344
Routed  446/450 Partitions, Violations =        6346
Routed  448/450 Partitions, Violations =        6345
Routed  450/450 Partitions, Violations =        6344

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6344
        Diff net spacing : 1503
        Double pattern hard mask space : 1712
        Less than minimum area : 92
        Less than minimum width : 117
        Less than NDR width : 66
        Local double pattern cycle : 3
        Off-grid : 45
        Same net spacing : 3
        Same net via-cut spacing : 38
        Short : 2410
        Internal-only types : 355

[Iter 9] Elapsed real time: 0:09:49 
[Iter 9] Elapsed cpu  time: sys=0:00:06 usr=0:31:34 total=0:31:40
[Iter 9] Stage (MB): Used   18  Alloctr   19  Proc   55 
[Iter 9] Total (MB): Used  138  Alloctr  141  Proc 2409 

End DR iteration 9 with 450 parts

Start DR iteration 10: non-uniform partition
Routed  1/442 Partitions, Violations =  6168
Routed  2/442 Partitions, Violations =  6189
Routed  4/442 Partitions, Violations =  6227
Routed  6/442 Partitions, Violations =  6247
Routed  8/442 Partitions, Violations =  6250
Routed  10/442 Partitions, Violations = 6266
Routed  12/442 Partitions, Violations = 6271
Routed  14/442 Partitions, Violations = 6252
Routed  16/442 Partitions, Violations = 6222
Routed  18/442 Partitions, Violations = 6221
Routed  20/442 Partitions, Violations = 6202
Routed  22/442 Partitions, Violations = 6213
Routed  24/442 Partitions, Violations = 6213
Routed  26/442 Partitions, Violations = 6213
Routed  28/442 Partitions, Violations = 6170
Routed  30/442 Partitions, Violations = 6163
Routed  32/442 Partitions, Violations = 6198
Routed  34/442 Partitions, Violations = 6194
Routed  36/442 Partitions, Violations = 6155
Routed  38/442 Partitions, Violations = 6150
Routed  40/442 Partitions, Violations = 6204
Routed  42/442 Partitions, Violations = 6171
Routed  44/442 Partitions, Violations = 6182
Routed  46/442 Partitions, Violations = 6202
Routed  48/442 Partitions, Violations = 6115
Routed  50/442 Partitions, Violations = 6113
Routed  52/442 Partitions, Violations = 6154
Routed  54/442 Partitions, Violations = 6192
Routed  56/442 Partitions, Violations = 6198
Routed  58/442 Partitions, Violations = 6139
Routed  60/442 Partitions, Violations = 6142
Routed  62/442 Partitions, Violations = 6178
Routed  64/442 Partitions, Violations = 6144
Routed  66/442 Partitions, Violations = 6129
Routed  68/442 Partitions, Violations = 6142
Routed  70/442 Partitions, Violations = 6176
Routed  72/442 Partitions, Violations = 6175
Routed  74/442 Partitions, Violations = 6192
Routed  76/442 Partitions, Violations = 6221
Routed  78/442 Partitions, Violations = 6211
Routed  80/442 Partitions, Violations = 6224
Routed  82/442 Partitions, Violations = 6251
Routed  84/442 Partitions, Violations = 6237
Routed  86/442 Partitions, Violations = 6296
Routed  88/442 Partitions, Violations = 6273
Routed  90/442 Partitions, Violations = 6294
Routed  92/442 Partitions, Violations = 6289
Routed  94/442 Partitions, Violations = 6289
Routed  96/442 Partitions, Violations = 6316
Routed  98/442 Partitions, Violations = 6331
Routed  100/442 Partitions, Violations =        6331
Routed  102/442 Partitions, Violations =        6322
Routed  104/442 Partitions, Violations =        6330
Routed  106/442 Partitions, Violations =        6344
Routed  108/442 Partitions, Violations =        6321
Routed  110/442 Partitions, Violations =        6333
Routed  112/442 Partitions, Violations =        6322
Routed  114/442 Partitions, Violations =        6336
Routed  116/442 Partitions, Violations =        6339
Routed  118/442 Partitions, Violations =        6334
Routed  120/442 Partitions, Violations =        6374
Routed  122/442 Partitions, Violations =        6394
Routed  124/442 Partitions, Violations =        6396
Routed  126/442 Partitions, Violations =        6411
Routed  128/442 Partitions, Violations =        6414
Routed  130/442 Partitions, Violations =        6413
Routed  132/442 Partitions, Violations =        6404
Routed  134/442 Partitions, Violations =        6418
Routed  136/442 Partitions, Violations =        6425
Routed  138/442 Partitions, Violations =        6441
Routed  140/442 Partitions, Violations =        6464
Routed  142/442 Partitions, Violations =        6478
Routed  144/442 Partitions, Violations =        6479
Routed  146/442 Partitions, Violations =        6466
Routed  148/442 Partitions, Violations =        6488
Routed  150/442 Partitions, Violations =        6502
Routed  152/442 Partitions, Violations =        6491
Routed  154/442 Partitions, Violations =        6475
Routed  156/442 Partitions, Violations =        6487
Routed  158/442 Partitions, Violations =        6491
Routed  160/442 Partitions, Violations =        6509
Routed  162/442 Partitions, Violations =        6514
Routed  164/442 Partitions, Violations =        6510
Routed  166/442 Partitions, Violations =        6511
Routed  168/442 Partitions, Violations =        6503
Routed  170/442 Partitions, Violations =        6518
Routed  172/442 Partitions, Violations =        6523
Routed  174/442 Partitions, Violations =        6561
Routed  176/442 Partitions, Violations =        6601
Routed  178/442 Partitions, Violations =        6576
Routed  180/442 Partitions, Violations =        6577
Routed  182/442 Partitions, Violations =        6521
Routed  184/442 Partitions, Violations =        6549
Routed  186/442 Partitions, Violations =        6555
Routed  188/442 Partitions, Violations =        6533
Routed  190/442 Partitions, Violations =        6530
Routed  192/442 Partitions, Violations =        6552
Routed  194/442 Partitions, Violations =        6559
Routed  196/442 Partitions, Violations =        6559
Routed  198/442 Partitions, Violations =        6566
Routed  200/442 Partitions, Violations =        6617
Routed  202/442 Partitions, Violations =        6557
Routed  204/442 Partitions, Violations =        6640
Routed  206/442 Partitions, Violations =        6597
Routed  208/442 Partitions, Violations =        6628
Routed  210/442 Partitions, Violations =        6637
Routed  212/442 Partitions, Violations =        6664
Routed  214/442 Partitions, Violations =        6620
Routed  216/442 Partitions, Violations =        6621
Routed  218/442 Partitions, Violations =        6648
Routed  220/442 Partitions, Violations =        6600
Routed  222/442 Partitions, Violations =        6604
Routed  224/442 Partitions, Violations =        6597
Routed  226/442 Partitions, Violations =        6631
Routed  228/442 Partitions, Violations =        6561
Routed  230/442 Partitions, Violations =        6535
Routed  232/442 Partitions, Violations =        6562
Routed  234/442 Partitions, Violations =        6584
Routed  236/442 Partitions, Violations =        6618
Routed  238/442 Partitions, Violations =        6635
Routed  240/442 Partitions, Violations =        6621
Routed  242/442 Partitions, Violations =        6586
Routed  244/442 Partitions, Violations =        6600
Routed  246/442 Partitions, Violations =        6652
Routed  248/442 Partitions, Violations =        6629
Routed  250/442 Partitions, Violations =        6615
Routed  252/442 Partitions, Violations =        6646
Routed  254/442 Partitions, Violations =        6681
Routed  256/442 Partitions, Violations =        6661
Routed  258/442 Partitions, Violations =        6669
Routed  260/442 Partitions, Violations =        6698
Routed  262/442 Partitions, Violations =        6703
Routed  264/442 Partitions, Violations =        6653
Routed  266/442 Partitions, Violations =        6641
Routed  268/442 Partitions, Violations =        6674
Routed  270/442 Partitions, Violations =        6663
Routed  272/442 Partitions, Violations =        6690
Routed  274/442 Partitions, Violations =        6683
Routed  276/442 Partitions, Violations =        6691
Routed  278/442 Partitions, Violations =        6680
Routed  280/442 Partitions, Violations =        6669
Routed  282/442 Partitions, Violations =        6688
Routed  284/442 Partitions, Violations =        6709
Routed  286/442 Partitions, Violations =        6727
Routed  288/442 Partitions, Violations =        6713
Routed  290/442 Partitions, Violations =        6694
Routed  292/442 Partitions, Violations =        6716
Routed  294/442 Partitions, Violations =        6764
Routed  296/442 Partitions, Violations =        6791
Routed  298/442 Partitions, Violations =        6768
Routed  300/442 Partitions, Violations =        6781
Routed  302/442 Partitions, Violations =        6785
Routed  304/442 Partitions, Violations =        6786
Routed  306/442 Partitions, Violations =        6804
Routed  308/442 Partitions, Violations =        6774
Routed  310/442 Partitions, Violations =        6789
Routed  312/442 Partitions, Violations =        6815
Routed  314/442 Partitions, Violations =        6796
Routed  316/442 Partitions, Violations =        6834
Routed  318/442 Partitions, Violations =        6812
Routed  320/442 Partitions, Violations =        6823
Routed  322/442 Partitions, Violations =        6841
Routed  324/442 Partitions, Violations =        6829
Routed  326/442 Partitions, Violations =        6812
Routed  328/442 Partitions, Violations =        6817
Routed  330/442 Partitions, Violations =        6833
Routed  332/442 Partitions, Violations =        6883
Routed  334/442 Partitions, Violations =        6903
Routed  336/442 Partitions, Violations =        6899
Routed  338/442 Partitions, Violations =        6882
Routed  340/442 Partitions, Violations =        6934
Routed  342/442 Partitions, Violations =        6929
Routed  344/442 Partitions, Violations =        6918
Routed  346/442 Partitions, Violations =        6964
Routed  348/442 Partitions, Violations =        6956
Routed  350/442 Partitions, Violations =        6992
Routed  352/442 Partitions, Violations =        7096
Routed  354/442 Partitions, Violations =        7002
Routed  356/442 Partitions, Violations =        7026
Routed  358/442 Partitions, Violations =        6996
Routed  360/442 Partitions, Violations =        6999
Routed  362/442 Partitions, Violations =        7008
Routed  364/442 Partitions, Violations =        7034
Routed  366/442 Partitions, Violations =        7028
Routed  368/442 Partitions, Violations =        7019
Routed  370/442 Partitions, Violations =        7034
Routed  372/442 Partitions, Violations =        7018
Routed  374/442 Partitions, Violations =        7020
Routed  376/442 Partitions, Violations =        7032
Routed  378/442 Partitions, Violations =        7022
Routed  380/442 Partitions, Violations =        7037
Routed  382/442 Partitions, Violations =        7043
Routed  384/442 Partitions, Violations =        7055
Routed  386/442 Partitions, Violations =        7065
Routed  388/442 Partitions, Violations =        7066
Routed  390/442 Partitions, Violations =        7067
Routed  392/442 Partitions, Violations =        7086
Routed  394/442 Partitions, Violations =        7080
Routed  396/442 Partitions, Violations =        7151
Routed  398/442 Partitions, Violations =        7123
Routed  400/442 Partitions, Violations =        7140
Routed  402/442 Partitions, Violations =        7144
Routed  404/442 Partitions, Violations =        7164
Routed  406/442 Partitions, Violations =        7156
Routed  408/442 Partitions, Violations =        7140
Routed  410/442 Partitions, Violations =        7159
Routed  412/442 Partitions, Violations =        7167
Routed  414/442 Partitions, Violations =        7166
Routed  416/442 Partitions, Violations =        7165
Routed  418/442 Partitions, Violations =        7163
Routed  420/442 Partitions, Violations =        7169
Routed  422/442 Partitions, Violations =        7180
Routed  424/442 Partitions, Violations =        7171
Routed  426/442 Partitions, Violations =        7177
Routed  428/442 Partitions, Violations =        7183
Routed  430/442 Partitions, Violations =        7178
Routed  432/442 Partitions, Violations =        7180
Routed  434/442 Partitions, Violations =        7163
Routed  436/442 Partitions, Violations =        7183
Routed  438/442 Partitions, Violations =        7177
Routed  440/442 Partitions, Violations =        7203
Routed  442/442 Partitions, Violations =        7203

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7203
        Diff net spacing : 1749
        Double pattern hard mask space : 1825
        Less than minimum area : 207
        Less than minimum width : 105
        Less than NDR width : 209
        Off-grid : 79
        Same net via-cut spacing : 82
        Short : 2349
        Internal-only types : 598

[Iter 10] Elapsed real time: 0:11:21 
[Iter 10] Elapsed cpu  time: sys=0:00:06 usr=0:36:17 total=0:36:23
[Iter 10] Stage (MB): Used   18  Alloctr   19  Proc   55 
[Iter 10] Total (MB): Used  138  Alloctr  141  Proc 2409 

End DR iteration 10 with 442 parts

Start DR iteration 11: non-uniform partition
Routed  1/430 Partitions, Violations =  6989
Routed  2/430 Partitions, Violations =  6986
Routed  4/430 Partitions, Violations =  6990
Routed  6/430 Partitions, Violations =  6977
Routed  8/430 Partitions, Violations =  7006
Routed  10/430 Partitions, Violations = 6996
Routed  12/430 Partitions, Violations = 6989
Routed  14/430 Partitions, Violations = 6968
Routed  16/430 Partitions, Violations = 6983
Routed  18/430 Partitions, Violations = 6947
Routed  20/430 Partitions, Violations = 6920
Routed  22/430 Partitions, Violations = 6967
Routed  24/430 Partitions, Violations = 6933
Routed  26/430 Partitions, Violations = 6968
Routed  28/430 Partitions, Violations = 6941
Routed  30/430 Partitions, Violations = 6927
Routed  32/430 Partitions, Violations = 6906
Routed  34/430 Partitions, Violations = 6875
Routed  36/430 Partitions, Violations = 6842
Routed  38/430 Partitions, Violations = 6881
Routed  40/430 Partitions, Violations = 6836
Routed  42/430 Partitions, Violations = 6802
Routed  44/430 Partitions, Violations = 6792
Routed  46/430 Partitions, Violations = 6739
Routed  48/430 Partitions, Violations = 6751
Routed  50/430 Partitions, Violations = 6771
Routed  52/430 Partitions, Violations = 6752
Routed  54/430 Partitions, Violations = 6757
Routed  56/430 Partitions, Violations = 6785
Routed  58/430 Partitions, Violations = 6732
Routed  60/430 Partitions, Violations = 6748
Routed  62/430 Partitions, Violations = 6736
Routed  64/430 Partitions, Violations = 6758
Routed  66/430 Partitions, Violations = 6776
Routed  68/430 Partitions, Violations = 6751
Routed  70/430 Partitions, Violations = 6777
Routed  72/430 Partitions, Violations = 6715
Routed  74/430 Partitions, Violations = 6694
Routed  76/430 Partitions, Violations = 6733
Routed  78/430 Partitions, Violations = 6735
Routed  80/430 Partitions, Violations = 6703
Routed  82/430 Partitions, Violations = 6702
Routed  84/430 Partitions, Violations = 6691
Routed  86/430 Partitions, Violations = 6695
Routed  88/430 Partitions, Violations = 6695
Routed  90/430 Partitions, Violations = 6685
Routed  92/430 Partitions, Violations = 6680
Routed  94/430 Partitions, Violations = 6710
Routed  96/430 Partitions, Violations = 6693
Routed  98/430 Partitions, Violations = 6683
Routed  100/430 Partitions, Violations =        6660
Routed  102/430 Partitions, Violations =        6655
Routed  104/430 Partitions, Violations =        6688
Routed  106/430 Partitions, Violations =        6680
Routed  108/430 Partitions, Violations =        6680
Routed  110/430 Partitions, Violations =        6712
Routed  112/430 Partitions, Violations =        6678
Routed  114/430 Partitions, Violations =        6692
Routed  116/430 Partitions, Violations =        6688
Routed  118/430 Partitions, Violations =        6703
Routed  120/430 Partitions, Violations =        6660
Routed  122/430 Partitions, Violations =        6689
Routed  124/430 Partitions, Violations =        6669
Routed  126/430 Partitions, Violations =        6662
Routed  128/430 Partitions, Violations =        6641
Routed  130/430 Partitions, Violations =        6632
Routed  132/430 Partitions, Violations =        6629
Routed  134/430 Partitions, Violations =        6635
Routed  136/430 Partitions, Violations =        6634
Routed  138/430 Partitions, Violations =        6627
Routed  140/430 Partitions, Violations =        6530
Routed  142/430 Partitions, Violations =        6538
Routed  144/430 Partitions, Violations =        6515
Routed  146/430 Partitions, Violations =        6530
Routed  148/430 Partitions, Violations =        6537
Routed  150/430 Partitions, Violations =        6539
Routed  152/430 Partitions, Violations =        6480
Routed  154/430 Partitions, Violations =        6469
Routed  156/430 Partitions, Violations =        6416
Routed  158/430 Partitions, Violations =        6380
Routed  160/430 Partitions, Violations =        6414
Routed  162/430 Partitions, Violations =        6418
Routed  164/430 Partitions, Violations =        6398
Routed  166/430 Partitions, Violations =        6415
Routed  168/430 Partitions, Violations =        6438
Routed  170/430 Partitions, Violations =        6439
Routed  172/430 Partitions, Violations =        6449
Routed  174/430 Partitions, Violations =        6488
Routed  176/430 Partitions, Violations =        6514
Routed  178/430 Partitions, Violations =        6540
Routed  180/430 Partitions, Violations =        6542
Routed  182/430 Partitions, Violations =        6549
Routed  184/430 Partitions, Violations =        6561
Routed  186/430 Partitions, Violations =        6552
Routed  188/430 Partitions, Violations =        6544
Routed  190/430 Partitions, Violations =        6545
Routed  192/430 Partitions, Violations =        6526
Routed  194/430 Partitions, Violations =        6554
Routed  196/430 Partitions, Violations =        6558
Routed  198/430 Partitions, Violations =        6532
Routed  200/430 Partitions, Violations =        6518
Routed  202/430 Partitions, Violations =        6518
Routed  204/430 Partitions, Violations =        6503
Routed  206/430 Partitions, Violations =        6506
Routed  208/430 Partitions, Violations =        6495
Routed  210/430 Partitions, Violations =        6500
Routed  212/430 Partitions, Violations =        6487
Routed  214/430 Partitions, Violations =        6508
Routed  216/430 Partitions, Violations =        6497
Routed  218/430 Partitions, Violations =        6505
Routed  220/430 Partitions, Violations =        6505
Routed  222/430 Partitions, Violations =        6534
Routed  224/430 Partitions, Violations =        6480
Routed  226/430 Partitions, Violations =        6473
Routed  228/430 Partitions, Violations =        6485
Routed  230/430 Partitions, Violations =        6493
Routed  232/430 Partitions, Violations =        6526
Routed  234/430 Partitions, Violations =        6500
Routed  236/430 Partitions, Violations =        6445
Routed  238/430 Partitions, Violations =        6439
Routed  240/430 Partitions, Violations =        6473
Routed  242/430 Partitions, Violations =        6479
Routed  244/430 Partitions, Violations =        6492
Routed  246/430 Partitions, Violations =        6504
Routed  248/430 Partitions, Violations =        6483
Routed  250/430 Partitions, Violations =        6479
Routed  252/430 Partitions, Violations =        6497
Routed  254/430 Partitions, Violations =        6502
Routed  256/430 Partitions, Violations =        6476
Routed  258/430 Partitions, Violations =        6505
Routed  260/430 Partitions, Violations =        6443
Routed  262/430 Partitions, Violations =        6476
Routed  264/430 Partitions, Violations =        6480
Routed  266/430 Partitions, Violations =        6502
Routed  268/430 Partitions, Violations =        6506
Routed  270/430 Partitions, Violations =        6487
Routed  272/430 Partitions, Violations =        6486
Routed  274/430 Partitions, Violations =        6487
Routed  276/430 Partitions, Violations =        6454
Routed  278/430 Partitions, Violations =        6467
Routed  280/430 Partitions, Violations =        6460
Routed  282/430 Partitions, Violations =        6470
Routed  284/430 Partitions, Violations =        6484
Routed  286/430 Partitions, Violations =        6454
Routed  288/430 Partitions, Violations =        6432
Routed  290/430 Partitions, Violations =        6426
Routed  292/430 Partitions, Violations =        6451
Routed  294/430 Partitions, Violations =        6439
Routed  296/430 Partitions, Violations =        6436
Routed  298/430 Partitions, Violations =        6419
Routed  300/430 Partitions, Violations =        6436
Routed  302/430 Partitions, Violations =        6407
Routed  304/430 Partitions, Violations =        6446
Routed  306/430 Partitions, Violations =        6412
Routed  308/430 Partitions, Violations =        6457
Routed  310/430 Partitions, Violations =        6420
Routed  312/430 Partitions, Violations =        6421
Routed  314/430 Partitions, Violations =        6418
Routed  316/430 Partitions, Violations =        6444
Routed  318/430 Partitions, Violations =        6439
Routed  320/430 Partitions, Violations =        6428
Routed  322/430 Partitions, Violations =        6445
Routed  324/430 Partitions, Violations =        6439
Routed  326/430 Partitions, Violations =        6429
Routed  328/430 Partitions, Violations =        6438
Routed  330/430 Partitions, Violations =        6440
Routed  332/430 Partitions, Violations =        6430
Routed  334/430 Partitions, Violations =        6435
Routed  336/430 Partitions, Violations =        6430
Routed  338/430 Partitions, Violations =        6446
Routed  340/430 Partitions, Violations =        6443
Routed  342/430 Partitions, Violations =        6432
Routed  344/430 Partitions, Violations =        6427
Routed  346/430 Partitions, Violations =        6423
Routed  348/430 Partitions, Violations =        6440
Routed  350/430 Partitions, Violations =        6444
Routed  352/430 Partitions, Violations =        6420
Routed  354/430 Partitions, Violations =        6423
Routed  356/430 Partitions, Violations =        6428
Routed  358/430 Partitions, Violations =        6402
Routed  360/430 Partitions, Violations =        6391
Routed  362/430 Partitions, Violations =        6419
Routed  364/430 Partitions, Violations =        6309
Routed  366/430 Partitions, Violations =        6333
Routed  368/430 Partitions, Violations =        6359
Routed  370/430 Partitions, Violations =        6349
Routed  372/430 Partitions, Violations =        6362
Routed  374/430 Partitions, Violations =        6372
Routed  376/430 Partitions, Violations =        6375
Routed  378/430 Partitions, Violations =        6370
Routed  380/430 Partitions, Violations =        6372
Routed  382/430 Partitions, Violations =        6382
Routed  384/430 Partitions, Violations =        6384
Routed  386/430 Partitions, Violations =        6382
Routed  388/430 Partitions, Violations =        6387
Routed  390/430 Partitions, Violations =        6354
Routed  392/430 Partitions, Violations =        6352
Routed  394/430 Partitions, Violations =        6345
Routed  396/430 Partitions, Violations =        6351
Routed  398/430 Partitions, Violations =        6348
Routed  400/430 Partitions, Violations =        6346
Routed  402/430 Partitions, Violations =        6350
Routed  404/430 Partitions, Violations =        6349
Routed  406/430 Partitions, Violations =        6348
Routed  408/430 Partitions, Violations =        6337
Routed  410/430 Partitions, Violations =        6351
Routed  412/430 Partitions, Violations =        6352
Routed  414/430 Partitions, Violations =        6351
Routed  416/430 Partitions, Violations =        6351
Routed  418/430 Partitions, Violations =        6346
Routed  420/430 Partitions, Violations =        6348
Routed  422/430 Partitions, Violations =        6348
Routed  424/430 Partitions, Violations =        6348
Routed  426/430 Partitions, Violations =        6349
Routed  428/430 Partitions, Violations =        6349
Routed  430/430 Partitions, Violations =        6347

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6347
        Diff net spacing : 1508
        Double pattern hard mask space : 1709
        Less than minimum area : 97
        Less than minimum width : 105
        Less than NDR width : 137
        Local double pattern cycle : 1
        Off-grid : 57
        Same net spacing : 2
        Same net via-cut spacing : 35
        Short : 2346
        Internal-only types : 350

[Iter 11] Elapsed real time: 0:12:50 
[Iter 11] Elapsed cpu  time: sys=0:00:07 usr=0:40:47 total=0:40:54
[Iter 11] Stage (MB): Used   18  Alloctr   19  Proc   55 
[Iter 11] Total (MB): Used  138  Alloctr  141  Proc 2409 

End DR iteration 11 with 430 parts

Start DR iteration 12: non-uniform partition
Routed  1/432 Partitions, Violations =  6204
Routed  2/432 Partitions, Violations =  6199
Routed  4/432 Partitions, Violations =  6203
Routed  6/432 Partitions, Violations =  6057
Routed  8/432 Partitions, Violations =  6060
Routed  10/432 Partitions, Violations = 6059
Routed  12/432 Partitions, Violations = 6116
Routed  14/432 Partitions, Violations = 6084
Routed  16/432 Partitions, Violations = 6087
Routed  18/432 Partitions, Violations = 6137
Routed  20/432 Partitions, Violations = 6151
Routed  22/432 Partitions, Violations = 6185
Routed  24/432 Partitions, Violations = 6190
Routed  26/432 Partitions, Violations = 6152
Routed  28/432 Partitions, Violations = 6084
Routed  30/432 Partitions, Violations = 6081
Routed  32/432 Partitions, Violations = 6089
Routed  34/432 Partitions, Violations = 6133
Routed  36/432 Partitions, Violations = 6182
Routed  38/432 Partitions, Violations = 6204
Routed  40/432 Partitions, Violations = 6199
Routed  42/432 Partitions, Violations = 6196
Routed  44/432 Partitions, Violations = 6193
Routed  46/432 Partitions, Violations = 6191
Routed  48/432 Partitions, Violations = 6211
Routed  50/432 Partitions, Violations = 6213
Routed  52/432 Partitions, Violations = 6223
Routed  54/432 Partitions, Violations = 6240
Routed  56/432 Partitions, Violations = 6248
Routed  58/432 Partitions, Violations = 6283
Routed  60/432 Partitions, Violations = 6268
Routed  62/432 Partitions, Violations = 6271
Routed  64/432 Partitions, Violations = 6280
Routed  66/432 Partitions, Violations = 6288
Routed  68/432 Partitions, Violations = 6263
Routed  70/432 Partitions, Violations = 6271
Routed  72/432 Partitions, Violations = 6284
Routed  74/432 Partitions, Violations = 6299
Routed  76/432 Partitions, Violations = 6329
Routed  78/432 Partitions, Violations = 6326
Routed  80/432 Partitions, Violations = 6332
Routed  82/432 Partitions, Violations = 6350
Routed  84/432 Partitions, Violations = 6370
Routed  86/432 Partitions, Violations = 6310
Routed  88/432 Partitions, Violations = 6329
Routed  90/432 Partitions, Violations = 6324
Routed  92/432 Partitions, Violations = 6328
Routed  94/432 Partitions, Violations = 6322
Routed  96/432 Partitions, Violations = 6329
Routed  98/432 Partitions, Violations = 6320
Routed  100/432 Partitions, Violations =        6326
Routed  102/432 Partitions, Violations =        6329
Routed  104/432 Partitions, Violations =        6340
Routed  106/432 Partitions, Violations =        6338
Routed  108/432 Partitions, Violations =        6367
Routed  110/432 Partitions, Violations =        6390
Routed  112/432 Partitions, Violations =        6353
Routed  114/432 Partitions, Violations =        6297
Routed  116/432 Partitions, Violations =        6319
Routed  118/432 Partitions, Violations =        6337
Routed  120/432 Partitions, Violations =        6354
Routed  122/432 Partitions, Violations =        6385
Routed  124/432 Partitions, Violations =        6379
Routed  126/432 Partitions, Violations =        6386
Routed  128/432 Partitions, Violations =        6393
Routed  130/432 Partitions, Violations =        6416
Routed  132/432 Partitions, Violations =        6400
Routed  134/432 Partitions, Violations =        6408
Routed  136/432 Partitions, Violations =        6427
Routed  138/432 Partitions, Violations =        6424
Routed  140/432 Partitions, Violations =        6405
Routed  142/432 Partitions, Violations =        6418
Routed  144/432 Partitions, Violations =        6462
Routed  146/432 Partitions, Violations =        6424
Routed  148/432 Partitions, Violations =        6433
Routed  150/432 Partitions, Violations =        6468
Routed  152/432 Partitions, Violations =        6462
Routed  154/432 Partitions, Violations =        6479
Routed  156/432 Partitions, Violations =        6525
Routed  158/432 Partitions, Violations =        6533
Routed  160/432 Partitions, Violations =        6549
Routed  162/432 Partitions, Violations =        6569
Routed  164/432 Partitions, Violations =        6574
Routed  166/432 Partitions, Violations =        6597
Routed  168/432 Partitions, Violations =        6599
Routed  170/432 Partitions, Violations =        6618
Routed  172/432 Partitions, Violations =        6642
Routed  174/432 Partitions, Violations =        6633
Routed  176/432 Partitions, Violations =        6658
Routed  178/432 Partitions, Violations =        6672
Routed  180/432 Partitions, Violations =        6683
Routed  182/432 Partitions, Violations =        6679
Routed  184/432 Partitions, Violations =        6714
Routed  186/432 Partitions, Violations =        6710
Routed  188/432 Partitions, Violations =        6698
Routed  190/432 Partitions, Violations =        6698
Routed  192/432 Partitions, Violations =        6713
Routed  194/432 Partitions, Violations =        6725
Routed  196/432 Partitions, Violations =        6733
Routed  198/432 Partitions, Violations =        6726
Routed  200/432 Partitions, Violations =        6736
Routed  202/432 Partitions, Violations =        6732
Routed  204/432 Partitions, Violations =        6736
Routed  206/432 Partitions, Violations =        6729
Routed  208/432 Partitions, Violations =        6737
Routed  210/432 Partitions, Violations =        6725
Routed  212/432 Partitions, Violations =        6742
Routed  214/432 Partitions, Violations =        6728
Routed  216/432 Partitions, Violations =        6727
Routed  218/432 Partitions, Violations =        6730
Routed  220/432 Partitions, Violations =        6765
Routed  222/432 Partitions, Violations =        6784
Routed  224/432 Partitions, Violations =        6846
Routed  226/432 Partitions, Violations =        6826
Routed  228/432 Partitions, Violations =        6809
Routed  230/432 Partitions, Violations =        6785
Routed  232/432 Partitions, Violations =        6799
Routed  234/432 Partitions, Violations =        6811
Routed  236/432 Partitions, Violations =        6815
Routed  238/432 Partitions, Violations =        6837
Routed  240/432 Partitions, Violations =        6824
Routed  242/432 Partitions, Violations =        6821
Routed  244/432 Partitions, Violations =        6829
Routed  246/432 Partitions, Violations =        6835
Routed  248/432 Partitions, Violations =        6843
Routed  250/432 Partitions, Violations =        6853
Routed  252/432 Partitions, Violations =        6880
Routed  254/432 Partitions, Violations =        6874
Routed  256/432 Partitions, Violations =        6868
Routed  258/432 Partitions, Violations =        6884
Routed  260/432 Partitions, Violations =        6879
Routed  262/432 Partitions, Violations =        6883
Routed  264/432 Partitions, Violations =        6877
Routed  266/432 Partitions, Violations =        6873
Routed  268/432 Partitions, Violations =        6892
Routed  270/432 Partitions, Violations =        6877
Routed  272/432 Partitions, Violations =        6934
Routed  274/432 Partitions, Violations =        6916
Routed  276/432 Partitions, Violations =        6914
Routed  278/432 Partitions, Violations =        6943
Routed  280/432 Partitions, Violations =        6975
Routed  282/432 Partitions, Violations =        6944
Routed  284/432 Partitions, Violations =        6930
Routed  286/432 Partitions, Violations =        6918
Routed  288/432 Partitions, Violations =        6929
Routed  290/432 Partitions, Violations =        6898
Routed  292/432 Partitions, Violations =        6895
Routed  294/432 Partitions, Violations =        6926
Routed  296/432 Partitions, Violations =        6917
Routed  298/432 Partitions, Violations =        6949
Routed  300/432 Partitions, Violations =        6961
Routed  302/432 Partitions, Violations =        6938
Routed  304/432 Partitions, Violations =        6951
Routed  306/432 Partitions, Violations =        6947
Routed  308/432 Partitions, Violations =        6951
Routed  310/432 Partitions, Violations =        6958
Routed  312/432 Partitions, Violations =        6924
Routed  314/432 Partitions, Violations =        6948
Routed  316/432 Partitions, Violations =        6931
Routed  318/432 Partitions, Violations =        6951
Routed  320/432 Partitions, Violations =        6934
Routed  322/432 Partitions, Violations =        6955
Routed  324/432 Partitions, Violations =        6932
Routed  326/432 Partitions, Violations =        6948
Routed  328/432 Partitions, Violations =        6969
Routed  330/432 Partitions, Violations =        6977
Routed  332/432 Partitions, Violations =        6968
Routed  334/432 Partitions, Violations =        6988
Routed  336/432 Partitions, Violations =        6977
Routed  338/432 Partitions, Violations =        6983
Routed  340/432 Partitions, Violations =        7000
Routed  342/432 Partitions, Violations =        6997
Routed  344/432 Partitions, Violations =        7009
Routed  346/432 Partitions, Violations =        7091
Routed  348/432 Partitions, Violations =        7102
Routed  350/432 Partitions, Violations =        7070
Routed  352/432 Partitions, Violations =        7086
Routed  354/432 Partitions, Violations =        7099
Routed  356/432 Partitions, Violations =        7076
Routed  358/432 Partitions, Violations =        7076
Routed  360/432 Partitions, Violations =        7076
Routed  362/432 Partitions, Violations =        7033
Routed  364/432 Partitions, Violations =        7032
Routed  366/432 Partitions, Violations =        7055
Routed  368/432 Partitions, Violations =        7064
Routed  370/432 Partitions, Violations =        7049
Routed  372/432 Partitions, Violations =        7076
Routed  374/432 Partitions, Violations =        7072
Routed  376/432 Partitions, Violations =        7099
Routed  378/432 Partitions, Violations =        7120
Routed  380/432 Partitions, Violations =        7133
Routed  382/432 Partitions, Violations =        7131
Routed  384/432 Partitions, Violations =        7119
Routed  386/432 Partitions, Violations =        7133
Routed  388/432 Partitions, Violations =        7114
Routed  390/432 Partitions, Violations =        7130
Routed  392/432 Partitions, Violations =        7127
Routed  394/432 Partitions, Violations =        7136
Routed  396/432 Partitions, Violations =        7143
Routed  398/432 Partitions, Violations =        7139
Routed  400/432 Partitions, Violations =        7131
Routed  402/432 Partitions, Violations =        7135
Routed  404/432 Partitions, Violations =        7152
Routed  406/432 Partitions, Violations =        7149
Routed  408/432 Partitions, Violations =        7150
Routed  410/432 Partitions, Violations =        7162
Routed  412/432 Partitions, Violations =        7165
Routed  414/432 Partitions, Violations =        7173
Routed  416/432 Partitions, Violations =        7172
Routed  418/432 Partitions, Violations =        7178
Routed  420/432 Partitions, Violations =        7184
Routed  422/432 Partitions, Violations =        7185
Routed  424/432 Partitions, Violations =        7184
Routed  426/432 Partitions, Violations =        7187
Routed  428/432 Partitions, Violations =        7195
Routed  430/432 Partitions, Violations =        7263
Routed  432/432 Partitions, Violations =        7267

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7267
        Diff net spacing : 1824
        Double pattern hard mask space : 1813
        Less than minimum area : 224
        Less than minimum width : 101
        Less than NDR width : 307
        Local double pattern cycle : 2
        Off-grid : 98
        Same net spacing : 7
        Same net via-cut spacing : 93
        Short : 2282
        Internal-only types : 516

[Iter 12] Elapsed real time: 0:14:33 
[Iter 12] Elapsed cpu  time: sys=0:00:07 usr=0:46:02 total=0:46:10
[Iter 12] Stage (MB): Used   18  Alloctr   19  Proc   55 
[Iter 12] Total (MB): Used  138  Alloctr  141  Proc 2409 

End DR iteration 12 with 432 parts

Start DR iteration 13: non-uniform partition
Routed  1/423 Partitions, Violations =  7106
Routed  2/423 Partitions, Violations =  7092
Routed  4/423 Partitions, Violations =  7100
Routed  6/423 Partitions, Violations =  7067
Routed  8/423 Partitions, Violations =  7092
Routed  10/423 Partitions, Violations = 7062
Routed  12/423 Partitions, Violations = 7048
Routed  14/423 Partitions, Violations = 7060
Routed  16/423 Partitions, Violations = 7054
Routed  18/423 Partitions, Violations = 7022
Routed  20/423 Partitions, Violations = 6993
Routed  22/423 Partitions, Violations = 7009
Routed  24/423 Partitions, Violations = 7022
Routed  26/423 Partitions, Violations = 6956
Routed  28/423 Partitions, Violations = 6932
Routed  30/423 Partitions, Violations = 6944
Routed  32/423 Partitions, Violations = 6930
Routed  34/423 Partitions, Violations = 6948
Routed  36/423 Partitions, Violations = 6938
Routed  38/423 Partitions, Violations = 6935
Routed  40/423 Partitions, Violations = 6864
Routed  42/423 Partitions, Violations = 6903
Routed  44/423 Partitions, Violations = 6873
Routed  46/423 Partitions, Violations = 6862
Routed  48/423 Partitions, Violations = 6869
Routed  50/423 Partitions, Violations = 6862
Routed  52/423 Partitions, Violations = 6797
Routed  54/423 Partitions, Violations = 6833
Routed  56/423 Partitions, Violations = 6856
Routed  58/423 Partitions, Violations = 6886
Routed  60/423 Partitions, Violations = 6894
Routed  62/423 Partitions, Violations = 6874
Routed  64/423 Partitions, Violations = 6893
Routed  66/423 Partitions, Violations = 6890
Routed  68/423 Partitions, Violations = 6880
Routed  70/423 Partitions, Violations = 6894
Routed  72/423 Partitions, Violations = 6836
Routed  74/423 Partitions, Violations = 6880
Routed  76/423 Partitions, Violations = 6894
Routed  78/423 Partitions, Violations = 6833
Routed  80/423 Partitions, Violations = 6849
Routed  82/423 Partitions, Violations = 6832
Routed  84/423 Partitions, Violations = 6849
Routed  86/423 Partitions, Violations = 6819
Routed  88/423 Partitions, Violations = 6784
Routed  90/423 Partitions, Violations = 6760
Routed  92/423 Partitions, Violations = 6770
Routed  94/423 Partitions, Violations = 6773
Routed  96/423 Partitions, Violations = 6803
Routed  98/423 Partitions, Violations = 6726
Routed  100/423 Partitions, Violations =        6694
Routed  102/423 Partitions, Violations =        6726
Routed  104/423 Partitions, Violations =        6725
Routed  106/423 Partitions, Violations =        6714
Routed  108/423 Partitions, Violations =        6714
Routed  110/423 Partitions, Violations =        6731
Routed  112/423 Partitions, Violations =        6732
Routed  114/423 Partitions, Violations =        6691
Routed  116/423 Partitions, Violations =        6714
Routed  118/423 Partitions, Violations =        6738
Routed  120/423 Partitions, Violations =        6738
Routed  122/423 Partitions, Violations =        6776
Routed  124/423 Partitions, Violations =        6770
Routed  126/423 Partitions, Violations =        6768
Routed  128/423 Partitions, Violations =        6738
Routed  130/423 Partitions, Violations =        6735
Routed  132/423 Partitions, Violations =        6751
Routed  134/423 Partitions, Violations =        6753
Routed  136/423 Partitions, Violations =        6717
Routed  138/423 Partitions, Violations =        6737
Routed  140/423 Partitions, Violations =        6764
Routed  142/423 Partitions, Violations =        6769
Routed  144/423 Partitions, Violations =        6768
Routed  146/423 Partitions, Violations =        6768
Routed  148/423 Partitions, Violations =        6774
Routed  150/423 Partitions, Violations =        6749
Routed  152/423 Partitions, Violations =        6776
Routed  154/423 Partitions, Violations =        6776
Routed  156/423 Partitions, Violations =        6692
Routed  158/423 Partitions, Violations =        6705
Routed  160/423 Partitions, Violations =        6692
Routed  162/423 Partitions, Violations =        6721
Routed  164/423 Partitions, Violations =        6742
Routed  166/423 Partitions, Violations =        6761
Routed  168/423 Partitions, Violations =        6770
Routed  170/423 Partitions, Violations =        6776
Routed  172/423 Partitions, Violations =        6784
Routed  174/423 Partitions, Violations =        6774
Routed  176/423 Partitions, Violations =        6781
Routed  178/423 Partitions, Violations =        6759
Routed  180/423 Partitions, Violations =        6763
Routed  182/423 Partitions, Violations =        6811
Routed  184/423 Partitions, Violations =        6800
Routed  186/423 Partitions, Violations =        6810
Routed  188/423 Partitions, Violations =        6861
Routed  190/423 Partitions, Violations =        6863
Routed  192/423 Partitions, Violations =        6858
Routed  194/423 Partitions, Violations =        6886
Routed  196/423 Partitions, Violations =        6859
Routed  198/423 Partitions, Violations =        6871
Routed  200/423 Partitions, Violations =        6897
Routed  202/423 Partitions, Violations =        6874
Routed  204/423 Partitions, Violations =        6861
Routed  206/423 Partitions, Violations =        6900
Routed  208/423 Partitions, Violations =        6890
Routed  210/423 Partitions, Violations =        6934
Routed  212/423 Partitions, Violations =        6872
Routed  214/423 Partitions, Violations =        6913
Routed  216/423 Partitions, Violations =        6904
Routed  218/423 Partitions, Violations =        6890
Routed  220/423 Partitions, Violations =        6912
Routed  222/423 Partitions, Violations =        6897
Routed  224/423 Partitions, Violations =        6954
Routed  226/423 Partitions, Violations =        6919
Routed  228/423 Partitions, Violations =        6950
Routed  230/423 Partitions, Violations =        6910
Routed  232/423 Partitions, Violations =        6877
Routed  234/423 Partitions, Violations =        6886
Routed  236/423 Partitions, Violations =        6888
Routed  238/423 Partitions, Violations =        6868
Routed  240/423 Partitions, Violations =        6862
Routed  242/423 Partitions, Violations =        6876
Routed  244/423 Partitions, Violations =        6878
Routed  246/423 Partitions, Violations =        6882
Routed  248/423 Partitions, Violations =        6890
Routed  250/423 Partitions, Violations =        6904
Routed  252/423 Partitions, Violations =        6911
Routed  254/423 Partitions, Violations =        6907
Routed  256/423 Partitions, Violations =        6926
Routed  258/423 Partitions, Violations =        6922
Routed  260/423 Partitions, Violations =        6914
Routed  262/423 Partitions, Violations =        6899
Routed  264/423 Partitions, Violations =        6876
Routed  266/423 Partitions, Violations =        6875
Routed  268/423 Partitions, Violations =        6916
Routed  270/423 Partitions, Violations =        6905
Routed  272/423 Partitions, Violations =        6881
Routed  274/423 Partitions, Violations =        6877
Routed  276/423 Partitions, Violations =        6869
Routed  278/423 Partitions, Violations =        6879
Routed  280/423 Partitions, Violations =        6879
Routed  282/423 Partitions, Violations =        6921
Routed  284/423 Partitions, Violations =        6903
Routed  286/423 Partitions, Violations =        6907
Routed  288/423 Partitions, Violations =        6935
Routed  290/423 Partitions, Violations =        6948
Routed  292/423 Partitions, Violations =        6907
Routed  294/423 Partitions, Violations =        6918
Routed  296/423 Partitions, Violations =        6913
Routed  298/423 Partitions, Violations =        6934
Routed  300/423 Partitions, Violations =        6941
Routed  302/423 Partitions, Violations =        6926
Routed  304/423 Partitions, Violations =        6925
Routed  306/423 Partitions, Violations =        6902
Routed  308/423 Partitions, Violations =        6908
Routed  310/423 Partitions, Violations =        6916
Routed  312/423 Partitions, Violations =        6917
Routed  314/423 Partitions, Violations =        6942
Routed  316/423 Partitions, Violations =        6930
Routed  318/423 Partitions, Violations =        6939
Routed  320/423 Partitions, Violations =        6947
Routed  322/423 Partitions, Violations =        6927
Routed  324/423 Partitions, Violations =        6946
Routed  326/423 Partitions, Violations =        6975
Routed  328/423 Partitions, Violations =        6973
Routed  330/423 Partitions, Violations =        7000
Routed  332/423 Partitions, Violations =        7005
Routed  334/423 Partitions, Violations =        6983
Routed  336/423 Partitions, Violations =        6984
Routed  338/423 Partitions, Violations =        6983
Routed  340/423 Partitions, Violations =        6969
Routed  342/423 Partitions, Violations =        6989
Routed  344/423 Partitions, Violations =        7017
Routed  346/423 Partitions, Violations =        6996
Routed  348/423 Partitions, Violations =        6990
Routed  350/423 Partitions, Violations =        6977
Routed  352/423 Partitions, Violations =        7009
Routed  354/423 Partitions, Violations =        7017
Routed  356/423 Partitions, Violations =        7098
Routed  358/423 Partitions, Violations =        7077
Routed  360/423 Partitions, Violations =        7070
Routed  362/423 Partitions, Violations =        7059
Routed  364/423 Partitions, Violations =        7059
Routed  366/423 Partitions, Violations =        7038
Routed  368/423 Partitions, Violations =        7039
Routed  370/423 Partitions, Violations =        7070
Routed  372/423 Partitions, Violations =        7079
Routed  374/423 Partitions, Violations =        7098
Routed  376/423 Partitions, Violations =        7098
Routed  378/423 Partitions, Violations =        7105
Routed  380/423 Partitions, Violations =        7119
Routed  382/423 Partitions, Violations =        7124
Routed  384/423 Partitions, Violations =        7108
Routed  386/423 Partitions, Violations =        7113
Routed  388/423 Partitions, Violations =        7118
Routed  390/423 Partitions, Violations =        7120
Routed  392/423 Partitions, Violations =        7097
Routed  394/423 Partitions, Violations =        7081
Routed  396/423 Partitions, Violations =        7055
Routed  398/423 Partitions, Violations =        7002
Routed  400/423 Partitions, Violations =        7009
Routed  402/423 Partitions, Violations =        7012
Routed  404/423 Partitions, Violations =        7011
Routed  406/423 Partitions, Violations =        7013
Routed  408/423 Partitions, Violations =        7011
Routed  410/423 Partitions, Violations =        7014
Routed  412/423 Partitions, Violations =        7013
Routed  414/423 Partitions, Violations =        7024
Routed  416/423 Partitions, Violations =        7033
Routed  418/423 Partitions, Violations =        7030
Routed  420/423 Partitions, Violations =        7041
Routed  422/423 Partitions, Violations =        7064

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7063
        Diff net spacing : 1818
        Double pattern hard mask space : 1819
        Less than minimum area : 218
        Less than minimum width : 115
        Less than NDR width : 129
        Local double pattern cycle : 1
        Off-grid : 86
        Same net spacing : 1
        Same net via-cut spacing : 83
        Short : 2307
        Internal-only types : 486

[Iter 13] Elapsed real time: 0:16:16 
[Iter 13] Elapsed cpu  time: sys=0:00:08 usr=0:51:08 total=0:51:16
[Iter 13] Stage (MB): Used   18  Alloctr   19  Proc   55 
[Iter 13] Total (MB): Used  138  Alloctr  141  Proc 2409 

End DR iteration 13 with 423 parts

Start DR iteration 14: non-uniform partition
Routed  1/440 Partitions, Violations =  6892
Routed  2/440 Partitions, Violations =  6943
Routed  4/440 Partitions, Violations =  6913
Routed  6/440 Partitions, Violations =  6901
Routed  8/440 Partitions, Violations =  6862
Routed  10/440 Partitions, Violations = 6835
Routed  12/440 Partitions, Violations = 6836
Routed  14/440 Partitions, Violations = 6796
Routed  16/440 Partitions, Violations = 6793
Routed  18/440 Partitions, Violations = 6784
Routed  20/440 Partitions, Violations = 6791
Routed  22/440 Partitions, Violations = 6777
Routed  24/440 Partitions, Violations = 6811
Routed  26/440 Partitions, Violations = 6777
Routed  28/440 Partitions, Violations = 6785
Routed  30/440 Partitions, Violations = 6776
Routed  32/440 Partitions, Violations = 6764
Routed  34/440 Partitions, Violations = 6776
Routed  36/440 Partitions, Violations = 6799
Routed  38/440 Partitions, Violations = 6763
Routed  40/440 Partitions, Violations = 6780
Routed  42/440 Partitions, Violations = 6768
Routed  44/440 Partitions, Violations = 6773
Routed  46/440 Partitions, Violations = 6762
Routed  48/440 Partitions, Violations = 6767
Routed  50/440 Partitions, Violations = 6779
Routed  52/440 Partitions, Violations = 6796
Routed  54/440 Partitions, Violations = 6773
Routed  56/440 Partitions, Violations = 6730
Routed  58/440 Partitions, Violations = 6751
Routed  60/440 Partitions, Violations = 6757
Routed  62/440 Partitions, Violations = 6745
Routed  64/440 Partitions, Violations = 6724
Routed  66/440 Partitions, Violations = 6738
Routed  68/440 Partitions, Violations = 6687
Routed  70/440 Partitions, Violations = 6683
Routed  72/440 Partitions, Violations = 6716
Routed  74/440 Partitions, Violations = 6721
Routed  76/440 Partitions, Violations = 6688
Routed  78/440 Partitions, Violations = 6705
Routed  80/440 Partitions, Violations = 6717
Routed  82/440 Partitions, Violations = 6665
Routed  84/440 Partitions, Violations = 6709
Routed  86/440 Partitions, Violations = 6716
Routed  88/440 Partitions, Violations = 6741
Routed  90/440 Partitions, Violations = 6707
Routed  92/440 Partitions, Violations = 6735
Routed  94/440 Partitions, Violations = 6776
Routed  96/440 Partitions, Violations = 6766
Routed  98/440 Partitions, Violations = 6719
Routed  100/440 Partitions, Violations =        6725
Routed  102/440 Partitions, Violations =        6739
Routed  104/440 Partitions, Violations =        6724
Routed  106/440 Partitions, Violations =        6690
Routed  108/440 Partitions, Violations =        6700
Routed  110/440 Partitions, Violations =        6678
Routed  112/440 Partitions, Violations =        6700
Routed  114/440 Partitions, Violations =        6712
Routed  116/440 Partitions, Violations =        6726
Routed  118/440 Partitions, Violations =        6775
Routed  120/440 Partitions, Violations =        6742
Routed  122/440 Partitions, Violations =        6724
Routed  124/440 Partitions, Violations =        6746
Routed  126/440 Partitions, Violations =        6728
Routed  128/440 Partitions, Violations =        6718
Routed  130/440 Partitions, Violations =        6724
Routed  132/440 Partitions, Violations =        6720
Routed  134/440 Partitions, Violations =        6729
Routed  136/440 Partitions, Violations =        6736
Routed  138/440 Partitions, Violations =        6751
Routed  140/440 Partitions, Violations =        6720
Routed  142/440 Partitions, Violations =        6737
Routed  144/440 Partitions, Violations =        6707
Routed  146/440 Partitions, Violations =        6730
Routed  148/440 Partitions, Violations =        6737
Routed  150/440 Partitions, Violations =        6768
Routed  152/440 Partitions, Violations =        6768
Routed  154/440 Partitions, Violations =        6748
Routed  156/440 Partitions, Violations =        6752
Routed  158/440 Partitions, Violations =        6757
Routed  160/440 Partitions, Violations =        6767
Routed  162/440 Partitions, Violations =        6774
Routed  164/440 Partitions, Violations =        6781
Routed  166/440 Partitions, Violations =        6774
Routed  168/440 Partitions, Violations =        6786
Routed  170/440 Partitions, Violations =        6788
Routed  172/440 Partitions, Violations =        6739
Routed  174/440 Partitions, Violations =        6760
Routed  176/440 Partitions, Violations =        6744
Routed  178/440 Partitions, Violations =        6735
Routed  180/440 Partitions, Violations =        6728
Routed  182/440 Partitions, Violations =        6728
Routed  184/440 Partitions, Violations =        6729
Routed  186/440 Partitions, Violations =        6713
Routed  188/440 Partitions, Violations =        6713
Routed  190/440 Partitions, Violations =        6695
Routed  192/440 Partitions, Violations =        6708
Routed  194/440 Partitions, Violations =        6718
Routed  196/440 Partitions, Violations =        6730
Routed  198/440 Partitions, Violations =        6744
Routed  200/440 Partitions, Violations =        6754
Routed  202/440 Partitions, Violations =        6760
Routed  204/440 Partitions, Violations =        6758
Routed  206/440 Partitions, Violations =        6767
Routed  208/440 Partitions, Violations =        6739
Routed  210/440 Partitions, Violations =        6754
Routed  212/440 Partitions, Violations =        6770
Routed  214/440 Partitions, Violations =        6784
Routed  216/440 Partitions, Violations =        6784
Routed  218/440 Partitions, Violations =        6757
Routed  220/440 Partitions, Violations =        6762
Routed  222/440 Partitions, Violations =        6785
Routed  224/440 Partitions, Violations =        6774
Routed  226/440 Partitions, Violations =        6767
Routed  228/440 Partitions, Violations =        6780
Routed  230/440 Partitions, Violations =        6760
Routed  232/440 Partitions, Violations =        6765
Routed  234/440 Partitions, Violations =        6769
Routed  236/440 Partitions, Violations =        6747
Routed  238/440 Partitions, Violations =        6740
Routed  240/440 Partitions, Violations =        6753
Routed  242/440 Partitions, Violations =        6739
Routed  244/440 Partitions, Violations =        6778
Routed  246/440 Partitions, Violations =        6746
Routed  248/440 Partitions, Violations =        6796
Routed  250/440 Partitions, Violations =        6771
Routed  252/440 Partitions, Violations =        6808
Routed  254/440 Partitions, Violations =        6777
Routed  256/440 Partitions, Violations =        6812
Routed  258/440 Partitions, Violations =        6816
Routed  260/440 Partitions, Violations =        6824
Routed  262/440 Partitions, Violations =        6815
Routed  264/440 Partitions, Violations =        6808
Routed  266/440 Partitions, Violations =        6804
Routed  268/440 Partitions, Violations =        6810
Routed  270/440 Partitions, Violations =        6841
Routed  272/440 Partitions, Violations =        6809
Routed  274/440 Partitions, Violations =        6795
Routed  276/440 Partitions, Violations =        6816
Routed  278/440 Partitions, Violations =        6807
Routed  280/440 Partitions, Violations =        6791
Routed  282/440 Partitions, Violations =        6814
Routed  284/440 Partitions, Violations =        6758
Routed  286/440 Partitions, Violations =        6781
Routed  288/440 Partitions, Violations =        6758
Routed  290/440 Partitions, Violations =        6767
Routed  292/440 Partitions, Violations =        6757
Routed  294/440 Partitions, Violations =        6720
Routed  296/440 Partitions, Violations =        6736
Routed  298/440 Partitions, Violations =        6763
Routed  300/440 Partitions, Violations =        6743
Routed  302/440 Partitions, Violations =        6756
Routed  304/440 Partitions, Violations =        6769
Routed  306/440 Partitions, Violations =        6759
Routed  308/440 Partitions, Violations =        6774
Routed  310/440 Partitions, Violations =        6727
Routed  312/440 Partitions, Violations =        6744
Routed  314/440 Partitions, Violations =        6744
Routed  316/440 Partitions, Violations =        6748
Routed  318/440 Partitions, Violations =        6747
Routed  320/440 Partitions, Violations =        6760
Routed  322/440 Partitions, Violations =        6772
Routed  324/440 Partitions, Violations =        6757
Routed  326/440 Partitions, Violations =        6767
Routed  328/440 Partitions, Violations =        6724
Routed  330/440 Partitions, Violations =        6748
Routed  332/440 Partitions, Violations =        6759
Routed  334/440 Partitions, Violations =        6775
Routed  336/440 Partitions, Violations =        6776
Routed  338/440 Partitions, Violations =        6769
Routed  340/440 Partitions, Violations =        6745
Routed  342/440 Partitions, Violations =        6743
Routed  344/440 Partitions, Violations =        6768
Routed  346/440 Partitions, Violations =        6744
Routed  348/440 Partitions, Violations =        6764
Routed  350/440 Partitions, Violations =        6765
Routed  352/440 Partitions, Violations =        6792
Routed  354/440 Partitions, Violations =        6821
Routed  356/440 Partitions, Violations =        6765
Routed  358/440 Partitions, Violations =        6752
Routed  360/440 Partitions, Violations =        6761
Routed  362/440 Partitions, Violations =        6764
Routed  364/440 Partitions, Violations =        6766
Routed  366/440 Partitions, Violations =        6768
Routed  368/440 Partitions, Violations =        6768
Routed  370/440 Partitions, Violations =        6777
Routed  372/440 Partitions, Violations =        6774
Routed  374/440 Partitions, Violations =        6738
Routed  376/440 Partitions, Violations =        6764
Routed  378/440 Partitions, Violations =        6791
Routed  380/440 Partitions, Violations =        6792
Routed  382/440 Partitions, Violations =        6780
Routed  384/440 Partitions, Violations =        6745
Routed  386/440 Partitions, Violations =        6741
Routed  388/440 Partitions, Violations =        6758
Routed  390/440 Partitions, Violations =        6745
Routed  392/440 Partitions, Violations =        6761
Routed  394/440 Partitions, Violations =        6749
Routed  396/440 Partitions, Violations =        6759
Routed  398/440 Partitions, Violations =        6741
Routed  400/440 Partitions, Violations =        6754
Routed  402/440 Partitions, Violations =        6734
Routed  404/440 Partitions, Violations =        6734
Routed  406/440 Partitions, Violations =        6757
Routed  408/440 Partitions, Violations =        6756
Routed  410/440 Partitions, Violations =        6748
Routed  412/440 Partitions, Violations =        6753
Routed  414/440 Partitions, Violations =        6743
Routed  416/440 Partitions, Violations =        6753
Routed  418/440 Partitions, Violations =        6725
Routed  420/440 Partitions, Violations =        6768
Routed  422/440 Partitions, Violations =        6762
Routed  424/440 Partitions, Violations =        6740
Routed  426/440 Partitions, Violations =        6753
Routed  428/440 Partitions, Violations =        6744
Routed  430/440 Partitions, Violations =        6765
Routed  432/440 Partitions, Violations =        6772
Routed  434/440 Partitions, Violations =        6775
Routed  436/440 Partitions, Violations =        6774
Routed  438/440 Partitions, Violations =        6786
Routed  440/440 Partitions, Violations =        6793

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6793
        Diff net spacing : 1738
        Double pattern hard mask space : 1771
        Less than minimum area : 173
        Less than minimum width : 112
        Less than NDR width : 122
        Off-grid : 74
        Same net via-cut spacing : 71
        Short : 2326
        Internal-only types : 406

[Iter 14] Elapsed real time: 0:17:58 
[Iter 14] Elapsed cpu  time: sys=0:00:09 usr=0:56:12 total=0:56:21
[Iter 14] Stage (MB): Used   18  Alloctr   19  Proc   55 
[Iter 14] Total (MB): Used  138  Alloctr  141  Proc 2409 

End DR iteration 14 with 440 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 370 drcs of internal-only type. (ZRT-323)
Information: Discarded 36 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:17:58 
[DR] Elapsed cpu  time: sys=0:00:09 usr=0:56:12 total=0:56:21
[DR] Stage (MB): Used    1  Alloctr    2  Proc   55 
[DR] Total (MB): Used  121  Alloctr  124  Proc 2409 
[DR: Done] Elapsed real time: 0:17:58 
[DR: Done] Elapsed cpu  time: sys=0:00:09 usr=0:56:12 total=0:56:21
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc   55 
[DR: Done] Total (MB): Used  121  Alloctr  124  Proc 2409 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1026 aligned/redundant DRCs. (ZRT-305)

DR finished with 5361 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5361
        Diff net spacing : 873
        Double pattern hard mask space : 1745
        Less than minimum area : 173
        Less than minimum width : 112
        Less than NDR width : 43
        Off-grid : 74
        Same net via-cut spacing : 71
        Short : 2270



Total Wire Length =                    8683 micron
Total Number of Contacts =             6623
Total Number of Wires =                11452
Total Number of PtConns =              2169
Total Number of Routed Wires =       11452
Total Routed Wire Length =           8205 micron
Total Number of Routed Contacts =       6623
        Layer                 M1 :        276 micron
        Layer                 M2 :       1617 micron
        Layer                 M3 :        719 micron
        Layer                 M4 :        879 micron
        Layer                 M5 :       5192 micron
        Layer                 M6 :          0 micron
        Layer                 M7 :          0 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA56SQ_C(rot) :          1
        Via         VIA45SQ(rot) :       1969
        Via     VIA3_34SQ_C(rot) :       1777
        Via       VIA23SQ_C(rot) :          2
        Via     VIA23BAR1_C(rot) :          1
        Via          VIA23BAR2_C :          3
        Via     VIA2_33_3SQ(rot) :          1
        Via   VIA2_33_3BAR1(rot) :          2
        Via   VIA2_33_3BAR2(rot) :       1982
        Via   VIA1_32_3BAR2(rot) :        885

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6623 vias)
 
    Layer VIA1       =  0.00% (0      / 885     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (885     vias)
    Layer VIA2       =  0.00% (0      / 1991    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1991    vias)
    Layer VIA3       =  0.00% (0      / 1777    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1777    vias)
    Layer VIA4       =  0.00% (0      / 1969    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1969    vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6623 vias)
 
    Layer VIA1       =  0.00% (0      / 885     vias)
    Layer VIA2       =  0.00% (0      / 1991    vias)
    Layer VIA3       =  0.00% (0      / 1777    vias)
    Layer VIA4       =  0.00% (0      / 1969    vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6623 vias)
 
    Layer VIA1       =  0.00% (0      / 885     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (885     vias)
    Layer VIA2       =  0.00% (0      / 1991    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1991    vias)
    Layer VIA3       =  0.00% (0      / 1777    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1777    vias)
    Layer VIA4       =  0.00% (0      / 1969    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1969    vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 28091
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5361
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: Design riscv_core_4_placed has 28038 nets, 0 global routed, 2 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLK_I        Yes    75.6194 75.6194 75.8039 75.8039   fast
CLK_I        Yes    199.4382 199.4382 201.8165 201.8165 slow


Information: Running auto PG connection. (NDM-099)
1
icc2_shell> get_lib_cells */*AOBUF_IW*
{saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_0P75 saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_1P5 saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_3 saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_6}
icc2_shell> set_dont_touch [get_lib_cells */*AOBUF_IW*] false
1
icc2_shell> set_dont_touch [get_lib_cells */*AOBUF_IW*] false
1
icc2_shell> set_lib_cell_purpose -include cts */*AOBUF_IW*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> clock_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock CLK_I:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: ROUTE_RULES_1; Min Layer: M2; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 2.44 sec, cpu time is 0 hr : 0 min : 2.35 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6160 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 2.10 sec, cpu time is 0 hr : 0 min : 1.89 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.141984 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'core_clock_gate_i/u__tmp100' did not get relocated
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = core_clock_gate_i/u__tmp100/Q
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2133
 Number of ignore points = 0
Warning: The net 'core_clock_gate_i/clk_o' will not be buffered because it is in dont_touch_network. (CTS-054)
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 69
 Number of ignore points = 0
Warning: The net 'clk_i' will not be buffered because it is in dont_touch_network. (CTS-054)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.91 sec, cpu time is 0 hr : 0 min : 0.94 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Total number of global routed clock nets: 2
Information: The run time for clock net global routing is 0 hr : 0 min : 4.02 sec, cpu time is 0 hr : 0 min : 16.53 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28038 nets, 2 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: CLK_I mode: func root: clk_i
Clock QoR Before Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 1 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.46 sec, cpu time is 0 hr : 0 min : 1.49 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
All clocks: total net count: 1
All clocks: total committed/restored net count: 1/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.08 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.61 sec, cpu time is 0 hr : 0 min : 1.79 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 1.61 sec, cpu time is 0 hr : 0 min : 1.79 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 75.7908; ID = 75.8003; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/998842.0000; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 201.7884; ID = 201.7978; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/999548.8125; ClockBufArea = 0.0000; ClockCellArea = 2.4420; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.23 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 361 total shapes.
Layer M2: cached 0 shapes out of 2105 total shapes.
Cached 0 vias out of 10961 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30537        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30537
number of references:               103
number of site rows:                359
number of locations attempted:   545365
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       25627 (341196 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (225.554,136.05)
  Legal location: (225.554,136.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (225.554,137.85)
  Legal location: (225.554,137.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (143.562,146.25)
  Legal location: (143.562,146.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (147.262,140.25)
  Legal location: (147.262,140.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U161 (SAEDRVT14_AO222_4)
  Input location: (214.528,185.25)
  Legal location: (214.528,185.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (55.724,92.85)
  Legal location: (55.724,92.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (76.592,89.85)
  Legal location: (76.592,89.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (76.37,89.25)
  Legal location: (76.37,89.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U162 (SAEDRVT14_AO222_4)
  Input location: (214.528,184.65)
  Legal location: (214.528,184.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (121.066,36.45)
  Legal location: (121.066,36.45)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 6.87 sec, cpu time is 0 hr : 0 min : 6.62 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets, with 2 dont_touch flat nets
There are 1 non-sink instances (total area 2.44) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock CLK_I:
  Skewgroup: default_CLK_I, Corner: fast
    Skew jumped by 75.609 at term clk_i (Driving DontTouch Net)
    Skew jumped by 0.182 at term core_clock_gate_i/u__tmp100/CK 
  Skewgroup: default_CLK_I, Corner: slow
    Skew jumped by 199.520 at term clk_i (Driving DontTouch Net)
    Skew jumped by 2.269 at term core_clock_gate_i/u__tmp100/CK 
 Compilation of clock trees finished successfully
 Run time for cts 00:00:32.78u 00:00:00.67s 00:00:19.71e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-054    2  Warning  The net '%s' will not be buffered because it is in dont...
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39310', effective utilization is '0.40877'. (OPT-055)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.141984 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1367, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 343.527374, TNS = 112895.001862, NVP = 2145

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:33:39   343.527 1.129e+05 18999.516     0.000 9.995e+05       176      5332         0     0.000      1068 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  124  Proc 2409 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  123  Alloctr  125  Proc 2409 
Net statistics:
Total number of nets     = 28091
Number of nets to route  = 2
Number of single or zero port nets = 53
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
3 nets are fully connected,
 of which 1 are detail routed and 2 are global routed.
2 nets have non-default rule ROUTE_RULES_1
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  134  Alloctr  136  Proc 2409 
Average gCell capacity  3.73     on layer (1)    M1
Average gCell capacity  3.15     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  140  Proc 2409 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  138  Alloctr  141  Proc 2409 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  141  Proc 2409 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  138  Alloctr  141  Proc 2409 
Initial. Routing result:
Initial. Both Dirs: Overflow =   304 Max = 4 GRCs =   707 (1.40%)
Initial. H routing: Overflow =    80 Max = 2 (GRCs = 14) GRCs =   291 (1.15%)
Initial. V routing: Overflow =   224 Max = 4 (GRCs =  1) GRCs =   416 (1.65%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.03%)
Initial. M3         Overflow =    73 Max = 2 (GRCs = 14) GRCs =   232 (0.92%)
Initial. M4         Overflow =   220 Max = 4 (GRCs =  1) GRCs =   409 (1.62%)
Initial. M5         Overflow =     6 Max = 1 (GRCs = 58) GRCs =    58 (0.23%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7276.90
Initial. Layer M1 wire length = 1.54
Initial. Layer M2 wire length = 970.99
Initial. Layer M3 wire length = 356.63
Initial. Layer M4 wire length = 1348.91
Initial. Layer M5 wire length = 4598.83
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4801
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 1712
Initial. Via VIA34SQ_C count = 1572
Initial. Via VIA45SQ count = 1514
Initial. Via VIA56SQ count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  138  Alloctr  141  Proc 2409 
phase1. Routing result:
phase1. Both Dirs: Overflow =   297 Max = 4 GRCs =   689 (1.36%)
phase1. H routing: Overflow =    83 Max = 2 (GRCs = 16) GRCs =   293 (1.16%)
phase1. V routing: Overflow =   214 Max = 4 (GRCs =  1) GRCs =   396 (1.57%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase1. M3         Overflow =    75 Max = 2 (GRCs = 16) GRCs =   234 (0.93%)
phase1. M4         Overflow =   210 Max = 4 (GRCs =  1) GRCs =   388 (1.53%)
phase1. M5         Overflow =     6 Max = 1 (GRCs = 58) GRCs =    58 (0.23%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7274.63
phase1. Layer M1 wire length = 4.67
phase1. Layer M2 wire length = 1005.16
phase1. Layer M3 wire length = 369.37
phase1. Layer M4 wire length = 1318.13
phase1. Layer M5 wire length = 4577.29
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4792
phase1. Via VIA12SQ_C count = 6
phase1. Via VIA23SQ_C count = 1719
phase1. Via VIA34SQ_C count = 1563
phase1. Via VIA45SQ count = 1503
phase1. Via VIA56SQ count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  138  Alloctr  141  Proc 2409 
phase2. Routing result:
phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =     9 (0.02%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 7274.63
phase2. Layer M1 wire length = 4.67
phase2. Layer M2 wire length = 1005.16
phase2. Layer M3 wire length = 369.37
phase2. Layer M4 wire length = 1318.13
phase2. Layer M5 wire length = 4577.29
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4792
phase2. Via VIA12SQ_C count = 6
phase2. Via VIA23SQ_C count = 1719
phase2. Via VIA34SQ_C count = 1563
phase2. Via VIA45SQ count = 1503
phase2. Via VIA56SQ count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  138  Alloctr  141  Proc 2409 
phase3. Routing result:
phase3. Both Dirs: Overflow =     5 Max = 1 GRCs =     9 (0.02%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M2         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.03%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 7274.63
phase3. Layer M1 wire length = 4.67
phase3. Layer M2 wire length = 1005.16
phase3. Layer M3 wire length = 369.37
phase3. Layer M4 wire length = 1318.13
phase3. Layer M5 wire length = 4577.29
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4792
phase3. Via VIA12SQ_C count = 6
phase3. Via VIA23SQ_C count = 1719
phase3. Via VIA34SQ_C count = 1563
phase3. Via VIA45SQ count = 1503
phase3. Via VIA56SQ count = 1
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  138  Alloctr  141  Proc 2409 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  4.01 %
Peak    vertical track utilization   = 92.86 %
Average horizontal track utilization =  2.45 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  135  Alloctr  138  Proc 2409 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used   12  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used  135  Alloctr  138  Proc 2409 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  124  Proc 2409 

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  123  Alloctr  125  Proc 2409 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 10/53     
Routed partition 10/53     
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 4848 of 9396


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc   67 
[Track Assign: Iteration 0] Total (MB): Used  126  Alloctr  128  Proc 2477 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 42/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc  120 
[Track Assign: Iteration 1] Total (MB): Used  126  Alloctr  128  Proc 2529 

Number of wires with overlap after iteration 1 = 4103 of 7997


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 2779                 VIA12SQ_C: 2
Number of M3 wires: 1667                 VIA23SQ_C: 2881
Number of M4 wires: 1791                 VIA34SQ_C: 2065
Number of M5 wires: 1759                 VIA45SQ: 2068
Number of M6 wires: 0            VIA56SQ: 1
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7997              vias: 7017

Total M1 wire length: 1.2
Total M2 wire length: 968.9
Total M3 wire length: 1109.7
Total M4 wire length: 1444.8
Total M5 wire length: 4438.1
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 7962.7

Longest M1 wire length: 1.2
Longest M2 wire length: 6.0
Longest M3 wire length: 4.2
Longest M4 wire length: 106.2
Longest M5 wire length: 58.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc  120 
[Track Assign: Done] Total (MB): Used  120  Alloctr  122  Proc 2529 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  129  Alloctr  131  Proc 2529 
Total number of nets = 28091, of which 0 are not extracted
Total number of open nets = 28035, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  38/1600 Partitions, Violations =        0
Routed  387/1600 Partitions, Violations =       0
Routed  388/1600 Partitions, Violations =       0
Routed  389/1600 Partitions, Violations =       0
Routed  397/1600 Partitions, Violations =       0
Routed  405/1600 Partitions, Violations =       0
Routed  408/1600 Partitions, Violations =       0
Routed  419/1600 Partitions, Violations =       0
Routed  427/1600 Partitions, Violations =       0
Routed  428/1600 Partitions, Violations =       0
Routed  434/1600 Partitions, Violations =       20
Routed  449/1600 Partitions, Violations =       57
Routed  464/1600 Partitions, Violations =       57
Routed  470/1600 Partitions, Violations =       78
Routed  476/1600 Partitions, Violations =       86
Routed  477/1600 Partitions, Violations =       139
Routed  478/1600 Partitions, Violations =       139
Routed  479/1600 Partitions, Violations =       147
Routed  484/1600 Partitions, Violations =       144
Routed  499/1600 Partitions, Violations =       140
Routed  501/1600 Partitions, Violations =       179
Routed  506/1600 Partitions, Violations =       179
Routed  514/1600 Partitions, Violations =       208
Routed  525/1600 Partitions, Violations =       208
Routed  531/1600 Partitions, Violations =       239
Routed  533/1600 Partitions, Violations =       239
Routed  541/1600 Partitions, Violations =       254
Routed  558/1600 Partitions, Violations =       255
Routed  573/1600 Partitions, Violations =       271
Routed  575/1600 Partitions, Violations =       259
Routed  576/1600 Partitions, Violations =       285
Routed  578/1600 Partitions, Violations =       285
Routed  580/1600 Partitions, Violations =       291
Routed  581/1600 Partitions, Violations =       291
Routed  583/1600 Partitions, Violations =       301
Routed  595/1600 Partitions, Violations =       311
Routed  596/1600 Partitions, Violations =       311
Routed  604/1600 Partitions, Violations =       311
Routed  607/1600 Partitions, Violations =       311
Routed  610/1600 Partitions, Violations =       311
Routed  613/1600 Partitions, Violations =       311
Routed  619/1600 Partitions, Violations =       313
Routed  622/1600 Partitions, Violations =       313
Routed  623/1600 Partitions, Violations =       315
Routed  624/1600 Partitions, Violations =       315
Routed  627/1600 Partitions, Violations =       368
Routed  628/1600 Partitions, Violations =       368
Routed  629/1600 Partitions, Violations =       336
Routed  632/1600 Partitions, Violations =       338
Routed  633/1600 Partitions, Violations =       340
Routed  634/1600 Partitions, Violations =       359
Routed  635/1600 Partitions, Violations =       356
Routed  636/1600 Partitions, Violations =       367
Routed  637/1600 Partitions, Violations =       389
Routed  657/1600 Partitions, Violations =       389
Routed  660/1600 Partitions, Violations =       438
Routed  668/1600 Partitions, Violations =       454
Routed  669/1600 Partitions, Violations =       454
Routed  671/1600 Partitions, Violations =       446
Routed  672/1600 Partitions, Violations =       446
Routed  673/1600 Partitions, Violations =       446
Routed  674/1600 Partitions, Violations =       446
Routed  675/1600 Partitions, Violations =       446
Routed  676/1600 Partitions, Violations =       450
Routed  677/1600 Partitions, Violations =       451
Routed  678/1600 Partitions, Violations =       467
Routed  680/1600 Partitions, Violations =       467
Routed  681/1600 Partitions, Violations =       467
Routed  682/1600 Partitions, Violations =       505
Routed  683/1600 Partitions, Violations =       532
Routed  684/1600 Partitions, Violations =       532
Routed  685/1600 Partitions, Violations =       547
Routed  687/1600 Partitions, Violations =       579
Routed  688/1600 Partitions, Violations =       591
Routed  689/1600 Partitions, Violations =       653
Routed  690/1600 Partitions, Violations =       677
Routed  691/1600 Partitions, Violations =       659
Routed  692/1600 Partitions, Violations =       712
Routed  693/1600 Partitions, Violations =       724
Routed  694/1600 Partitions, Violations =       767
Routed  695/1600 Partitions, Violations =       767
Routed  696/1600 Partitions, Violations =       767
Routed  698/1600 Partitions, Violations =       781
Routed  699/1600 Partitions, Violations =       781
Routed  700/1600 Partitions, Violations =       781
Routed  701/1600 Partitions, Violations =       781
Routed  713/1600 Partitions, Violations =       780
Routed  714/1600 Partitions, Violations =       809
Routed  715/1600 Partitions, Violations =       827
Routed  716/1600 Partitions, Violations =       749
Routed  720/1600 Partitions, Violations =       820
Routed  728/1600 Partitions, Violations =       947
Routed  736/1600 Partitions, Violations =       1035
Routed  767/1600 Partitions, Violations =       1052
Routed  768/1600 Partitions, Violations =       1082
Routed  769/1600 Partitions, Violations =       1079
Routed  775/1600 Partitions, Violations =       1079
Routed  776/1600 Partitions, Violations =       1064
Routed  784/1600 Partitions, Violations =       1172
Routed  792/1600 Partitions, Violations =       1267
Routed  809/1600 Partitions, Violations =       1284
Routed  810/1600 Partitions, Violations =       1326
Routed  817/1600 Partitions, Violations =       1326
Routed  828/1600 Partitions, Violations =       1311
Routed  832/1600 Partitions, Violations =       1316
Routed  840/1600 Partitions, Violations =       1380
Routed  848/1600 Partitions, Violations =       1430
Routed  856/1600 Partitions, Violations =       1466
Routed  864/1600 Partitions, Violations =       1563
Routed  872/1600 Partitions, Violations =       1686
Routed  880/1600 Partitions, Violations =       1727
Routed  888/1600 Partitions, Violations =       1851
Routed  896/1600 Partitions, Violations =       1897
Routed  904/1600 Partitions, Violations =       1912
Routed  912/1600 Partitions, Violations =       1959
Routed  920/1600 Partitions, Violations =       1982
Routed  928/1600 Partitions, Violations =       2051
Routed  936/1600 Partitions, Violations =       2122
Routed  944/1600 Partitions, Violations =       2279
Routed  955/1600 Partitions, Violations =       2279
Routed  960/1600 Partitions, Violations =       2216
Routed  968/1600 Partitions, Violations =       2216
Routed  976/1600 Partitions, Violations =       2268
Routed  984/1600 Partitions, Violations =       2264
Routed  993/1600 Partitions, Violations =       2271
Routed  1000/1600 Partitions, Violations =      2358
Routed  1008/1600 Partitions, Violations =      2483
Routed  1016/1600 Partitions, Violations =      2576
Routed  1024/1600 Partitions, Violations =      2617
Routed  1032/1600 Partitions, Violations =      2657
Routed  1040/1600 Partitions, Violations =      2740
Routed  1048/1600 Partitions, Violations =      2952
Routed  1056/1600 Partitions, Violations =      3007
Routed  1064/1600 Partitions, Violations =      3037
Routed  1072/1600 Partitions, Violations =      3220
Routed  1080/1600 Partitions, Violations =      3285
Routed  1088/1600 Partitions, Violations =      3493
Routed  1096/1600 Partitions, Violations =      3645
Routed  1104/1600 Partitions, Violations =      3696
Routed  1112/1600 Partitions, Violations =      3701
Routed  1127/1600 Partitions, Violations =      3754
Routed  1128/1600 Partitions, Violations =      3763
Routed  1136/1600 Partitions, Violations =      3811
Routed  1144/1600 Partitions, Violations =      3937
Routed  1152/1600 Partitions, Violations =      4008
Routed  1160/1600 Partitions, Violations =      3989
Routed  1168/1600 Partitions, Violations =      4044
Routed  1176/1600 Partitions, Violations =      4228
Routed  1184/1600 Partitions, Violations =      4348
Routed  1192/1600 Partitions, Violations =      4616
Routed  1200/1600 Partitions, Violations =      4642
Routed  1208/1600 Partitions, Violations =      4862
Routed  1216/1600 Partitions, Violations =      4978
Routed  1226/1600 Partitions, Violations =      5017
Routed  1232/1600 Partitions, Violations =      5036
Routed  1240/1600 Partitions, Violations =      5075
Routed  1256/1600 Partitions, Violations =      5127
Routed  1257/1600 Partitions, Violations =      5230
Routed  1264/1600 Partitions, Violations =      5254
Routed  1272/1600 Partitions, Violations =      5409
Routed  1280/1600 Partitions, Violations =      5427
Routed  1288/1600 Partitions, Violations =      5529
Routed  1296/1600 Partitions, Violations =      5776
Routed  1304/1600 Partitions, Violations =      5776
Routed  1312/1600 Partitions, Violations =      5841
Routed  1320/1600 Partitions, Violations =      5890
Routed  1328/1600 Partitions, Violations =      5973
Routed  1336/1600 Partitions, Violations =      6064
Routed  1344/1600 Partitions, Violations =      6218
Routed  1352/1600 Partitions, Violations =      6265
Routed  1360/1600 Partitions, Violations =      6388
Routed  1368/1600 Partitions, Violations =      6463
Routed  1376/1600 Partitions, Violations =      6545
Routed  1384/1600 Partitions, Violations =      6619
Routed  1392/1600 Partitions, Violations =      6698
Routed  1400/1600 Partitions, Violations =      6849
Routed  1408/1600 Partitions, Violations =      6854
Routed  1416/1600 Partitions, Violations =      7016
Routed  1424/1600 Partitions, Violations =      7127
Routed  1432/1600 Partitions, Violations =      7243
Routed  1441/1600 Partitions, Violations =      7317
Routed  1448/1600 Partitions, Violations =      7361
Routed  1456/1600 Partitions, Violations =      7428
Routed  1464/1600 Partitions, Violations =      7445
Routed  1472/1600 Partitions, Violations =      7525
Routed  1480/1600 Partitions, Violations =      7766
Routed  1488/1600 Partitions, Violations =      7789
Routed  1496/1600 Partitions, Violations =      7974
Routed  1504/1600 Partitions, Violations =      8099
Routed  1512/1600 Partitions, Violations =      8156
Routed  1520/1600 Partitions, Violations =      8140
Routed  1528/1600 Partitions, Violations =      8273
Routed  1536/1600 Partitions, Violations =      8394
Routed  1544/1600 Partitions, Violations =      8519
Routed  1552/1600 Partitions, Violations =      8604
Routed  1560/1600 Partitions, Violations =      8641
Routed  1568/1600 Partitions, Violations =      8753
Routed  1576/1600 Partitions, Violations =      8914
Routed  1584/1600 Partitions, Violations =      8979
Routed  1592/1600 Partitions, Violations =      9134
Routed  1600/1600 Partitions, Violations =      9239

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9239
        Diff net spacing : 2443
        Double pattern hard mask space : 2143
        Less than minimum area : 277
        Less than minimum enclosed area : 1
        Less than minimum width : 114
        Less than NDR width : 276
        Local double pattern cycle : 60
        Multiple pin connections : 3
        Off-grid : 78
        Protrusion length : 2
        Same net spacing : 34
        Same net via-cut spacing : 110
        Short : 2795
        Internal-only types : 903

[Iter 0] Elapsed real time: 0:00:25 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:02:43 total=0:02:44
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/622 Partitions, Violations =  9054
Routed  3/622 Partitions, Violations =  9051
Routed  6/622 Partitions, Violations =  8983
Routed  9/622 Partitions, Violations =  8998
Routed  12/622 Partitions, Violations = 8992
Routed  15/622 Partitions, Violations = 8965
Routed  18/622 Partitions, Violations = 8981
Routed  21/622 Partitions, Violations = 8873
Routed  24/622 Partitions, Violations = 8847
Routed  27/622 Partitions, Violations = 8856
Routed  30/622 Partitions, Violations = 8845
Routed  33/622 Partitions, Violations = 8777
Routed  36/622 Partitions, Violations = 8762
Routed  39/622 Partitions, Violations = 8707
Routed  42/622 Partitions, Violations = 8587
Routed  45/622 Partitions, Violations = 8605
Routed  48/622 Partitions, Violations = 8573
Routed  51/622 Partitions, Violations = 8544
Routed  54/622 Partitions, Violations = 8554
Routed  57/622 Partitions, Violations = 8539
Routed  60/622 Partitions, Violations = 8522
Routed  63/622 Partitions, Violations = 8530
Routed  66/622 Partitions, Violations = 8566
Routed  69/622 Partitions, Violations = 8525
Routed  72/622 Partitions, Violations = 8437
Routed  75/622 Partitions, Violations = 8465
Routed  78/622 Partitions, Violations = 8521
Routed  81/622 Partitions, Violations = 8529
Routed  84/622 Partitions, Violations = 8482
Routed  87/622 Partitions, Violations = 8436
Routed  90/622 Partitions, Violations = 8463
Routed  93/622 Partitions, Violations = 8452
Routed  96/622 Partitions, Violations = 8482
Routed  99/622 Partitions, Violations = 8414
Routed  102/622 Partitions, Violations =        8365
Routed  105/622 Partitions, Violations =        8359
Routed  108/622 Partitions, Violations =        8296
Routed  111/622 Partitions, Violations =        8271
Routed  114/622 Partitions, Violations =        8291
Routed  117/622 Partitions, Violations =        8300
Routed  120/622 Partitions, Violations =        8286
Routed  123/622 Partitions, Violations =        8274
Routed  126/622 Partitions, Violations =        8217
Routed  129/622 Partitions, Violations =        8196
Routed  132/622 Partitions, Violations =        8187
Routed  135/622 Partitions, Violations =        8205
Routed  138/622 Partitions, Violations =        8205
Routed  141/622 Partitions, Violations =        8251
Routed  144/622 Partitions, Violations =        8284
Routed  147/622 Partitions, Violations =        8256
Routed  150/622 Partitions, Violations =        8245
Routed  153/622 Partitions, Violations =        8235
Routed  156/622 Partitions, Violations =        8233
Routed  159/622 Partitions, Violations =        8225
Routed  162/622 Partitions, Violations =        8234
Routed  165/622 Partitions, Violations =        8143
Routed  168/622 Partitions, Violations =        8122
Routed  171/622 Partitions, Violations =        8123
Routed  174/622 Partitions, Violations =        8133
Routed  177/622 Partitions, Violations =        8101
Routed  180/622 Partitions, Violations =        8101
Routed  183/622 Partitions, Violations =        8129
Routed  186/622 Partitions, Violations =        8099
Routed  189/622 Partitions, Violations =        8100
Routed  192/622 Partitions, Violations =        8089
Routed  195/622 Partitions, Violations =        8072
Routed  198/622 Partitions, Violations =        8085
Routed  201/622 Partitions, Violations =        8048
Routed  204/622 Partitions, Violations =        8018
Routed  207/622 Partitions, Violations =        8037
Routed  210/622 Partitions, Violations =        8056
Routed  213/622 Partitions, Violations =        8006
Routed  216/622 Partitions, Violations =        8033
Routed  219/622 Partitions, Violations =        8019
Routed  222/622 Partitions, Violations =        7988
Routed  225/622 Partitions, Violations =        7962
Routed  228/622 Partitions, Violations =        7956
Routed  231/622 Partitions, Violations =        7965
Routed  234/622 Partitions, Violations =        7913
Routed  237/622 Partitions, Violations =        7904
Routed  240/622 Partitions, Violations =        7942
Routed  243/622 Partitions, Violations =        7937
Routed  246/622 Partitions, Violations =        7949
Routed  249/622 Partitions, Violations =        7956
Routed  252/622 Partitions, Violations =        7943
Routed  255/622 Partitions, Violations =        7921
Routed  258/622 Partitions, Violations =        7932
Routed  261/622 Partitions, Violations =        7922
Routed  264/622 Partitions, Violations =        7935
Routed  267/622 Partitions, Violations =        7943
Routed  270/622 Partitions, Violations =        7960
Routed  273/622 Partitions, Violations =        7969
Routed  276/622 Partitions, Violations =        7939
Routed  279/622 Partitions, Violations =        7955
Routed  282/622 Partitions, Violations =        7949
Routed  285/622 Partitions, Violations =        7970
Routed  288/622 Partitions, Violations =        7950
Routed  291/622 Partitions, Violations =        7964
Routed  294/622 Partitions, Violations =        7949
Routed  297/622 Partitions, Violations =        7970
Routed  300/622 Partitions, Violations =        7940
Routed  303/622 Partitions, Violations =        7925
Routed  306/622 Partitions, Violations =        7921
Routed  309/622 Partitions, Violations =        7916
Routed  312/622 Partitions, Violations =        7907
Routed  315/622 Partitions, Violations =        7934
Routed  318/622 Partitions, Violations =        7910
Routed  321/622 Partitions, Violations =        7912
Routed  324/622 Partitions, Violations =        7883
Routed  327/622 Partitions, Violations =        7865
Routed  330/622 Partitions, Violations =        7886
Routed  333/622 Partitions, Violations =        7856
Routed  336/622 Partitions, Violations =        7858
Routed  339/622 Partitions, Violations =        7883
Routed  342/622 Partitions, Violations =        7883
Routed  345/622 Partitions, Violations =        7871
Routed  348/622 Partitions, Violations =        7904
Routed  351/622 Partitions, Violations =        7895
Routed  354/622 Partitions, Violations =        7899
Routed  357/622 Partitions, Violations =        7883
Routed  360/622 Partitions, Violations =        7894
Routed  363/622 Partitions, Violations =        7858
Routed  366/622 Partitions, Violations =        7834
Routed  369/622 Partitions, Violations =        7856
Routed  372/622 Partitions, Violations =        7813
Routed  375/622 Partitions, Violations =        7804
Routed  378/622 Partitions, Violations =        7796
Routed  381/622 Partitions, Violations =        7849
Routed  384/622 Partitions, Violations =        7850
Routed  387/622 Partitions, Violations =        7861
Routed  390/622 Partitions, Violations =        7860
Routed  393/622 Partitions, Violations =        7860
Routed  396/622 Partitions, Violations =        7802
Routed  399/622 Partitions, Violations =        7823
Routed  402/622 Partitions, Violations =        7860
Routed  405/622 Partitions, Violations =        7846
Routed  408/622 Partitions, Violations =        7806
Routed  411/622 Partitions, Violations =        7836
Routed  414/622 Partitions, Violations =        7861
Routed  417/622 Partitions, Violations =        7815
Routed  420/622 Partitions, Violations =        7833
Routed  423/622 Partitions, Violations =        7816
Routed  426/622 Partitions, Violations =        7821
Routed  429/622 Partitions, Violations =        7832
Routed  432/622 Partitions, Violations =        7841
Routed  435/622 Partitions, Violations =        7838
Routed  438/622 Partitions, Violations =        7838
Routed  441/622 Partitions, Violations =        7836
Routed  444/622 Partitions, Violations =        7845
Routed  447/622 Partitions, Violations =        7870
Routed  450/622 Partitions, Violations =        7846
Routed  453/622 Partitions, Violations =        7838
Routed  456/622 Partitions, Violations =        7868
Routed  459/622 Partitions, Violations =        7844
Routed  462/622 Partitions, Violations =        7835
Routed  465/622 Partitions, Violations =        7836
Routed  468/622 Partitions, Violations =        7837
Routed  471/622 Partitions, Violations =        7802
Routed  474/622 Partitions, Violations =        7786
Routed  477/622 Partitions, Violations =        7783
Routed  480/622 Partitions, Violations =        7772
Routed  483/622 Partitions, Violations =        7764
Routed  486/622 Partitions, Violations =        7753
Routed  489/622 Partitions, Violations =        7751
Routed  492/622 Partitions, Violations =        7756
Routed  495/622 Partitions, Violations =        7748
Routed  498/622 Partitions, Violations =        7747
Routed  501/622 Partitions, Violations =        7733
Routed  504/622 Partitions, Violations =        7754
Routed  507/622 Partitions, Violations =        7754
Routed  510/622 Partitions, Violations =        7734
Routed  513/622 Partitions, Violations =        7753
Routed  516/622 Partitions, Violations =        7751
Routed  519/622 Partitions, Violations =        7728
Routed  522/622 Partitions, Violations =        7726
Routed  525/622 Partitions, Violations =        7738
Routed  528/622 Partitions, Violations =        7702
Routed  531/622 Partitions, Violations =        7731
Routed  534/622 Partitions, Violations =        7724
Routed  537/622 Partitions, Violations =        7717
Routed  540/622 Partitions, Violations =        7724
Routed  543/622 Partitions, Violations =        7716
Routed  546/622 Partitions, Violations =        7728
Routed  549/622 Partitions, Violations =        7723
Routed  552/622 Partitions, Violations =        7735
Routed  555/622 Partitions, Violations =        7762
Routed  558/622 Partitions, Violations =        7756
Routed  561/622 Partitions, Violations =        7773
Routed  564/622 Partitions, Violations =        7779
Routed  567/622 Partitions, Violations =        7762
Routed  570/622 Partitions, Violations =        7796
Routed  573/622 Partitions, Violations =        7795
Routed  576/622 Partitions, Violations =        7795
Routed  579/622 Partitions, Violations =        7796
Routed  582/622 Partitions, Violations =        7797
Routed  585/622 Partitions, Violations =        7804
Routed  588/622 Partitions, Violations =        7815
Routed  591/622 Partitions, Violations =        7790
Routed  594/622 Partitions, Violations =        7783
Routed  597/622 Partitions, Violations =        7782
Routed  600/622 Partitions, Violations =        7782
Routed  603/622 Partitions, Violations =        7778
Routed  606/622 Partitions, Violations =        7782
Routed  609/622 Partitions, Violations =        7763
Routed  612/622 Partitions, Violations =        7763
Routed  615/622 Partitions, Violations =        7764
Routed  618/622 Partitions, Violations =        7766
Routed  621/622 Partitions, Violations =        7767

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7761
        Diff net spacing : 1723
        Double pattern hard mask space : 1880
        Less than minimum area : 189
        Less than minimum width : 134
        Less than NDR width : 226
        Local double pattern cycle : 5
        Off-grid : 38
        Same net spacing : 4
        Same net via-cut spacing : 67
        Short : 2647
        Internal-only types : 848

[Iter 1] Elapsed real time: 0:01:01 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:04:35 total=0:04:37
[Iter 1] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 1] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 1 with 622 parts

Start DR iteration 2: non-uniform partition
Routed  1/534 Partitions, Violations =  7636
Routed  2/534 Partitions, Violations =  7602
Routed  4/534 Partitions, Violations =  7562
Routed  6/534 Partitions, Violations =  7512
Routed  8/534 Partitions, Violations =  7513
Routed  10/534 Partitions, Violations = 7481
Routed  12/534 Partitions, Violations = 7463
Routed  14/534 Partitions, Violations = 7477
Routed  16/534 Partitions, Violations = 7541
Routed  18/534 Partitions, Violations = 7497
Routed  20/534 Partitions, Violations = 7472
Routed  22/534 Partitions, Violations = 7475
Routed  24/534 Partitions, Violations = 7523
Routed  26/534 Partitions, Violations = 7512
Routed  28/534 Partitions, Violations = 7468
Routed  30/534 Partitions, Violations = 7451
Routed  32/534 Partitions, Violations = 7400
Routed  34/534 Partitions, Violations = 7390
Routed  36/534 Partitions, Violations = 7395
Routed  38/534 Partitions, Violations = 7406
Routed  40/534 Partitions, Violations = 7429
Routed  42/534 Partitions, Violations = 7420
Routed  44/534 Partitions, Violations = 7404
Routed  46/534 Partitions, Violations = 7377
Routed  48/534 Partitions, Violations = 7326
Routed  50/534 Partitions, Violations = 7327
Routed  52/534 Partitions, Violations = 7334
Routed  54/534 Partitions, Violations = 7352
Routed  56/534 Partitions, Violations = 7379
Routed  58/534 Partitions, Violations = 7354
Routed  60/534 Partitions, Violations = 7361
Routed  62/534 Partitions, Violations = 7358
Routed  64/534 Partitions, Violations = 7327
Routed  66/534 Partitions, Violations = 7350
Routed  68/534 Partitions, Violations = 7354
Routed  70/534 Partitions, Violations = 7353
Routed  72/534 Partitions, Violations = 7337
Routed  74/534 Partitions, Violations = 7340
Routed  76/534 Partitions, Violations = 7353
Routed  78/534 Partitions, Violations = 7361
Routed  80/534 Partitions, Violations = 7343
Routed  82/534 Partitions, Violations = 7371
Routed  84/534 Partitions, Violations = 7387
Routed  86/534 Partitions, Violations = 7371
Routed  88/534 Partitions, Violations = 7396
Routed  90/534 Partitions, Violations = 7413
Routed  92/534 Partitions, Violations = 7363
Routed  94/534 Partitions, Violations = 7379
Routed  96/534 Partitions, Violations = 7367
Routed  98/534 Partitions, Violations = 7422
Routed  100/534 Partitions, Violations =        7368
Routed  102/534 Partitions, Violations =        7352
Routed  104/534 Partitions, Violations =        7393
Routed  106/534 Partitions, Violations =        7385
Routed  108/534 Partitions, Violations =        7329
Routed  110/534 Partitions, Violations =        7315
Routed  112/534 Partitions, Violations =        7240
Routed  114/534 Partitions, Violations =        7277
Routed  116/534 Partitions, Violations =        7330
Routed  118/534 Partitions, Violations =        7355
Routed  120/534 Partitions, Violations =        7307
Routed  122/534 Partitions, Violations =        7308
Routed  124/534 Partitions, Violations =        7288
Routed  126/534 Partitions, Violations =        7292
Routed  128/534 Partitions, Violations =        7300
Routed  130/534 Partitions, Violations =        7289
Routed  132/534 Partitions, Violations =        7289
Routed  134/534 Partitions, Violations =        7264
Routed  136/534 Partitions, Violations =        7266
Routed  138/534 Partitions, Violations =        7231
Routed  140/534 Partitions, Violations =        7262
Routed  142/534 Partitions, Violations =        7264
Routed  144/534 Partitions, Violations =        7264
Routed  146/534 Partitions, Violations =        7264
Routed  148/534 Partitions, Violations =        7294
Routed  150/534 Partitions, Violations =        7330
Routed  152/534 Partitions, Violations =        7268
Routed  154/534 Partitions, Violations =        7279
Routed  156/534 Partitions, Violations =        7291
Routed  158/534 Partitions, Violations =        7263
Routed  160/534 Partitions, Violations =        7276
Routed  162/534 Partitions, Violations =        7285
Routed  164/534 Partitions, Violations =        7271
Routed  166/534 Partitions, Violations =        7304
Routed  168/534 Partitions, Violations =        7281
Routed  170/534 Partitions, Violations =        7294
Routed  172/534 Partitions, Violations =        7300
Routed  174/534 Partitions, Violations =        7272
Routed  176/534 Partitions, Violations =        7259
Routed  178/534 Partitions, Violations =        7243
Routed  180/534 Partitions, Violations =        7236
Routed  182/534 Partitions, Violations =        7262
Routed  184/534 Partitions, Violations =        7256
Routed  186/534 Partitions, Violations =        7247
Routed  188/534 Partitions, Violations =        7246
Routed  190/534 Partitions, Violations =        7188
Routed  192/534 Partitions, Violations =        7198
Routed  194/534 Partitions, Violations =        7242
Routed  196/534 Partitions, Violations =        7256
Routed  198/534 Partitions, Violations =        7256
Routed  200/534 Partitions, Violations =        7257
Routed  202/534 Partitions, Violations =        7263
Routed  204/534 Partitions, Violations =        7301
Routed  206/534 Partitions, Violations =        7272
Routed  208/534 Partitions, Violations =        7273
Routed  210/534 Partitions, Violations =        7275
Routed  212/534 Partitions, Violations =        7299
Routed  214/534 Partitions, Violations =        7257
Routed  216/534 Partitions, Violations =        7289
Routed  218/534 Partitions, Violations =        7262
Routed  220/534 Partitions, Violations =        7269
Routed  222/534 Partitions, Violations =        7254
Routed  224/534 Partitions, Violations =        7233
Routed  226/534 Partitions, Violations =        7267
Routed  228/534 Partitions, Violations =        7244
Routed  230/534 Partitions, Violations =        7260
Routed  232/534 Partitions, Violations =        7273
Routed  234/534 Partitions, Violations =        7264
Routed  236/534 Partitions, Violations =        7279
Routed  238/534 Partitions, Violations =        7282
Routed  240/534 Partitions, Violations =        7285
Routed  242/534 Partitions, Violations =        7252
Routed  244/534 Partitions, Violations =        7312
Routed  246/534 Partitions, Violations =        7327
Routed  248/534 Partitions, Violations =        7348
Routed  250/534 Partitions, Violations =        7271
Routed  252/534 Partitions, Violations =        7245
Routed  254/534 Partitions, Violations =        7304
Routed  256/534 Partitions, Violations =        7264
Routed  258/534 Partitions, Violations =        7267
Routed  260/534 Partitions, Violations =        7236
Routed  262/534 Partitions, Violations =        7256
Routed  264/534 Partitions, Violations =        7285
Routed  266/534 Partitions, Violations =        7256
Routed  268/534 Partitions, Violations =        7279
Routed  270/534 Partitions, Violations =        7285
Routed  272/534 Partitions, Violations =        7281
Routed  274/534 Partitions, Violations =        7287
Routed  276/534 Partitions, Violations =        7292
Routed  278/534 Partitions, Violations =        7301
Routed  280/534 Partitions, Violations =        7299
Routed  282/534 Partitions, Violations =        7303
Routed  284/534 Partitions, Violations =        7316
Routed  286/534 Partitions, Violations =        7345
Routed  288/534 Partitions, Violations =        7339
Routed  290/534 Partitions, Violations =        7357
Routed  292/534 Partitions, Violations =        7343
Routed  294/534 Partitions, Violations =        7336
Routed  296/534 Partitions, Violations =        7301
Routed  298/534 Partitions, Violations =        7315
Routed  300/534 Partitions, Violations =        7307
Routed  302/534 Partitions, Violations =        7340
Routed  304/534 Partitions, Violations =        7370
Routed  306/534 Partitions, Violations =        7387
Routed  308/534 Partitions, Violations =        7402
Routed  310/534 Partitions, Violations =        7399
Routed  312/534 Partitions, Violations =        7417
Routed  314/534 Partitions, Violations =        7458
Routed  316/534 Partitions, Violations =        7421
Routed  318/534 Partitions, Violations =        7454
Routed  320/534 Partitions, Violations =        7468
Routed  322/534 Partitions, Violations =        7455
Routed  324/534 Partitions, Violations =        7462
Routed  326/534 Partitions, Violations =        7473
Routed  328/534 Partitions, Violations =        7494
Routed  330/534 Partitions, Violations =        7484
Routed  332/534 Partitions, Violations =        7479
Routed  334/534 Partitions, Violations =        7486
Routed  336/534 Partitions, Violations =        7523
Routed  338/534 Partitions, Violations =        7514
Routed  340/534 Partitions, Violations =        7511
Routed  342/534 Partitions, Violations =        7528
Routed  344/534 Partitions, Violations =        7525
Routed  346/534 Partitions, Violations =        7537
Routed  348/534 Partitions, Violations =        7553
Routed  350/534 Partitions, Violations =        7582
Routed  352/534 Partitions, Violations =        7586
Routed  354/534 Partitions, Violations =        7574
Routed  356/534 Partitions, Violations =        7575
Routed  358/534 Partitions, Violations =        7578
Routed  360/534 Partitions, Violations =        7585
Routed  362/534 Partitions, Violations =        7571
Routed  364/534 Partitions, Violations =        7577
Routed  366/534 Partitions, Violations =        7585
Routed  368/534 Partitions, Violations =        7597
Routed  370/534 Partitions, Violations =        7581
Routed  372/534 Partitions, Violations =        7587
Routed  374/534 Partitions, Violations =        7603
Routed  376/534 Partitions, Violations =        7604
Routed  378/534 Partitions, Violations =        7617
Routed  380/534 Partitions, Violations =        7610
Routed  382/534 Partitions, Violations =        7612
Routed  384/534 Partitions, Violations =        7642
Routed  386/534 Partitions, Violations =        7644
Routed  388/534 Partitions, Violations =        7628
Routed  390/534 Partitions, Violations =        7646
Routed  392/534 Partitions, Violations =        7646
Routed  394/534 Partitions, Violations =        7656
Routed  396/534 Partitions, Violations =        7653
Routed  398/534 Partitions, Violations =        7617
Routed  400/534 Partitions, Violations =        7626
Routed  402/534 Partitions, Violations =        7630
Routed  404/534 Partitions, Violations =        7637
Routed  406/534 Partitions, Violations =        7639
Routed  408/534 Partitions, Violations =        7623
Routed  410/534 Partitions, Violations =        7634
Routed  412/534 Partitions, Violations =        7650
Routed  414/534 Partitions, Violations =        7642
Routed  416/534 Partitions, Violations =        7659
Routed  418/534 Partitions, Violations =        7644
Routed  420/534 Partitions, Violations =        7641
Routed  422/534 Partitions, Violations =        7614
Routed  424/534 Partitions, Violations =        7638
Routed  426/534 Partitions, Violations =        7657
Routed  428/534 Partitions, Violations =        7662
Routed  430/534 Partitions, Violations =        7656
Routed  432/534 Partitions, Violations =        7647
Routed  434/534 Partitions, Violations =        7644
Routed  436/534 Partitions, Violations =        7661
Routed  438/534 Partitions, Violations =        7645
Routed  440/534 Partitions, Violations =        7655
Routed  442/534 Partitions, Violations =        7648
Routed  444/534 Partitions, Violations =        7638
Routed  446/534 Partitions, Violations =        7642
Routed  448/534 Partitions, Violations =        7635
Routed  450/534 Partitions, Violations =        7638
Routed  452/534 Partitions, Violations =        7629
Routed  454/534 Partitions, Violations =        7627
Routed  456/534 Partitions, Violations =        7640
Routed  458/534 Partitions, Violations =        7640
Routed  460/534 Partitions, Violations =        7632
Routed  462/534 Partitions, Violations =        7627
Routed  464/534 Partitions, Violations =        7624
Routed  466/534 Partitions, Violations =        7620
Routed  468/534 Partitions, Violations =        7625
Routed  470/534 Partitions, Violations =        7654
Routed  472/534 Partitions, Violations =        7651
Routed  474/534 Partitions, Violations =        7646
Routed  476/534 Partitions, Violations =        7656
Routed  478/534 Partitions, Violations =        7647
Routed  480/534 Partitions, Violations =        7673
Routed  482/534 Partitions, Violations =        7693
Routed  484/534 Partitions, Violations =        7668
Routed  486/534 Partitions, Violations =        7655
Routed  488/534 Partitions, Violations =        7657
Routed  490/534 Partitions, Violations =        7644
Routed  492/534 Partitions, Violations =        7648
Routed  494/534 Partitions, Violations =        7660
Routed  496/534 Partitions, Violations =        7669
Routed  498/534 Partitions, Violations =        7665
Routed  500/534 Partitions, Violations =        7682
Routed  502/534 Partitions, Violations =        7673
Routed  504/534 Partitions, Violations =        7657
Routed  506/534 Partitions, Violations =        7669
Routed  508/534 Partitions, Violations =        7668
Routed  510/534 Partitions, Violations =        7673
Routed  512/534 Partitions, Violations =        7674
Routed  514/534 Partitions, Violations =        7676
Routed  516/534 Partitions, Violations =        7676
Routed  518/534 Partitions, Violations =        7682
Routed  520/534 Partitions, Violations =        7693
Routed  522/534 Partitions, Violations =        7691
Routed  524/534 Partitions, Violations =        7691
Routed  526/534 Partitions, Violations =        7687
Routed  528/534 Partitions, Violations =        7687
Routed  530/534 Partitions, Violations =        7673
Routed  532/534 Partitions, Violations =        7672
Routed  534/534 Partitions, Violations =        7673

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7673
        Diff net spacing : 1884
        Double pattern hard mask space : 1955
        Less than minimum area : 268
        Less than minimum width : 137
        Less than NDR width : 64
        Local double pattern cycle : 2
        Multiple pin connections : 1
        Off-grid : 91
        Same net spacing : 6
        Same net via-cut spacing : 106
        Short : 2527
        Internal-only types : 632

[Iter 2] Elapsed real time: 0:01:45 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:06:54 total=0:06:57
[Iter 2] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 2] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 2 with 534 parts

Start DR iteration 3: non-uniform partition
Routed  1/504 Partitions, Violations =  7539
Routed  2/504 Partitions, Violations =  7509
Routed  4/504 Partitions, Violations =  7475
Routed  6/504 Partitions, Violations =  7402
Routed  8/504 Partitions, Violations =  7374
Routed  10/504 Partitions, Violations = 7366
Routed  12/504 Partitions, Violations = 7358
Routed  14/504 Partitions, Violations = 7352
Routed  16/504 Partitions, Violations = 7333
Routed  18/504 Partitions, Violations = 7258
Routed  20/504 Partitions, Violations = 7259
Routed  22/504 Partitions, Violations = 7245
Routed  24/504 Partitions, Violations = 7242
Routed  26/504 Partitions, Violations = 7247
Routed  28/504 Partitions, Violations = 7224
Routed  30/504 Partitions, Violations = 7256
Routed  32/504 Partitions, Violations = 7219
Routed  34/504 Partitions, Violations = 7187
Routed  36/504 Partitions, Violations = 7236
Routed  38/504 Partitions, Violations = 7161
Routed  40/504 Partitions, Violations = 7143
Routed  42/504 Partitions, Violations = 7126
Routed  44/504 Partitions, Violations = 7124
Routed  46/504 Partitions, Violations = 7136
Routed  48/504 Partitions, Violations = 7130
Routed  50/504 Partitions, Violations = 7134
Routed  52/504 Partitions, Violations = 7146
Routed  54/504 Partitions, Violations = 7139
Routed  56/504 Partitions, Violations = 7143
Routed  58/504 Partitions, Violations = 7127
Routed  60/504 Partitions, Violations = 7149
Routed  62/504 Partitions, Violations = 7050
Routed  64/504 Partitions, Violations = 7048
Routed  66/504 Partitions, Violations = 7031
Routed  68/504 Partitions, Violations = 6992
Routed  70/504 Partitions, Violations = 6990
Routed  72/504 Partitions, Violations = 6968
Routed  74/504 Partitions, Violations = 7002
Routed  76/504 Partitions, Violations = 6955
Routed  78/504 Partitions, Violations = 6932
Routed  80/504 Partitions, Violations = 6915
Routed  82/504 Partitions, Violations = 6897
Routed  84/504 Partitions, Violations = 6893
Routed  86/504 Partitions, Violations = 6874
Routed  88/504 Partitions, Violations = 6857
Routed  90/504 Partitions, Violations = 6902
Routed  92/504 Partitions, Violations = 6884
Routed  94/504 Partitions, Violations = 6874
Routed  96/504 Partitions, Violations = 6850
Routed  98/504 Partitions, Violations = 6855
Routed  100/504 Partitions, Violations =        6837
Routed  102/504 Partitions, Violations =        6830
Routed  104/504 Partitions, Violations =        6821
Routed  106/504 Partitions, Violations =        6779
Routed  108/504 Partitions, Violations =        6794
Routed  110/504 Partitions, Violations =        6774
Routed  112/504 Partitions, Violations =        6772
Routed  114/504 Partitions, Violations =        6783
Routed  116/504 Partitions, Violations =        6786
Routed  118/504 Partitions, Violations =        6744
Routed  120/504 Partitions, Violations =        6736
Routed  122/504 Partitions, Violations =        6750
Routed  124/504 Partitions, Violations =        6722
Routed  126/504 Partitions, Violations =        6721
Routed  128/504 Partitions, Violations =        6746
Routed  130/504 Partitions, Violations =        6720
Routed  132/504 Partitions, Violations =        6707
Routed  134/504 Partitions, Violations =        6708
Routed  136/504 Partitions, Violations =        6711
Routed  138/504 Partitions, Violations =        6749
Routed  140/504 Partitions, Violations =        6730
Routed  142/504 Partitions, Violations =        6740
Routed  144/504 Partitions, Violations =        6743
Routed  146/504 Partitions, Violations =        6722
Routed  148/504 Partitions, Violations =        6690
Routed  150/504 Partitions, Violations =        6700
Routed  152/504 Partitions, Violations =        6703
Routed  154/504 Partitions, Violations =        6690
Routed  156/504 Partitions, Violations =        6692
Routed  158/504 Partitions, Violations =        6667
Routed  160/504 Partitions, Violations =        6679
Routed  162/504 Partitions, Violations =        6671
Routed  164/504 Partitions, Violations =        6662
Routed  166/504 Partitions, Violations =        6668
Routed  168/504 Partitions, Violations =        6653
Routed  170/504 Partitions, Violations =        6656
Routed  172/504 Partitions, Violations =        6640
Routed  174/504 Partitions, Violations =        6619
Routed  176/504 Partitions, Violations =        6626
Routed  178/504 Partitions, Violations =        6592
Routed  180/504 Partitions, Violations =        6581
Routed  182/504 Partitions, Violations =        6598
Routed  184/504 Partitions, Violations =        6567
Routed  186/504 Partitions, Violations =        6594
Routed  188/504 Partitions, Violations =        6582
Routed  190/504 Partitions, Violations =        6570
Routed  192/504 Partitions, Violations =        6574
Routed  194/504 Partitions, Violations =        6550
Routed  196/504 Partitions, Violations =        6547
Routed  198/504 Partitions, Violations =        6532
Routed  200/504 Partitions, Violations =        6549
Routed  202/504 Partitions, Violations =        6527
Routed  204/504 Partitions, Violations =        6517
Routed  206/504 Partitions, Violations =        6516
Routed  208/504 Partitions, Violations =        6519
Routed  210/504 Partitions, Violations =        6511
Routed  212/504 Partitions, Violations =        6507
Routed  214/504 Partitions, Violations =        6524
Routed  216/504 Partitions, Violations =        6531
Routed  218/504 Partitions, Violations =        6524
Routed  220/504 Partitions, Violations =        6510
Routed  222/504 Partitions, Violations =        6482
Routed  224/504 Partitions, Violations =        6496
Routed  226/504 Partitions, Violations =        6501
Routed  228/504 Partitions, Violations =        6495
Routed  230/504 Partitions, Violations =        6466
Routed  232/504 Partitions, Violations =        6469
Routed  234/504 Partitions, Violations =        6480
Routed  236/504 Partitions, Violations =        6517
Routed  238/504 Partitions, Violations =        6514
Routed  240/504 Partitions, Violations =        6524
Routed  242/504 Partitions, Violations =        6518
Routed  244/504 Partitions, Violations =        6484
Routed  246/504 Partitions, Violations =        6486
Routed  248/504 Partitions, Violations =        6492
Routed  250/504 Partitions, Violations =        6507
Routed  252/504 Partitions, Violations =        6522
Routed  254/504 Partitions, Violations =        6513
Routed  256/504 Partitions, Violations =        6508
Routed  258/504 Partitions, Violations =        6514
Routed  260/504 Partitions, Violations =        6513
Routed  262/504 Partitions, Violations =        6530
Routed  264/504 Partitions, Violations =        6567
Routed  266/504 Partitions, Violations =        6558
Routed  268/504 Partitions, Violations =        6529
Routed  270/504 Partitions, Violations =        6512
Routed  272/504 Partitions, Violations =        6485
Routed  274/504 Partitions, Violations =        6489
Routed  276/504 Partitions, Violations =        6530
Routed  278/504 Partitions, Violations =        6532
Routed  280/504 Partitions, Violations =        6528
Routed  282/504 Partitions, Violations =        6531
Routed  284/504 Partitions, Violations =        6500
Routed  286/504 Partitions, Violations =        6506
Routed  288/504 Partitions, Violations =        6506
Routed  290/504 Partitions, Violations =        6512
Routed  292/504 Partitions, Violations =        6477
Routed  294/504 Partitions, Violations =        6491
Routed  296/504 Partitions, Violations =        6479
Routed  298/504 Partitions, Violations =        6479
Routed  300/504 Partitions, Violations =        6503
Routed  302/504 Partitions, Violations =        6483
Routed  304/504 Partitions, Violations =        6483
Routed  306/504 Partitions, Violations =        6480
Routed  308/504 Partitions, Violations =        6469
Routed  310/504 Partitions, Violations =        6463
Routed  312/504 Partitions, Violations =        6489
Routed  314/504 Partitions, Violations =        6466
Routed  316/504 Partitions, Violations =        6489
Routed  318/504 Partitions, Violations =        6476
Routed  320/504 Partitions, Violations =        6467
Routed  322/504 Partitions, Violations =        6469
Routed  324/504 Partitions, Violations =        6445
Routed  326/504 Partitions, Violations =        6304
Routed  328/504 Partitions, Violations =        6311
Routed  330/504 Partitions, Violations =        6310
Routed  332/504 Partitions, Violations =        6341
Routed  334/504 Partitions, Violations =        6362
Routed  336/504 Partitions, Violations =        6346
Routed  338/504 Partitions, Violations =        6325
Routed  340/504 Partitions, Violations =        6321
Routed  342/504 Partitions, Violations =        6338
Routed  344/504 Partitions, Violations =        6325
Routed  346/504 Partitions, Violations =        6336
Routed  348/504 Partitions, Violations =        6342
Routed  350/504 Partitions, Violations =        6375
Routed  352/504 Partitions, Violations =        6358
Routed  354/504 Partitions, Violations =        6363
Routed  356/504 Partitions, Violations =        6357
Routed  358/504 Partitions, Violations =        6357
Routed  360/504 Partitions, Violations =        6354
Routed  362/504 Partitions, Violations =        6352
Routed  364/504 Partitions, Violations =        6355
Routed  366/504 Partitions, Violations =        6337
Routed  368/504 Partitions, Violations =        6337
Routed  370/504 Partitions, Violations =        6360
Routed  372/504 Partitions, Violations =        6335
Routed  374/504 Partitions, Violations =        6334
Routed  376/504 Partitions, Violations =        6321
Routed  378/504 Partitions, Violations =        6281
Routed  380/504 Partitions, Violations =        6304
Routed  382/504 Partitions, Violations =        6303
Routed  384/504 Partitions, Violations =        6307
Routed  386/504 Partitions, Violations =        6300
Routed  388/504 Partitions, Violations =        6303
Routed  390/504 Partitions, Violations =        6300
Routed  392/504 Partitions, Violations =        6306
Routed  394/504 Partitions, Violations =        6313
Routed  396/504 Partitions, Violations =        6274
Routed  398/504 Partitions, Violations =        6274
Routed  400/504 Partitions, Violations =        6284
Routed  402/504 Partitions, Violations =        6288
Routed  404/504 Partitions, Violations =        6300
Routed  406/504 Partitions, Violations =        6310
Routed  408/504 Partitions, Violations =        6301
Routed  410/504 Partitions, Violations =        6280
Routed  412/504 Partitions, Violations =        6280
Routed  414/504 Partitions, Violations =        6297
Routed  416/504 Partitions, Violations =        6271
Routed  418/504 Partitions, Violations =        6256
Routed  420/504 Partitions, Violations =        6271
Routed  422/504 Partitions, Violations =        6285
Routed  424/504 Partitions, Violations =        6282
Routed  426/504 Partitions, Violations =        6281
Routed  428/504 Partitions, Violations =        6293
Routed  430/504 Partitions, Violations =        6296
Routed  432/504 Partitions, Violations =        6275
Routed  434/504 Partitions, Violations =        6291
Routed  436/504 Partitions, Violations =        6289
Routed  438/504 Partitions, Violations =        6288
Routed  440/504 Partitions, Violations =        6284
Routed  442/504 Partitions, Violations =        6286
Routed  444/504 Partitions, Violations =        6282
Routed  446/504 Partitions, Violations =        6264
Routed  448/504 Partitions, Violations =        6314
Routed  450/504 Partitions, Violations =        6311
Routed  452/504 Partitions, Violations =        6304
Routed  454/504 Partitions, Violations =        6311
Routed  456/504 Partitions, Violations =        6297
Routed  458/504 Partitions, Violations =        6279
Routed  460/504 Partitions, Violations =        6282
Routed  462/504 Partitions, Violations =        6289
Routed  464/504 Partitions, Violations =        6295
Routed  466/504 Partitions, Violations =        6282
Routed  468/504 Partitions, Violations =        6284
Routed  470/504 Partitions, Violations =        6282
Routed  472/504 Partitions, Violations =        6289
Routed  474/504 Partitions, Violations =        6294
Routed  476/504 Partitions, Violations =        6283
Routed  478/504 Partitions, Violations =        6282
Routed  480/504 Partitions, Violations =        6282
Routed  482/504 Partitions, Violations =        6282
Routed  484/504 Partitions, Violations =        6282
Routed  486/504 Partitions, Violations =        6274
Routed  488/504 Partitions, Violations =        6279
Routed  490/504 Partitions, Violations =        6280
Routed  492/504 Partitions, Violations =        6280
Routed  494/504 Partitions, Violations =        6275
Routed  496/504 Partitions, Violations =        6280
Routed  498/504 Partitions, Violations =        6286
Routed  500/504 Partitions, Violations =        6283
Routed  502/504 Partitions, Violations =        6272
Routed  504/504 Partitions, Violations =        6271

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6271
        Diff net spacing : 1411
        Double pattern hard mask space : 1700
        Less than minimum area : 76
        Less than minimum width : 119
        Less than NDR width : 136
        Local double pattern cycle : 1
        Off-grid : 27
        Same net spacing : 4
        Same net via-cut spacing : 26
        Short : 2420
        Internal-only types : 351

[Iter 3] Elapsed real time: 0:02:35 
[Iter 3] Elapsed cpu  time: sys=0:00:03 usr=0:09:29 total=0:09:32
[Iter 3] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 3] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 3 with 504 parts

Start DR iteration 4: non-uniform partition
Routed  1/502 Partitions, Violations =  6160
Routed  2/502 Partitions, Violations =  6176
Routed  4/502 Partitions, Violations =  6157
Routed  6/502 Partitions, Violations =  6115
Routed  8/502 Partitions, Violations =  6151
Routed  10/502 Partitions, Violations = 6135
Routed  12/502 Partitions, Violations = 6124
Routed  14/502 Partitions, Violations = 6120
Routed  16/502 Partitions, Violations = 6120
Routed  18/502 Partitions, Violations = 6164
Routed  20/502 Partitions, Violations = 6124
Routed  22/502 Partitions, Violations = 6145
Routed  24/502 Partitions, Violations = 6130
Routed  26/502 Partitions, Violations = 6137
Routed  28/502 Partitions, Violations = 6174
Routed  30/502 Partitions, Violations = 6212
Routed  32/502 Partitions, Violations = 6212
Routed  34/502 Partitions, Violations = 6204
Routed  36/502 Partitions, Violations = 6221
Routed  38/502 Partitions, Violations = 6224
Routed  40/502 Partitions, Violations = 6219
Routed  42/502 Partitions, Violations = 6203
Routed  44/502 Partitions, Violations = 6181
Routed  46/502 Partitions, Violations = 6214
Routed  48/502 Partitions, Violations = 6244
Routed  50/502 Partitions, Violations = 6252
Routed  52/502 Partitions, Violations = 6269
Routed  54/502 Partitions, Violations = 6226
Routed  56/502 Partitions, Violations = 6240
Routed  58/502 Partitions, Violations = 6241
Routed  60/502 Partitions, Violations = 6243
Routed  62/502 Partitions, Violations = 6239
Routed  64/502 Partitions, Violations = 6238
Routed  66/502 Partitions, Violations = 6224
Routed  68/502 Partitions, Violations = 6223
Routed  70/502 Partitions, Violations = 6254
Routed  72/502 Partitions, Violations = 6265
Routed  74/502 Partitions, Violations = 6237
Routed  76/502 Partitions, Violations = 6264
Routed  78/502 Partitions, Violations = 6257
Routed  80/502 Partitions, Violations = 6181
Routed  82/502 Partitions, Violations = 6173
Routed  84/502 Partitions, Violations = 6202
Routed  86/502 Partitions, Violations = 6161
Routed  88/502 Partitions, Violations = 6139
Routed  90/502 Partitions, Violations = 6180
Routed  92/502 Partitions, Violations = 6190
Routed  94/502 Partitions, Violations = 6234
Routed  96/502 Partitions, Violations = 6255
Routed  98/502 Partitions, Violations = 6261
Routed  100/502 Partitions, Violations =        6250
Routed  102/502 Partitions, Violations =        6245
Routed  104/502 Partitions, Violations =        6263
Routed  106/502 Partitions, Violations =        6262
Routed  108/502 Partitions, Violations =        6315
Routed  110/502 Partitions, Violations =        6300
Routed  112/502 Partitions, Violations =        6318
Routed  114/502 Partitions, Violations =        6327
Routed  116/502 Partitions, Violations =        6346
Routed  118/502 Partitions, Violations =        6377
Routed  120/502 Partitions, Violations =        6376
Routed  122/502 Partitions, Violations =        6382
Routed  124/502 Partitions, Violations =        6374
Routed  126/502 Partitions, Violations =        6378
Routed  128/502 Partitions, Violations =        6402
Routed  130/502 Partitions, Violations =        6408
Routed  132/502 Partitions, Violations =        6426
Routed  134/502 Partitions, Violations =        6385
Routed  136/502 Partitions, Violations =        6397
Routed  138/502 Partitions, Violations =        6391
Routed  140/502 Partitions, Violations =        6394
Routed  142/502 Partitions, Violations =        6443
Routed  144/502 Partitions, Violations =        6438
Routed  146/502 Partitions, Violations =        6441
Routed  148/502 Partitions, Violations =        6442
Routed  150/502 Partitions, Violations =        6457
Routed  152/502 Partitions, Violations =        6481
Routed  154/502 Partitions, Violations =        6481
Routed  156/502 Partitions, Violations =        6476
Routed  158/502 Partitions, Violations =        6508
Routed  160/502 Partitions, Violations =        6512
Routed  162/502 Partitions, Violations =        6514
Routed  164/502 Partitions, Violations =        6528
Routed  166/502 Partitions, Violations =        6560
Routed  168/502 Partitions, Violations =        6553
Routed  170/502 Partitions, Violations =        6549
Routed  172/502 Partitions, Violations =        6548
Routed  174/502 Partitions, Violations =        6566
Routed  176/502 Partitions, Violations =        6519
Routed  178/502 Partitions, Violations =        6550
Routed  180/502 Partitions, Violations =        6543
Routed  182/502 Partitions, Violations =        6540
Routed  184/502 Partitions, Violations =        6507
Routed  186/502 Partitions, Violations =        6513
Routed  188/502 Partitions, Violations =        6536
Routed  190/502 Partitions, Violations =        6549
Routed  192/502 Partitions, Violations =        6561
Routed  194/502 Partitions, Violations =        6558
Routed  196/502 Partitions, Violations =        6565
Routed  198/502 Partitions, Violations =        6583
Routed  200/502 Partitions, Violations =        6601
Routed  202/502 Partitions, Violations =        6600
Routed  204/502 Partitions, Violations =        6586
Routed  206/502 Partitions, Violations =        6625
Routed  208/502 Partitions, Violations =        6638
Routed  210/502 Partitions, Violations =        6640
Routed  212/502 Partitions, Violations =        6627
Routed  214/502 Partitions, Violations =        6636
Routed  216/502 Partitions, Violations =        6671
Routed  218/502 Partitions, Violations =        6683
Routed  220/502 Partitions, Violations =        6707
Routed  222/502 Partitions, Violations =        6715
Routed  224/502 Partitions, Violations =        6721
Routed  226/502 Partitions, Violations =        6702
Routed  228/502 Partitions, Violations =        6721
Routed  230/502 Partitions, Violations =        6731
Routed  232/502 Partitions, Violations =        6727
Routed  234/502 Partitions, Violations =        6752
Routed  236/502 Partitions, Violations =        6768
Routed  238/502 Partitions, Violations =        6743
Routed  240/502 Partitions, Violations =        6779
Routed  242/502 Partitions, Violations =        6798
Routed  244/502 Partitions, Violations =        6773
Routed  246/502 Partitions, Violations =        6773
Routed  248/502 Partitions, Violations =        6771
Routed  250/502 Partitions, Violations =        6785
Routed  252/502 Partitions, Violations =        6811
Routed  254/502 Partitions, Violations =        6809
Routed  256/502 Partitions, Violations =        6814
Routed  258/502 Partitions, Violations =        6812
Routed  260/502 Partitions, Violations =        6814
Routed  262/502 Partitions, Violations =        6817
Routed  264/502 Partitions, Violations =        6829
Routed  266/502 Partitions, Violations =        6830
Routed  268/502 Partitions, Violations =        6822
Routed  270/502 Partitions, Violations =        6822
Routed  272/502 Partitions, Violations =        6832
Routed  274/502 Partitions, Violations =        6840
Routed  276/502 Partitions, Violations =        6850
Routed  278/502 Partitions, Violations =        6856
Routed  280/502 Partitions, Violations =        6868
Routed  282/502 Partitions, Violations =        6881
Routed  284/502 Partitions, Violations =        6885
Routed  286/502 Partitions, Violations =        6891
Routed  288/502 Partitions, Violations =        6896
Routed  290/502 Partitions, Violations =        6855
Routed  292/502 Partitions, Violations =        6865
Routed  294/502 Partitions, Violations =        6885
Routed  296/502 Partitions, Violations =        6892
Routed  298/502 Partitions, Violations =        6934
Routed  300/502 Partitions, Violations =        6913
Routed  302/502 Partitions, Violations =        6928
Routed  304/502 Partitions, Violations =        6930
Routed  306/502 Partitions, Violations =        6924
Routed  308/502 Partitions, Violations =        6932
Routed  310/502 Partitions, Violations =        6937
Routed  312/502 Partitions, Violations =        6942
Routed  314/502 Partitions, Violations =        6938
Routed  316/502 Partitions, Violations =        6956
Routed  318/502 Partitions, Violations =        6966
Routed  320/502 Partitions, Violations =        6972
Routed  322/502 Partitions, Violations =        6941
Routed  324/502 Partitions, Violations =        6967
Routed  326/502 Partitions, Violations =        6967
Routed  328/502 Partitions, Violations =        6954
Routed  330/502 Partitions, Violations =        6982
Routed  332/502 Partitions, Violations =        6976
Routed  334/502 Partitions, Violations =        6985
Routed  336/502 Partitions, Violations =        7000
Routed  338/502 Partitions, Violations =        7011
Routed  340/502 Partitions, Violations =        7011
Routed  342/502 Partitions, Violations =        7000
Routed  344/502 Partitions, Violations =        6987
Routed  346/502 Partitions, Violations =        6996
Routed  348/502 Partitions, Violations =        7015
Routed  350/502 Partitions, Violations =        7029
Routed  352/502 Partitions, Violations =        7025
Routed  354/502 Partitions, Violations =        7041
Routed  356/502 Partitions, Violations =        7052
Routed  358/502 Partitions, Violations =        7029
Routed  360/502 Partitions, Violations =        7025
Routed  362/502 Partitions, Violations =        7048
Routed  364/502 Partitions, Violations =        7060
Routed  366/502 Partitions, Violations =        7108
Routed  368/502 Partitions, Violations =        7101
Routed  370/502 Partitions, Violations =        7084
Routed  372/502 Partitions, Violations =        7113
Routed  374/502 Partitions, Violations =        7140
Routed  376/502 Partitions, Violations =        7135
Routed  378/502 Partitions, Violations =        7152
Routed  380/502 Partitions, Violations =        7163
Routed  382/502 Partitions, Violations =        7168
Routed  384/502 Partitions, Violations =        7149
Routed  386/502 Partitions, Violations =        7182
Routed  388/502 Partitions, Violations =        7164
Routed  390/502 Partitions, Violations =        7162
Routed  392/502 Partitions, Violations =        7167
Routed  394/502 Partitions, Violations =        7193
Routed  396/502 Partitions, Violations =        7176
Routed  398/502 Partitions, Violations =        7185
Routed  400/502 Partitions, Violations =        7174
Routed  402/502 Partitions, Violations =        7185
Routed  404/502 Partitions, Violations =        7197
Routed  406/502 Partitions, Violations =        7185
Routed  408/502 Partitions, Violations =        7203
Routed  410/502 Partitions, Violations =        7211
Routed  412/502 Partitions, Violations =        7201
Routed  414/502 Partitions, Violations =        7229
Routed  416/502 Partitions, Violations =        7229
Routed  418/502 Partitions, Violations =        7225
Routed  420/502 Partitions, Violations =        7229
Routed  422/502 Partitions, Violations =        7206
Routed  424/502 Partitions, Violations =        7218
Routed  426/502 Partitions, Violations =        7222
Routed  428/502 Partitions, Violations =        7227
Routed  430/502 Partitions, Violations =        7242
Routed  432/502 Partitions, Violations =        7255
Routed  434/502 Partitions, Violations =        7253
Routed  436/502 Partitions, Violations =        7262
Routed  438/502 Partitions, Violations =        7285
Routed  440/502 Partitions, Violations =        7265
Routed  442/502 Partitions, Violations =        7270
Routed  444/502 Partitions, Violations =        7283
Routed  446/502 Partitions, Violations =        7299
Routed  448/502 Partitions, Violations =        7295
Routed  450/502 Partitions, Violations =        7285
Routed  452/502 Partitions, Violations =        7316
Routed  454/502 Partitions, Violations =        7292
Routed  456/502 Partitions, Violations =        7302
Routed  458/502 Partitions, Violations =        7290
Routed  460/502 Partitions, Violations =        7292
Routed  462/502 Partitions, Violations =        7306
Routed  464/502 Partitions, Violations =        7311
Routed  466/502 Partitions, Violations =        7310
Routed  468/502 Partitions, Violations =        7321
Routed  470/502 Partitions, Violations =        7324
Routed  472/502 Partitions, Violations =        7334
Routed  474/502 Partitions, Violations =        7336
Routed  476/502 Partitions, Violations =        7347
Routed  478/502 Partitions, Violations =        7340
Routed  480/502 Partitions, Violations =        7345
Routed  482/502 Partitions, Violations =        7340
Routed  484/502 Partitions, Violations =        7346
Routed  486/502 Partitions, Violations =        7350
Routed  488/502 Partitions, Violations =        7365
Routed  490/502 Partitions, Violations =        7365
Routed  492/502 Partitions, Violations =        7361
Routed  494/502 Partitions, Violations =        7370
Routed  496/502 Partitions, Violations =        7460
Routed  498/502 Partitions, Violations =        7461
Routed  500/502 Partitions, Violations =        7461
Routed  502/502 Partitions, Violations =        7467

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7467
        Diff net spacing : 1842
        Double pattern hard mask space : 1892
        Less than minimum area : 254
        Less than minimum width : 123
        Less than NDR width : 232
        Local double pattern cycle : 2
        Multiple pin connections : 1
        Off-grid : 95
        Protrusion length : 2
        Same net via-cut spacing : 125
        Short : 2382
        Internal-only types : 517

[Iter 4] Elapsed real time: 0:03:34 
[Iter 4] Elapsed cpu  time: sys=0:00:04 usr=0:12:35 total=0:12:40
[Iter 4] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 4] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 4 with 502 parts

Start DR iteration 5: non-uniform partition
Routed  1/509 Partitions, Violations =  7316
Routed  2/509 Partitions, Violations =  7308
Routed  4/509 Partitions, Violations =  7303
Routed  6/509 Partitions, Violations =  7280
Routed  8/509 Partitions, Violations =  7258
Routed  10/509 Partitions, Violations = 7246
Routed  12/509 Partitions, Violations = 7206
Routed  14/509 Partitions, Violations = 7177
Routed  16/509 Partitions, Violations = 7182
Routed  18/509 Partitions, Violations = 7186
Routed  20/509 Partitions, Violations = 7151
Routed  22/509 Partitions, Violations = 7147
Routed  24/509 Partitions, Violations = 7132
Routed  26/509 Partitions, Violations = 7133
Routed  28/509 Partitions, Violations = 7071
Routed  30/509 Partitions, Violations = 7061
Routed  32/509 Partitions, Violations = 7099
Routed  34/509 Partitions, Violations = 7077
Routed  36/509 Partitions, Violations = 7095
Routed  38/509 Partitions, Violations = 7049
Routed  40/509 Partitions, Violations = 7033
Routed  42/509 Partitions, Violations = 7069
Routed  44/509 Partitions, Violations = 7016
Routed  46/509 Partitions, Violations = 7028
Routed  48/509 Partitions, Violations = 6986
Routed  50/509 Partitions, Violations = 6997
Routed  52/509 Partitions, Violations = 6972
Routed  54/509 Partitions, Violations = 6955
Routed  56/509 Partitions, Violations = 6931
Routed  58/509 Partitions, Violations = 6915
Routed  60/509 Partitions, Violations = 6924
Routed  62/509 Partitions, Violations = 6946
Routed  64/509 Partitions, Violations = 6899
Routed  66/509 Partitions, Violations = 6893
Routed  68/509 Partitions, Violations = 6918
Routed  70/509 Partitions, Violations = 6895
Routed  72/509 Partitions, Violations = 6880
Routed  74/509 Partitions, Violations = 6864
Routed  76/509 Partitions, Violations = 6860
Routed  78/509 Partitions, Violations = 6844
Routed  80/509 Partitions, Violations = 6813
Routed  82/509 Partitions, Violations = 6822
Routed  84/509 Partitions, Violations = 6834
Routed  86/509 Partitions, Violations = 6796
Routed  88/509 Partitions, Violations = 6775
Routed  90/509 Partitions, Violations = 6765
Routed  92/509 Partitions, Violations = 6763
Routed  94/509 Partitions, Violations = 6809
Routed  96/509 Partitions, Violations = 6759
Routed  98/509 Partitions, Violations = 6740
Routed  100/509 Partitions, Violations =        6779
Routed  102/509 Partitions, Violations =        6769
Routed  104/509 Partitions, Violations =        6764
Routed  106/509 Partitions, Violations =        6793
Routed  108/509 Partitions, Violations =        6780
Routed  110/509 Partitions, Violations =        6784
Routed  112/509 Partitions, Violations =        6779
Routed  114/509 Partitions, Violations =        6735
Routed  116/509 Partitions, Violations =        6726
Routed  118/509 Partitions, Violations =        6732
Routed  120/509 Partitions, Violations =        6737
Routed  122/509 Partitions, Violations =        6701
Routed  124/509 Partitions, Violations =        6724
Routed  126/509 Partitions, Violations =        6715
Routed  128/509 Partitions, Violations =        6721
Routed  130/509 Partitions, Violations =        6682
Routed  132/509 Partitions, Violations =        6670
Routed  134/509 Partitions, Violations =        6671
Routed  136/509 Partitions, Violations =        6668
Routed  138/509 Partitions, Violations =        6682
Routed  140/509 Partitions, Violations =        6648
Routed  142/509 Partitions, Violations =        6657
Routed  144/509 Partitions, Violations =        6642
Routed  146/509 Partitions, Violations =        6644
Routed  148/509 Partitions, Violations =        6641
Routed  150/509 Partitions, Violations =        6650
Routed  152/509 Partitions, Violations =        6637
Routed  154/509 Partitions, Violations =        6631
Routed  156/509 Partitions, Violations =        6619
Routed  158/509 Partitions, Violations =        6616
Routed  160/509 Partitions, Violations =        6608
Routed  162/509 Partitions, Violations =        6596
Routed  164/509 Partitions, Violations =        6604
Routed  166/509 Partitions, Violations =        6539
Routed  168/509 Partitions, Violations =        6548
Routed  170/509 Partitions, Violations =        6545
Routed  172/509 Partitions, Violations =        6544
Routed  174/509 Partitions, Violations =        6521
Routed  176/509 Partitions, Violations =        6530
Routed  178/509 Partitions, Violations =        6523
Routed  180/509 Partitions, Violations =        6529
Routed  182/509 Partitions, Violations =        6538
Routed  184/509 Partitions, Violations =        6502
Routed  186/509 Partitions, Violations =        6484
Routed  188/509 Partitions, Violations =        6475
Routed  190/509 Partitions, Violations =        6467
Routed  192/509 Partitions, Violations =        6461
Routed  194/509 Partitions, Violations =        6449
Routed  196/509 Partitions, Violations =        6447
Routed  198/509 Partitions, Violations =        6480
Routed  200/509 Partitions, Violations =        6455
Routed  202/509 Partitions, Violations =        6441
Routed  204/509 Partitions, Violations =        6445
Routed  206/509 Partitions, Violations =        6452
Routed  208/509 Partitions, Violations =        6454
Routed  210/509 Partitions, Violations =        6451
Routed  212/509 Partitions, Violations =        6480
Routed  214/509 Partitions, Violations =        6487
Routed  216/509 Partitions, Violations =        6549
Routed  218/509 Partitions, Violations =        6527
Routed  220/509 Partitions, Violations =        6543
Routed  222/509 Partitions, Violations =        6553
Routed  224/509 Partitions, Violations =        6544
Routed  226/509 Partitions, Violations =        6555
Routed  228/509 Partitions, Violations =        6544
Routed  230/509 Partitions, Violations =        6564
Routed  232/509 Partitions, Violations =        6537
Routed  234/509 Partitions, Violations =        6520
Routed  236/509 Partitions, Violations =        6516
Routed  238/509 Partitions, Violations =        6519
Routed  240/509 Partitions, Violations =        6508
Routed  242/509 Partitions, Violations =        6510
Routed  244/509 Partitions, Violations =        6528
Routed  246/509 Partitions, Violations =        6498
Routed  248/509 Partitions, Violations =        6496
Routed  250/509 Partitions, Violations =        6507
Routed  252/509 Partitions, Violations =        6495
Routed  254/509 Partitions, Violations =        6495
Routed  256/509 Partitions, Violations =        6479
Routed  258/509 Partitions, Violations =        6492
Routed  260/509 Partitions, Violations =        6466
Routed  262/509 Partitions, Violations =        6443
Routed  264/509 Partitions, Violations =        6454
Routed  266/509 Partitions, Violations =        6444
Routed  268/509 Partitions, Violations =        6433
Routed  270/509 Partitions, Violations =        6413
Routed  272/509 Partitions, Violations =        6418
Routed  274/509 Partitions, Violations =        6433
Routed  276/509 Partitions, Violations =        6468
Routed  278/509 Partitions, Violations =        6437
Routed  280/509 Partitions, Violations =        6456
Routed  282/509 Partitions, Violations =        6450
Routed  284/509 Partitions, Violations =        6451
Routed  286/509 Partitions, Violations =        6457
Routed  288/509 Partitions, Violations =        6440
Routed  290/509 Partitions, Violations =        6450
Routed  292/509 Partitions, Violations =        6448
Routed  294/509 Partitions, Violations =        6442
Routed  296/509 Partitions, Violations =        6453
Routed  298/509 Partitions, Violations =        6421
Routed  300/509 Partitions, Violations =        6429
Routed  302/509 Partitions, Violations =        6389
Routed  304/509 Partitions, Violations =        6392
Routed  306/509 Partitions, Violations =        6373
Routed  308/509 Partitions, Violations =        6409
Routed  310/509 Partitions, Violations =        6429
Routed  312/509 Partitions, Violations =        6420
Routed  314/509 Partitions, Violations =        6426
Routed  316/509 Partitions, Violations =        6420
Routed  318/509 Partitions, Violations =        6440
Routed  320/509 Partitions, Violations =        6412
Routed  322/509 Partitions, Violations =        6426
Routed  324/509 Partitions, Violations =        6390
Routed  326/509 Partitions, Violations =        6377
Routed  328/509 Partitions, Violations =        6386
Routed  330/509 Partitions, Violations =        6427
Routed  332/509 Partitions, Violations =        6428
Routed  334/509 Partitions, Violations =        6444
Routed  336/509 Partitions, Violations =        6438
Routed  338/509 Partitions, Violations =        6437
Routed  340/509 Partitions, Violations =        6452
Routed  342/509 Partitions, Violations =        6425
Routed  344/509 Partitions, Violations =        6395
Routed  346/509 Partitions, Violations =        6399
Routed  348/509 Partitions, Violations =        6398
Routed  350/509 Partitions, Violations =        6395
Routed  352/509 Partitions, Violations =        6411
Routed  354/509 Partitions, Violations =        6424
Routed  356/509 Partitions, Violations =        6412
Routed  358/509 Partitions, Violations =        6394
Routed  360/509 Partitions, Violations =        6410
Routed  362/509 Partitions, Violations =        6399
Routed  364/509 Partitions, Violations =        6409
Routed  366/509 Partitions, Violations =        6401
Routed  368/509 Partitions, Violations =        6397
Routed  370/509 Partitions, Violations =        6418
Routed  372/509 Partitions, Violations =        6398
Routed  374/509 Partitions, Violations =        6390
Routed  376/509 Partitions, Violations =        6403
Routed  378/509 Partitions, Violations =        6411
Routed  380/509 Partitions, Violations =        6422
Routed  382/509 Partitions, Violations =        6423
Routed  384/509 Partitions, Violations =        6406
Routed  386/509 Partitions, Violations =        6416
Routed  388/509 Partitions, Violations =        6408
Routed  390/509 Partitions, Violations =        6418
Routed  392/509 Partitions, Violations =        6423
Routed  394/509 Partitions, Violations =        6403
Routed  396/509 Partitions, Violations =        6409
Routed  398/509 Partitions, Violations =        6427
Routed  400/509 Partitions, Violations =        6382
Routed  402/509 Partitions, Violations =        6379
Routed  404/509 Partitions, Violations =        6390
Routed  406/509 Partitions, Violations =        6385
Routed  408/509 Partitions, Violations =        6387
Routed  410/509 Partitions, Violations =        6275
Routed  412/509 Partitions, Violations =        6266
Routed  414/509 Partitions, Violations =        6261
Routed  416/509 Partitions, Violations =        6253
Routed  418/509 Partitions, Violations =        6266
Routed  420/509 Partitions, Violations =        6269
Routed  422/509 Partitions, Violations =        6265
Routed  424/509 Partitions, Violations =        6270
Routed  426/509 Partitions, Violations =        6237
Routed  428/509 Partitions, Violations =        6238
Routed  430/509 Partitions, Violations =        6249
Routed  432/509 Partitions, Violations =        6187
Routed  434/509 Partitions, Violations =        6171
Routed  436/509 Partitions, Violations =        6151
Routed  438/509 Partitions, Violations =        6156
Routed  440/509 Partitions, Violations =        6186
Routed  442/509 Partitions, Violations =        6172
Routed  444/509 Partitions, Violations =        6173
Routed  446/509 Partitions, Violations =        6182
Routed  448/509 Partitions, Violations =        6172
Routed  450/509 Partitions, Violations =        6206
Routed  452/509 Partitions, Violations =        6224
Routed  454/509 Partitions, Violations =        6204
Routed  456/509 Partitions, Violations =        6218
Routed  458/509 Partitions, Violations =        6220
Routed  460/509 Partitions, Violations =        6218
Routed  462/509 Partitions, Violations =        6216
Routed  464/509 Partitions, Violations =        6229
Routed  466/509 Partitions, Violations =        6247
Routed  468/509 Partitions, Violations =        6247
Routed  470/509 Partitions, Violations =        6248
Routed  472/509 Partitions, Violations =        6236
Routed  474/509 Partitions, Violations =        6236
Routed  476/509 Partitions, Violations =        6230
Routed  478/509 Partitions, Violations =        6228
Routed  480/509 Partitions, Violations =        6253
Routed  482/509 Partitions, Violations =        6252
Routed  484/509 Partitions, Violations =        6263
Routed  486/509 Partitions, Violations =        6263
Routed  488/509 Partitions, Violations =        6264
Routed  490/509 Partitions, Violations =        6262
Routed  492/509 Partitions, Violations =        6256
Routed  494/509 Partitions, Violations =        6261
Routed  496/509 Partitions, Violations =        6260
Routed  498/509 Partitions, Violations =        6267
Routed  500/509 Partitions, Violations =        6260
Routed  502/509 Partitions, Violations =        6261
Routed  504/509 Partitions, Violations =        6265
Routed  506/509 Partitions, Violations =        6262
Routed  508/509 Partitions, Violations =        6251

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6251
        Diff net spacing : 1396
        Double pattern hard mask space : 1718
        Less than minimum area : 66
        Less than minimum width : 126
        Less than NDR width : 115
        Local double pattern cycle : 1
        Off-grid : 37
        Same net spacing : 2
        Same net via-cut spacing : 23
        Short : 2449
        Internal-only types : 318

[Iter 5] Elapsed real time: 0:04:34 
[Iter 5] Elapsed cpu  time: sys=0:00:04 usr=0:15:43 total=0:15:48
[Iter 5] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 5] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 5 with 509 parts

Start DR iteration 6: non-uniform partition
Routed  1/516 Partitions, Violations =  6093
Routed  2/516 Partitions, Violations =  6088
Routed  4/516 Partitions, Violations =  6043
Routed  6/516 Partitions, Violations =  6068
Routed  8/516 Partitions, Violations =  6101
Routed  10/516 Partitions, Violations = 6107
Routed  12/516 Partitions, Violations = 6094
Routed  14/516 Partitions, Violations = 6089
Routed  16/516 Partitions, Violations = 6098
Routed  18/516 Partitions, Violations = 6096
Routed  20/516 Partitions, Violations = 6085
Routed  22/516 Partitions, Violations = 6126
Routed  24/516 Partitions, Violations = 6127
Routed  26/516 Partitions, Violations = 6134
Routed  28/516 Partitions, Violations = 6144
Routed  30/516 Partitions, Violations = 6183
Routed  32/516 Partitions, Violations = 6218
Routed  34/516 Partitions, Violations = 6239
Routed  36/516 Partitions, Violations = 6218
Routed  38/516 Partitions, Violations = 6210
Routed  40/516 Partitions, Violations = 6204
Routed  42/516 Partitions, Violations = 6201
Routed  44/516 Partitions, Violations = 6239
Routed  46/516 Partitions, Violations = 6274
Routed  48/516 Partitions, Violations = 6232
Routed  50/516 Partitions, Violations = 6233
Routed  52/516 Partitions, Violations = 6251
Routed  54/516 Partitions, Violations = 6256
Routed  56/516 Partitions, Violations = 6272
Routed  58/516 Partitions, Violations = 6277
Routed  60/516 Partitions, Violations = 6277
Routed  62/516 Partitions, Violations = 6284
Routed  64/516 Partitions, Violations = 6287
Routed  66/516 Partitions, Violations = 6307
Routed  68/516 Partitions, Violations = 6311
Routed  70/516 Partitions, Violations = 6301
Routed  72/516 Partitions, Violations = 6294
Routed  74/516 Partitions, Violations = 6326
Routed  76/516 Partitions, Violations = 6346
Routed  78/516 Partitions, Violations = 6377
Routed  80/516 Partitions, Violations = 6378
Routed  82/516 Partitions, Violations = 6333
Routed  84/516 Partitions, Violations = 6361
Routed  86/516 Partitions, Violations = 6388
Routed  88/516 Partitions, Violations = 6362
Routed  90/516 Partitions, Violations = 6344
Routed  92/516 Partitions, Violations = 6317
Routed  94/516 Partitions, Violations = 6367
Routed  96/516 Partitions, Violations = 6380
Routed  98/516 Partitions, Violations = 6393
Routed  100/516 Partitions, Violations =        6437
Routed  102/516 Partitions, Violations =        6434
Routed  104/516 Partitions, Violations =        6439
Routed  106/516 Partitions, Violations =        6448
Routed  108/516 Partitions, Violations =        6438
Routed  110/516 Partitions, Violations =        6436
Routed  112/516 Partitions, Violations =        6453
Routed  114/516 Partitions, Violations =        6447
Routed  116/516 Partitions, Violations =        6426
Routed  118/516 Partitions, Violations =        6440
Routed  120/516 Partitions, Violations =        6445
Routed  122/516 Partitions, Violations =        6455
Routed  124/516 Partitions, Violations =        6468
Routed  126/516 Partitions, Violations =        6472
Routed  128/516 Partitions, Violations =        6483
Routed  130/516 Partitions, Violations =        6460
Routed  132/516 Partitions, Violations =        6467
Routed  134/516 Partitions, Violations =        6499
Routed  136/516 Partitions, Violations =        6496
Routed  138/516 Partitions, Violations =        6511
Routed  140/516 Partitions, Violations =        6490
Routed  142/516 Partitions, Violations =        6537
Routed  144/516 Partitions, Violations =        6517
Routed  146/516 Partitions, Violations =        6533
Routed  148/516 Partitions, Violations =        6547
Routed  150/516 Partitions, Violations =        6546
Routed  152/516 Partitions, Violations =        6557
Routed  154/516 Partitions, Violations =        6567
Routed  156/516 Partitions, Violations =        6601
Routed  158/516 Partitions, Violations =        6605
Routed  160/516 Partitions, Violations =        6617
Routed  162/516 Partitions, Violations =        6632
Routed  164/516 Partitions, Violations =        6631
Routed  166/516 Partitions, Violations =        6650
Routed  168/516 Partitions, Violations =        6651
Routed  170/516 Partitions, Violations =        6670
Routed  172/516 Partitions, Violations =        6640
Routed  174/516 Partitions, Violations =        6642
Routed  176/516 Partitions, Violations =        6655
Routed  178/516 Partitions, Violations =        6657
Routed  180/516 Partitions, Violations =        6655
Routed  182/516 Partitions, Violations =        6652
Routed  184/516 Partitions, Violations =        6650
Routed  186/516 Partitions, Violations =        6646
Routed  188/516 Partitions, Violations =        6668
Routed  190/516 Partitions, Violations =        6679
Routed  192/516 Partitions, Violations =        6689
Routed  194/516 Partitions, Violations =        6690
Routed  196/516 Partitions, Violations =        6673
Routed  198/516 Partitions, Violations =        6659
Routed  200/516 Partitions, Violations =        6642
Routed  202/516 Partitions, Violations =        6646
Routed  204/516 Partitions, Violations =        6673
Routed  206/516 Partitions, Violations =        6687
Routed  208/516 Partitions, Violations =        6692
Routed  210/516 Partitions, Violations =        6699
Routed  212/516 Partitions, Violations =        6708
Routed  214/516 Partitions, Violations =        6705
Routed  216/516 Partitions, Violations =        6705
Routed  218/516 Partitions, Violations =        6712
Routed  220/516 Partitions, Violations =        6716
Routed  222/516 Partitions, Violations =        6650
Routed  224/516 Partitions, Violations =        6659
Routed  226/516 Partitions, Violations =        6646
Routed  228/516 Partitions, Violations =        6660
Routed  230/516 Partitions, Violations =        6662
Routed  232/516 Partitions, Violations =        6663
Routed  234/516 Partitions, Violations =        6671
Routed  236/516 Partitions, Violations =        6653
Routed  238/516 Partitions, Violations =        6703
Routed  240/516 Partitions, Violations =        6712
Routed  242/516 Partitions, Violations =        6715
Routed  244/516 Partitions, Violations =        6713
Routed  246/516 Partitions, Violations =        6718
Routed  248/516 Partitions, Violations =        6728
Routed  250/516 Partitions, Violations =        6743
Routed  252/516 Partitions, Violations =        6739
Routed  254/516 Partitions, Violations =        6738
Routed  256/516 Partitions, Violations =        6767
Routed  258/516 Partitions, Violations =        6774
Routed  260/516 Partitions, Violations =        6798
Routed  262/516 Partitions, Violations =        6807
Routed  264/516 Partitions, Violations =        6807
Routed  266/516 Partitions, Violations =        6821
Routed  268/516 Partitions, Violations =        6825
Routed  270/516 Partitions, Violations =        6819
Routed  272/516 Partitions, Violations =        6835
Routed  274/516 Partitions, Violations =        6832
Routed  276/516 Partitions, Violations =        6852
Routed  278/516 Partitions, Violations =        6851
Routed  280/516 Partitions, Violations =        6867
Routed  282/516 Partitions, Violations =        6887
Routed  284/516 Partitions, Violations =        6893
Routed  286/516 Partitions, Violations =        6910
Routed  288/516 Partitions, Violations =        6918
Routed  290/516 Partitions, Violations =        6913
Routed  292/516 Partitions, Violations =        6903
Routed  294/516 Partitions, Violations =        6922
Routed  296/516 Partitions, Violations =        6924
Routed  298/516 Partitions, Violations =        6956
Routed  300/516 Partitions, Violations =        6969
Routed  302/516 Partitions, Violations =        6987
Routed  304/516 Partitions, Violations =        6990
Routed  306/516 Partitions, Violations =        6984
Routed  308/516 Partitions, Violations =        6984
Routed  310/516 Partitions, Violations =        6973
Routed  312/516 Partitions, Violations =        6972
Routed  314/516 Partitions, Violations =        6974
Routed  316/516 Partitions, Violations =        6981
Routed  318/516 Partitions, Violations =        7020
Routed  320/516 Partitions, Violations =        7030
Routed  322/516 Partitions, Violations =        7028
Routed  324/516 Partitions, Violations =        7052
Routed  326/516 Partitions, Violations =        7068
Routed  328/516 Partitions, Violations =        7046
Routed  330/516 Partitions, Violations =        7060
Routed  332/516 Partitions, Violations =        7070
Routed  334/516 Partitions, Violations =        7077
Routed  336/516 Partitions, Violations =        7090
Routed  338/516 Partitions, Violations =        7071
Routed  340/516 Partitions, Violations =        7066
Routed  342/516 Partitions, Violations =        7100
Routed  344/516 Partitions, Violations =        7061
Routed  346/516 Partitions, Violations =        7069
Routed  348/516 Partitions, Violations =        7079
Routed  350/516 Partitions, Violations =        7090
Routed  352/516 Partitions, Violations =        7100
Routed  354/516 Partitions, Violations =        7115
Routed  356/516 Partitions, Violations =        7134
Routed  358/516 Partitions, Violations =        7147
Routed  360/516 Partitions, Violations =        7148
Routed  362/516 Partitions, Violations =        7111
Routed  364/516 Partitions, Violations =        7112
Routed  366/516 Partitions, Violations =        7141
Routed  368/516 Partitions, Violations =        7152
Routed  370/516 Partitions, Violations =        7150
Routed  372/516 Partitions, Violations =        7146
Routed  374/516 Partitions, Violations =        7139
Routed  376/516 Partitions, Violations =        7152
Routed  378/516 Partitions, Violations =        7148
Routed  380/516 Partitions, Violations =        7150
Routed  382/516 Partitions, Violations =        7162
Routed  384/516 Partitions, Violations =        7175
Routed  386/516 Partitions, Violations =        7182
Routed  388/516 Partitions, Violations =        7189
Routed  390/516 Partitions, Violations =        7182
Routed  392/516 Partitions, Violations =        7201
Routed  394/516 Partitions, Violations =        7187
Routed  396/516 Partitions, Violations =        7177
Routed  398/516 Partitions, Violations =        7172
Routed  400/516 Partitions, Violations =        7201
Routed  402/516 Partitions, Violations =        7158
Routed  404/516 Partitions, Violations =        7179
Routed  406/516 Partitions, Violations =        7222
Routed  408/516 Partitions, Violations =        7210
Routed  410/516 Partitions, Violations =        7197
Routed  412/516 Partitions, Violations =        7215
Routed  414/516 Partitions, Violations =        7249
Routed  416/516 Partitions, Violations =        7250
Routed  418/516 Partitions, Violations =        7219
Routed  420/516 Partitions, Violations =        7246
Routed  422/516 Partitions, Violations =        7237
Routed  424/516 Partitions, Violations =        7225
Routed  426/516 Partitions, Violations =        7263
Routed  428/516 Partitions, Violations =        7261
Routed  430/516 Partitions, Violations =        7268
Routed  432/516 Partitions, Violations =        7269
Routed  434/516 Partitions, Violations =        7284
Routed  436/516 Partitions, Violations =        7276
Routed  438/516 Partitions, Violations =        7277
Routed  440/516 Partitions, Violations =        7273
Routed  442/516 Partitions, Violations =        7278
Routed  444/516 Partitions, Violations =        7253
Routed  446/516 Partitions, Violations =        7263
Routed  448/516 Partitions, Violations =        7295
Routed  450/516 Partitions, Violations =        7299
Routed  452/516 Partitions, Violations =        7269
Routed  454/516 Partitions, Violations =        7285
Routed  456/516 Partitions, Violations =        7350
Routed  458/516 Partitions, Violations =        7346
Routed  460/516 Partitions, Violations =        7323
Routed  462/516 Partitions, Violations =        7349
Routed  464/516 Partitions, Violations =        7353
Routed  466/516 Partitions, Violations =        7347
Routed  468/516 Partitions, Violations =        7348
Routed  470/516 Partitions, Violations =        7356
Routed  472/516 Partitions, Violations =        7361
Routed  474/516 Partitions, Violations =        7377
Routed  476/516 Partitions, Violations =        7366
Routed  478/516 Partitions, Violations =        7364
Routed  480/516 Partitions, Violations =        7376
Routed  482/516 Partitions, Violations =        7381
Routed  484/516 Partitions, Violations =        7386
Routed  486/516 Partitions, Violations =        7380
Routed  488/516 Partitions, Violations =        7382
Routed  490/516 Partitions, Violations =        7395
Routed  492/516 Partitions, Violations =        7404
Routed  494/516 Partitions, Violations =        7418
Routed  496/516 Partitions, Violations =        7408
Routed  498/516 Partitions, Violations =        7428
Routed  500/516 Partitions, Violations =        7428
Routed  502/516 Partitions, Violations =        7444
Routed  504/516 Partitions, Violations =        7444
Routed  506/516 Partitions, Violations =        7445
Routed  508/516 Partitions, Violations =        7445
Routed  510/516 Partitions, Violations =        7445
Routed  512/516 Partitions, Violations =        7452
Routed  514/516 Partitions, Violations =        7460
Routed  516/516 Partitions, Violations =        7465

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7465
        Diff net spacing : 1924
        Double pattern hard mask space : 1865
        Less than minimum area : 263
        Less than minimum width : 119
        Less than NDR width : 197
        Local double pattern cycle : 1
        Off-grid : 101
        Same net spacing : 3
        Same net via-cut spacing : 114
        Short : 2347
        Internal-only types : 531

[Iter 6] Elapsed real time: 0:06:20 
[Iter 6] Elapsed cpu  time: sys=0:00:05 usr=0:19:59 total=0:20:05
[Iter 6] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 6] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 6 with 516 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 2/100 Partitions, Violations =  7464
Checked 10/100 Partitions, Violations = 7464
Checked 11/100 Partitions, Violations = 7464
Checked 12/100 Partitions, Violations = 7464
Checked 24/100 Partitions, Violations = 7296
Checked 25/100 Partitions, Violations = 7293
Checked 26/100 Partitions, Violations = 6913
Checked 29/100 Partitions, Violations = 6901
Checked 32/100 Partitions, Violations = 7323
Checked 36/100 Partitions, Violations = 7425
Checked 41/100 Partitions, Violations = 7236
Checked 44/100 Partitions, Violations = 7177
Checked 50/100 Partitions, Violations = 7107
Checked 52/100 Partitions, Violations = 7150
Checked 58/100 Partitions, Violations = 7178
Checked 63/100 Partitions, Violations = 7118
Checked 65/100 Partitions, Violations = 7312
Checked 68/100 Partitions, Violations = 7078
Checked 72/100 Partitions, Violations = 7112
Checked 76/100 Partitions, Violations = 7116
Checked 80/100 Partitions, Violations = 7373
Checked 84/100 Partitions, Violations = 7357
Checked 88/100 Partitions, Violations = 7341
Checked 92/100 Partitions, Violations = 7158
Checked 96/100 Partitions, Violations = 6983
Checked 100/100 Partitions, Violations =        7215

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  7215
Checked 10/121 Partitions, Violations = 7215
Checked 11/121 Partitions, Violations = 7215
Checked 12/121 Partitions, Violations = 7215
Checked 31/121 Partitions, Violations = 7215
Checked 32/121 Partitions, Violations = 7215
Checked 33/121 Partitions, Violations = 7215
Checked 34/121 Partitions, Violations = 7215
Checked 35/121 Partitions, Violations = 7215
Checked 36/121 Partitions, Violations = 7215
Checked 40/121 Partitions, Violations = 7215
Checked 47/121 Partitions, Violations = 7215
Checked 48/121 Partitions, Violations = 7215
Checked 52/121 Partitions, Violations = 7215
Checked 59/121 Partitions, Violations = 7215
Checked 60/121 Partitions, Violations = 7215
Checked 64/121 Partitions, Violations = 7215
Checked 68/121 Partitions, Violations = 7215
Checked 72/121 Partitions, Violations = 7215
Checked 79/121 Partitions, Violations = 7215
Checked 86/121 Partitions, Violations = 7215
Checked 87/121 Partitions, Violations = 7215
Checked 88/121 Partitions, Violations = 7215
Checked 92/121 Partitions, Violations = 7215
Checked 96/121 Partitions, Violations = 7215
Checked 100/121 Partitions, Violations =        7215
Checked 104/121 Partitions, Violations =        7215
Checked 108/121 Partitions, Violations =        7215
Checked 112/121 Partitions, Violations =        7215
Checked 116/121 Partitions, Violations =        7215
Checked 120/121 Partitions, Violations =        7215
[DRC CHECK] Elapsed real time: 0:06:27 
[DRC CHECK] Elapsed cpu  time: sys=0:00:06 usr=0:20:34 total=0:20:40
[DRC CHECK] Stage (MB): Used   18  Alloctr   19  Proc    0 
[DRC CHECK] Total (MB): Used  138  Alloctr  141  Proc 2529 
Start DR iteration 7: non-uniform partition
Routed  1/486 Partitions, Violations =  7100
Routed  2/486 Partitions, Violations =  7076
Routed  4/486 Partitions, Violations =  7069
Routed  6/486 Partitions, Violations =  7067
Routed  8/486 Partitions, Violations =  7002
Routed  10/486 Partitions, Violations = 6976
Routed  12/486 Partitions, Violations = 7013
Routed  14/486 Partitions, Violations = 7026
Routed  16/486 Partitions, Violations = 7012
Routed  18/486 Partitions, Violations = 6996
Routed  20/486 Partitions, Violations = 7031
Routed  22/486 Partitions, Violations = 6996
Routed  24/486 Partitions, Violations = 6961
Routed  26/486 Partitions, Violations = 6963
Routed  28/486 Partitions, Violations = 6934
Routed  30/486 Partitions, Violations = 6923
Routed  32/486 Partitions, Violations = 6909
Routed  34/486 Partitions, Violations = 6888
Routed  36/486 Partitions, Violations = 6887
Routed  38/486 Partitions, Violations = 6910
Routed  40/486 Partitions, Violations = 6883
Routed  42/486 Partitions, Violations = 6915
Routed  44/486 Partitions, Violations = 6859
Routed  46/486 Partitions, Violations = 6882
Routed  48/486 Partitions, Violations = 6873
Routed  50/486 Partitions, Violations = 6845
Routed  52/486 Partitions, Violations = 6868
Routed  54/486 Partitions, Violations = 6829
Routed  56/486 Partitions, Violations = 6800
Routed  58/486 Partitions, Violations = 6795
Routed  60/486 Partitions, Violations = 6790
Routed  62/486 Partitions, Violations = 6810
Routed  64/486 Partitions, Violations = 6812
Routed  66/486 Partitions, Violations = 6823
Routed  68/486 Partitions, Violations = 6783
Routed  70/486 Partitions, Violations = 6748
Routed  72/486 Partitions, Violations = 6720
Routed  74/486 Partitions, Violations = 6706
Routed  76/486 Partitions, Violations = 6709
Routed  78/486 Partitions, Violations = 6690
Routed  80/486 Partitions, Violations = 6692
Routed  82/486 Partitions, Violations = 6703
Routed  84/486 Partitions, Violations = 6655
Routed  86/486 Partitions, Violations = 6662
Routed  88/486 Partitions, Violations = 6629
Routed  90/486 Partitions, Violations = 6664
Routed  92/486 Partitions, Violations = 6654
Routed  94/486 Partitions, Violations = 6580
Routed  96/486 Partitions, Violations = 6541
Routed  98/486 Partitions, Violations = 6525
Routed  100/486 Partitions, Violations =        6515
Routed  102/486 Partitions, Violations =        6499
Routed  104/486 Partitions, Violations =        6493
Routed  106/486 Partitions, Violations =        6476
Routed  108/486 Partitions, Violations =        6482
Routed  110/486 Partitions, Violations =        6485
Routed  112/486 Partitions, Violations =        6481
Routed  114/486 Partitions, Violations =        6477
Routed  116/486 Partitions, Violations =        6441
Routed  118/486 Partitions, Violations =        6458
Routed  120/486 Partitions, Violations =        6441
Routed  122/486 Partitions, Violations =        6386
Routed  124/486 Partitions, Violations =        6422
Routed  126/486 Partitions, Violations =        6395
Routed  128/486 Partitions, Violations =        6400
Routed  130/486 Partitions, Violations =        6399
Routed  132/486 Partitions, Violations =        6380
Routed  134/486 Partitions, Violations =        6403
Routed  136/486 Partitions, Violations =        6402
Routed  138/486 Partitions, Violations =        6402
Routed  140/486 Partitions, Violations =        6412
Routed  142/486 Partitions, Violations =        6411
Routed  144/486 Partitions, Violations =        6389
Routed  146/486 Partitions, Violations =        6363
Routed  148/486 Partitions, Violations =        6360
Routed  150/486 Partitions, Violations =        6345
Routed  152/486 Partitions, Violations =        6338
Routed  154/486 Partitions, Violations =        6350
Routed  156/486 Partitions, Violations =        6345
Routed  158/486 Partitions, Violations =        6325
Routed  160/486 Partitions, Violations =        6329
Routed  162/486 Partitions, Violations =        6306
Routed  164/486 Partitions, Violations =        6340
Routed  166/486 Partitions, Violations =        6316
Routed  168/486 Partitions, Violations =        6312
Routed  170/486 Partitions, Violations =        6317
Routed  172/486 Partitions, Violations =        6306
Routed  174/486 Partitions, Violations =        6301
Routed  176/486 Partitions, Violations =        6306
Routed  178/486 Partitions, Violations =        6306
Routed  180/486 Partitions, Violations =        6287
Routed  182/486 Partitions, Violations =        6288
Routed  184/486 Partitions, Violations =        6283
Routed  186/486 Partitions, Violations =        6269
Routed  188/486 Partitions, Violations =        6256
Routed  190/486 Partitions, Violations =        6285
Routed  192/486 Partitions, Violations =        6319
Routed  194/486 Partitions, Violations =        6275
Routed  196/486 Partitions, Violations =        6319
Routed  198/486 Partitions, Violations =        6303
Routed  200/486 Partitions, Violations =        6308
Routed  202/486 Partitions, Violations =        6305
Routed  204/486 Partitions, Violations =        6319
Routed  206/486 Partitions, Violations =        6302
Routed  208/486 Partitions, Violations =        6281
Routed  210/486 Partitions, Violations =        6279
Routed  212/486 Partitions, Violations =        6276
Routed  214/486 Partitions, Violations =        6294
Routed  216/486 Partitions, Violations =        6324
Routed  218/486 Partitions, Violations =        6305
Routed  220/486 Partitions, Violations =        6254
Routed  222/486 Partitions, Violations =        6241
Routed  224/486 Partitions, Violations =        6274
Routed  226/486 Partitions, Violations =        6226
Routed  228/486 Partitions, Violations =        6251
Routed  230/486 Partitions, Violations =        6252
Routed  232/486 Partitions, Violations =        6286
Routed  234/486 Partitions, Violations =        6279
Routed  236/486 Partitions, Violations =        6297
Routed  238/486 Partitions, Violations =        6287
Routed  240/486 Partitions, Violations =        6311
Routed  242/486 Partitions, Violations =        6286
Routed  244/486 Partitions, Violations =        6258
Routed  246/486 Partitions, Violations =        6272
Routed  248/486 Partitions, Violations =        6258
Routed  250/486 Partitions, Violations =        6252
Routed  252/486 Partitions, Violations =        6252
Routed  254/486 Partitions, Violations =        6261
Routed  256/486 Partitions, Violations =        6244
Routed  258/486 Partitions, Violations =        6257
Routed  260/486 Partitions, Violations =        6268
Routed  262/486 Partitions, Violations =        6246
Routed  264/486 Partitions, Violations =        6251
Routed  266/486 Partitions, Violations =        6244
Routed  268/486 Partitions, Violations =        6246
Routed  270/486 Partitions, Violations =        6253
Routed  272/486 Partitions, Violations =        6244
Routed  274/486 Partitions, Violations =        6262
Routed  276/486 Partitions, Violations =        6231
Routed  278/486 Partitions, Violations =        6251
Routed  280/486 Partitions, Violations =        6262
Routed  282/486 Partitions, Violations =        6280
Routed  284/486 Partitions, Violations =        6266
Routed  286/486 Partitions, Violations =        6255
Routed  288/486 Partitions, Violations =        6266
Routed  290/486 Partitions, Violations =        6259
Routed  292/486 Partitions, Violations =        6257
Routed  294/486 Partitions, Violations =        6272
Routed  296/486 Partitions, Violations =        6303
Routed  298/486 Partitions, Violations =        6246
Routed  300/486 Partitions, Violations =        6246
Routed  302/486 Partitions, Violations =        6263
Routed  304/486 Partitions, Violations =        6276
Routed  306/486 Partitions, Violations =        6262
Routed  308/486 Partitions, Violations =        6286
Routed  310/486 Partitions, Violations =        6287
Routed  312/486 Partitions, Violations =        6278
Routed  314/486 Partitions, Violations =        6278
Routed  316/486 Partitions, Violations =        6257
Routed  318/486 Partitions, Violations =        6247
Routed  320/486 Partitions, Violations =        6247
Routed  322/486 Partitions, Violations =        6220
Routed  324/486 Partitions, Violations =        6227
Routed  326/486 Partitions, Violations =        6231
Routed  328/486 Partitions, Violations =        6240
Routed  330/486 Partitions, Violations =        6256
Routed  332/486 Partitions, Violations =        6257
Routed  334/486 Partitions, Violations =        6251
Routed  336/486 Partitions, Violations =        6227
Routed  338/486 Partitions, Violations =        6241
Routed  340/486 Partitions, Violations =        6263
Routed  342/486 Partitions, Violations =        6255
Routed  344/486 Partitions, Violations =        6238
Routed  346/486 Partitions, Violations =        6230
Routed  348/486 Partitions, Violations =        6241
Routed  350/486 Partitions, Violations =        6248
Routed  352/486 Partitions, Violations =        6259
Routed  354/486 Partitions, Violations =        6267
Routed  356/486 Partitions, Violations =        6251
Routed  358/486 Partitions, Violations =        6266
Routed  360/486 Partitions, Violations =        6254
Routed  362/486 Partitions, Violations =        6265
Routed  364/486 Partitions, Violations =        6247
Routed  366/486 Partitions, Violations =        6257
Routed  368/486 Partitions, Violations =        6253
Routed  370/486 Partitions, Violations =        6254
Routed  372/486 Partitions, Violations =        6257
Routed  374/486 Partitions, Violations =        6227
Routed  376/486 Partitions, Violations =        6264
Routed  378/486 Partitions, Violations =        6260
Routed  380/486 Partitions, Violations =        6263
Routed  382/486 Partitions, Violations =        6284
Routed  384/486 Partitions, Violations =        6247
Routed  386/486 Partitions, Violations =        6256
Routed  388/486 Partitions, Violations =        6260
Routed  390/486 Partitions, Violations =        6272
Routed  392/486 Partitions, Violations =        6277
Routed  394/486 Partitions, Violations =        6281
Routed  396/486 Partitions, Violations =        6277
Routed  398/486 Partitions, Violations =        6271
Routed  400/486 Partitions, Violations =        6272
Routed  402/486 Partitions, Violations =        6331
Routed  404/486 Partitions, Violations =        6321
Routed  406/486 Partitions, Violations =        6307
Routed  408/486 Partitions, Violations =        6298
Routed  410/486 Partitions, Violations =        6294
Routed  412/486 Partitions, Violations =        6292
Routed  414/486 Partitions, Violations =        6276
Routed  416/486 Partitions, Violations =        6273
Routed  418/486 Partitions, Violations =        6271
Routed  420/486 Partitions, Violations =        6296
Routed  422/486 Partitions, Violations =        6291
Routed  424/486 Partitions, Violations =        6297
Routed  426/486 Partitions, Violations =        6298
Routed  428/486 Partitions, Violations =        6301
Routed  430/486 Partitions, Violations =        6314
Routed  432/486 Partitions, Violations =        6314
Routed  434/486 Partitions, Violations =        6299
Routed  436/486 Partitions, Violations =        6322
Routed  438/486 Partitions, Violations =        6315
Routed  440/486 Partitions, Violations =        6330
Routed  442/486 Partitions, Violations =        6330
Routed  444/486 Partitions, Violations =        6334
Routed  446/486 Partitions, Violations =        6347
Routed  448/486 Partitions, Violations =        6338
Routed  450/486 Partitions, Violations =        6323
Routed  452/486 Partitions, Violations =        6325
Routed  454/486 Partitions, Violations =        6345
Routed  456/486 Partitions, Violations =        6340
Routed  458/486 Partitions, Violations =        6340
Routed  460/486 Partitions, Violations =        6338
Routed  462/486 Partitions, Violations =        6334
Routed  464/486 Partitions, Violations =        6338
Routed  466/486 Partitions, Violations =        6331
Routed  468/486 Partitions, Violations =        6331
Routed  470/486 Partitions, Violations =        6333
Routed  472/486 Partitions, Violations =        6332
Routed  474/486 Partitions, Violations =        6323
Routed  476/486 Partitions, Violations =        6334
Routed  478/486 Partitions, Violations =        6334
Routed  480/486 Partitions, Violations =        6334
Routed  482/486 Partitions, Violations =        6335
Routed  484/486 Partitions, Violations =        6339
Routed  486/486 Partitions, Violations =        6342

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6342
        Diff net spacing : 1483
        Double pattern hard mask space : 1723
        Less than minimum area : 92
        Less than minimum width : 100
        Less than NDR width : 134
        Off-grid : 49
        Same net spacing : 5
        Same net via-cut spacing : 39
        Short : 2375
        Internal-only types : 342

[Iter 7] Elapsed real time: 0:07:25 
[Iter 7] Elapsed cpu  time: sys=0:00:07 usr=0:23:46 total=0:23:54
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 7] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 7 with 486 parts

Start DR iteration 8: non-uniform partition
Routed  1/469 Partitions, Violations =  6204
Routed  2/469 Partitions, Violations =  6192
Routed  4/469 Partitions, Violations =  6183
Routed  6/469 Partitions, Violations =  6211
Routed  8/469 Partitions, Violations =  6213
Routed  10/469 Partitions, Violations = 6234
Routed  12/469 Partitions, Violations = 6226
Routed  14/469 Partitions, Violations = 6233
Routed  16/469 Partitions, Violations = 6211
Routed  18/469 Partitions, Violations = 6199
Routed  20/469 Partitions, Violations = 6219
Routed  22/469 Partitions, Violations = 6233
Routed  24/469 Partitions, Violations = 6215
Routed  26/469 Partitions, Violations = 6203
Routed  28/469 Partitions, Violations = 6222
Routed  30/469 Partitions, Violations = 6188
Routed  32/469 Partitions, Violations = 6201
Routed  34/469 Partitions, Violations = 6230
Routed  36/469 Partitions, Violations = 6275
Routed  38/469 Partitions, Violations = 6232
Routed  40/469 Partitions, Violations = 6231
Routed  42/469 Partitions, Violations = 6225
Routed  44/469 Partitions, Violations = 6226
Routed  46/469 Partitions, Violations = 6235
Routed  48/469 Partitions, Violations = 6264
Routed  50/469 Partitions, Violations = 6262
Routed  52/469 Partitions, Violations = 6242
Routed  54/469 Partitions, Violations = 6227
Routed  56/469 Partitions, Violations = 6237
Routed  58/469 Partitions, Violations = 6224
Routed  60/469 Partitions, Violations = 6238
Routed  62/469 Partitions, Violations = 6227
Routed  64/469 Partitions, Violations = 6197
Routed  66/469 Partitions, Violations = 6217
Routed  68/469 Partitions, Violations = 6197
Routed  70/469 Partitions, Violations = 6219
Routed  72/469 Partitions, Violations = 6257
Routed  74/469 Partitions, Violations = 6282
Routed  76/469 Partitions, Violations = 6251
Routed  78/469 Partitions, Violations = 6243
Routed  80/469 Partitions, Violations = 6258
Routed  82/469 Partitions, Violations = 6299
Routed  84/469 Partitions, Violations = 6294
Routed  86/469 Partitions, Violations = 6283
Routed  88/469 Partitions, Violations = 6312
Routed  90/469 Partitions, Violations = 6298
Routed  92/469 Partitions, Violations = 6332
Routed  94/469 Partitions, Violations = 6321
Routed  96/469 Partitions, Violations = 6349
Routed  98/469 Partitions, Violations = 6349
Routed  100/469 Partitions, Violations =        6340
Routed  102/469 Partitions, Violations =        6366
Routed  104/469 Partitions, Violations =        6354
Routed  106/469 Partitions, Violations =        6364
Routed  108/469 Partitions, Violations =        6363
Routed  110/469 Partitions, Violations =        6403
Routed  112/469 Partitions, Violations =        6353
Routed  114/469 Partitions, Violations =        6377
Routed  116/469 Partitions, Violations =        6398
Routed  118/469 Partitions, Violations =        6394
Routed  120/469 Partitions, Violations =        6324
Routed  122/469 Partitions, Violations =        6328
Routed  124/469 Partitions, Violations =        6318
Routed  126/469 Partitions, Violations =        6308
Routed  128/469 Partitions, Violations =        6315
Routed  130/469 Partitions, Violations =        6350
Routed  132/469 Partitions, Violations =        6346
Routed  134/469 Partitions, Violations =        6347
Routed  136/469 Partitions, Violations =        6332
Routed  138/469 Partitions, Violations =        6334
Routed  140/469 Partitions, Violations =        6339
Routed  142/469 Partitions, Violations =        6346
Routed  144/469 Partitions, Violations =        6356
Routed  146/469 Partitions, Violations =        6385
Routed  148/469 Partitions, Violations =        6401
Routed  150/469 Partitions, Violations =        6392
Routed  152/469 Partitions, Violations =        6375
Routed  154/469 Partitions, Violations =        6432
Routed  156/469 Partitions, Violations =        6378
Routed  158/469 Partitions, Violations =        6377
Routed  160/469 Partitions, Violations =        6404
Routed  162/469 Partitions, Violations =        6420
Routed  164/469 Partitions, Violations =        6416
Routed  166/469 Partitions, Violations =        6418
Routed  168/469 Partitions, Violations =        6403
Routed  170/469 Partitions, Violations =        6408
Routed  172/469 Partitions, Violations =        6413
Routed  174/469 Partitions, Violations =        6432
Routed  176/469 Partitions, Violations =        6452
Routed  178/469 Partitions, Violations =        6463
Routed  180/469 Partitions, Violations =        6429
Routed  182/469 Partitions, Violations =        6455
Routed  184/469 Partitions, Violations =        6444
Routed  186/469 Partitions, Violations =        6470
Routed  188/469 Partitions, Violations =        6509
Routed  190/469 Partitions, Violations =        6483
Routed  192/469 Partitions, Violations =        6469
Routed  194/469 Partitions, Violations =        6445
Routed  196/469 Partitions, Violations =        6456
Routed  198/469 Partitions, Violations =        6493
Routed  200/469 Partitions, Violations =        6521
Routed  202/469 Partitions, Violations =        6514
Routed  204/469 Partitions, Violations =        6521
Routed  206/469 Partitions, Violations =        6539
Routed  208/469 Partitions, Violations =        6579
Routed  210/469 Partitions, Violations =        6577
Routed  212/469 Partitions, Violations =        6550
Routed  214/469 Partitions, Violations =        6557
Routed  216/469 Partitions, Violations =        6562
Routed  218/469 Partitions, Violations =        6577
Routed  220/469 Partitions, Violations =        6565
Routed  222/469 Partitions, Violations =        6539
Routed  224/469 Partitions, Violations =        6540
Routed  226/469 Partitions, Violations =        6579
Routed  228/469 Partitions, Violations =        6558
Routed  230/469 Partitions, Violations =        6583
Routed  232/469 Partitions, Violations =        6580
Routed  234/469 Partitions, Violations =        6589
Routed  236/469 Partitions, Violations =        6580
Routed  238/469 Partitions, Violations =        6614
Routed  240/469 Partitions, Violations =        6620
Routed  242/469 Partitions, Violations =        6652
Routed  244/469 Partitions, Violations =        6634
Routed  246/469 Partitions, Violations =        6645
Routed  248/469 Partitions, Violations =        6654
Routed  250/469 Partitions, Violations =        6663
Routed  252/469 Partitions, Violations =        6689
Routed  254/469 Partitions, Violations =        6666
Routed  256/469 Partitions, Violations =        6674
Routed  258/469 Partitions, Violations =        6704
Routed  260/469 Partitions, Violations =        6730
Routed  262/469 Partitions, Violations =        6704
Routed  264/469 Partitions, Violations =        6737
Routed  266/469 Partitions, Violations =        6744
Routed  268/469 Partitions, Violations =        6730
Routed  270/469 Partitions, Violations =        6742
Routed  272/469 Partitions, Violations =        6769
Routed  274/469 Partitions, Violations =        6747
Routed  276/469 Partitions, Violations =        6780
Routed  278/469 Partitions, Violations =        6833
Routed  280/469 Partitions, Violations =        6828
Routed  282/469 Partitions, Violations =        6860
Routed  284/469 Partitions, Violations =        6838
Routed  286/469 Partitions, Violations =        6852
Routed  288/469 Partitions, Violations =        6829
Routed  290/469 Partitions, Violations =        6838
Routed  292/469 Partitions, Violations =        6856
Routed  294/469 Partitions, Violations =        6878
Routed  296/469 Partitions, Violations =        6888
Routed  298/469 Partitions, Violations =        6882
Routed  300/469 Partitions, Violations =        6867
Routed  302/469 Partitions, Violations =        6856
Routed  304/469 Partitions, Violations =        6852
Routed  306/469 Partitions, Violations =        6877
Routed  308/469 Partitions, Violations =        6918
Routed  310/469 Partitions, Violations =        6872
Routed  312/469 Partitions, Violations =        6875
Routed  314/469 Partitions, Violations =        6897
Routed  316/469 Partitions, Violations =        6895
Routed  318/469 Partitions, Violations =        6899
Routed  320/469 Partitions, Violations =        6915
Routed  322/469 Partitions, Violations =        6916
Routed  324/469 Partitions, Violations =        6937
Routed  326/469 Partitions, Violations =        6929
Routed  328/469 Partitions, Violations =        6928
Routed  330/469 Partitions, Violations =        6910
Routed  332/469 Partitions, Violations =        6924
Routed  334/469 Partitions, Violations =        6921
Routed  336/469 Partitions, Violations =        6917
Routed  338/469 Partitions, Violations =        6913
Routed  340/469 Partitions, Violations =        6939
Routed  342/469 Partitions, Violations =        6921
Routed  344/469 Partitions, Violations =        7005
Routed  346/469 Partitions, Violations =        7008
Routed  348/469 Partitions, Violations =        7042
Routed  350/469 Partitions, Violations =        7068
Routed  352/469 Partitions, Violations =        7094
Routed  354/469 Partitions, Violations =        7087
Routed  356/469 Partitions, Violations =        7116
Routed  358/469 Partitions, Violations =        7121
Routed  360/469 Partitions, Violations =        7117
Routed  362/469 Partitions, Violations =        6970
Routed  364/469 Partitions, Violations =        7009
Routed  366/469 Partitions, Violations =        7022
Routed  368/469 Partitions, Violations =        7078
Routed  370/469 Partitions, Violations =        7072
Routed  372/469 Partitions, Violations =        7063
Routed  374/469 Partitions, Violations =        7046
Routed  376/469 Partitions, Violations =        7070
Routed  378/469 Partitions, Violations =        7057
Routed  380/469 Partitions, Violations =        7087
Routed  382/469 Partitions, Violations =        7058
Routed  384/469 Partitions, Violations =        7068
Routed  386/469 Partitions, Violations =        7072
Routed  388/469 Partitions, Violations =        7083
Routed  390/469 Partitions, Violations =        7089
Routed  392/469 Partitions, Violations =        7080
Routed  394/469 Partitions, Violations =        7104
Routed  396/469 Partitions, Violations =        7093
Routed  398/469 Partitions, Violations =        7072
Routed  400/469 Partitions, Violations =        7100
Routed  402/469 Partitions, Violations =        7110
Routed  404/469 Partitions, Violations =        7118
Routed  406/469 Partitions, Violations =        7129
Routed  408/469 Partitions, Violations =        7135
Routed  410/469 Partitions, Violations =        7144
Routed  412/469 Partitions, Violations =        7144
Routed  414/469 Partitions, Violations =        7161
Routed  416/469 Partitions, Violations =        7167
Routed  418/469 Partitions, Violations =        7158
Routed  420/469 Partitions, Violations =        7155
Routed  422/469 Partitions, Violations =        7168
Routed  424/469 Partitions, Violations =        7179
Routed  426/469 Partitions, Violations =        7161
Routed  428/469 Partitions, Violations =        7182
Routed  430/469 Partitions, Violations =        7185
Routed  432/469 Partitions, Violations =        7190
Routed  434/469 Partitions, Violations =        7189
Routed  436/469 Partitions, Violations =        7130
Routed  438/469 Partitions, Violations =        7150
Routed  440/469 Partitions, Violations =        7148
Routed  442/469 Partitions, Violations =        7175
Routed  444/469 Partitions, Violations =        7175
Routed  446/469 Partitions, Violations =        7160
Routed  448/469 Partitions, Violations =        7159
Routed  450/469 Partitions, Violations =        7164
Routed  452/469 Partitions, Violations =        7164
Routed  454/469 Partitions, Violations =        7164
Routed  456/469 Partitions, Violations =        7172
Routed  458/469 Partitions, Violations =        7169
Routed  460/469 Partitions, Violations =        7222
Routed  462/469 Partitions, Violations =        7223
Routed  464/469 Partitions, Violations =        7227
Routed  466/469 Partitions, Violations =        7225
Routed  468/469 Partitions, Violations =        7216

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7214
        Diff net spacing : 1804
        Double pattern hard mask space : 1837
        Less than minimum area : 206
        Less than minimum width : 119
        Less than NDR width : 161
        Local double pattern cycle : 3
        Off-grid : 66
        Same net spacing : 2
        Same net via-cut spacing : 83
        Short : 2418
        Internal-only types : 515

[Iter 8] Elapsed real time: 0:08:17 
[Iter 8] Elapsed cpu  time: sys=0:00:07 usr=0:26:27 total=0:26:35
[Iter 8] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 8] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 8 with 469 parts

Start DR iteration 9: non-uniform partition
Routed  1/447 Partitions, Violations =  7052
Routed  2/447 Partitions, Violations =  7064
Routed  4/447 Partitions, Violations =  7058
Routed  6/447 Partitions, Violations =  6970
Routed  8/447 Partitions, Violations =  6976
Routed  10/447 Partitions, Violations = 6966
Routed  12/447 Partitions, Violations = 6882
Routed  14/447 Partitions, Violations = 6834
Routed  16/447 Partitions, Violations = 6870
Routed  18/447 Partitions, Violations = 6885
Routed  20/447 Partitions, Violations = 6920
Routed  22/447 Partitions, Violations = 6846
Routed  24/447 Partitions, Violations = 6826
Routed  26/447 Partitions, Violations = 6821
Routed  28/447 Partitions, Violations = 6790
Routed  30/447 Partitions, Violations = 6751
Routed  32/447 Partitions, Violations = 6824
Routed  34/447 Partitions, Violations = 6823
Routed  36/447 Partitions, Violations = 6821
Routed  38/447 Partitions, Violations = 6857
Routed  40/447 Partitions, Violations = 6813
Routed  42/447 Partitions, Violations = 6804
Routed  44/447 Partitions, Violations = 6809
Routed  46/447 Partitions, Violations = 6750
Routed  48/447 Partitions, Violations = 6726
Routed  50/447 Partitions, Violations = 6766
Routed  52/447 Partitions, Violations = 6786
Routed  54/447 Partitions, Violations = 6765
Routed  56/447 Partitions, Violations = 6740
Routed  58/447 Partitions, Violations = 6734
Routed  60/447 Partitions, Violations = 6744
Routed  62/447 Partitions, Violations = 6709
Routed  64/447 Partitions, Violations = 6700
Routed  66/447 Partitions, Violations = 6712
Routed  68/447 Partitions, Violations = 6690
Routed  70/447 Partitions, Violations = 6684
Routed  72/447 Partitions, Violations = 6704
Routed  74/447 Partitions, Violations = 6701
Routed  76/447 Partitions, Violations = 6665
Routed  78/447 Partitions, Violations = 6701
Routed  80/447 Partitions, Violations = 6668
Routed  82/447 Partitions, Violations = 6685
Routed  84/447 Partitions, Violations = 6675
Routed  86/447 Partitions, Violations = 6654
Routed  88/447 Partitions, Violations = 6673
Routed  90/447 Partitions, Violations = 6635
Routed  92/447 Partitions, Violations = 6626
Routed  94/447 Partitions, Violations = 6607
Routed  96/447 Partitions, Violations = 6608
Routed  98/447 Partitions, Violations = 6604
Routed  100/447 Partitions, Violations =        6584
Routed  102/447 Partitions, Violations =        6585
Routed  104/447 Partitions, Violations =        6599
Routed  106/447 Partitions, Violations =        6555
Routed  108/447 Partitions, Violations =        6551
Routed  110/447 Partitions, Violations =        6529
Routed  112/447 Partitions, Violations =        6532
Routed  114/447 Partitions, Violations =        6560
Routed  116/447 Partitions, Violations =        6548
Routed  118/447 Partitions, Violations =        6551
Routed  120/447 Partitions, Violations =        6533
Routed  122/447 Partitions, Violations =        6559
Routed  124/447 Partitions, Violations =        6548
Routed  126/447 Partitions, Violations =        6555
Routed  128/447 Partitions, Violations =        6559
Routed  130/447 Partitions, Violations =        6578
Routed  132/447 Partitions, Violations =        6547
Routed  134/447 Partitions, Violations =        6551
Routed  136/447 Partitions, Violations =        6557
Routed  138/447 Partitions, Violations =        6556
Routed  140/447 Partitions, Violations =        6537
Routed  142/447 Partitions, Violations =        6522
Routed  144/447 Partitions, Violations =        6516
Routed  146/447 Partitions, Violations =        6498
Routed  148/447 Partitions, Violations =        6504
Routed  150/447 Partitions, Violations =        6524
Routed  152/447 Partitions, Violations =        6496
Routed  154/447 Partitions, Violations =        6501
Routed  156/447 Partitions, Violations =        6492
Routed  158/447 Partitions, Violations =        6516
Routed  160/447 Partitions, Violations =        6522
Routed  162/447 Partitions, Violations =        6502
Routed  164/447 Partitions, Violations =        6504
Routed  166/447 Partitions, Violations =        6514
Routed  168/447 Partitions, Violations =        6542
Routed  170/447 Partitions, Violations =        6497
Routed  172/447 Partitions, Violations =        6487
Routed  174/447 Partitions, Violations =        6489
Routed  176/447 Partitions, Violations =        6482
Routed  178/447 Partitions, Violations =        6474
Routed  180/447 Partitions, Violations =        6465
Routed  182/447 Partitions, Violations =        6465
Routed  184/447 Partitions, Violations =        6456
Routed  186/447 Partitions, Violations =        6417
Routed  188/447 Partitions, Violations =        6435
Routed  190/447 Partitions, Violations =        6470
Routed  192/447 Partitions, Violations =        6464
Routed  194/447 Partitions, Violations =        6471
Routed  196/447 Partitions, Violations =        6464
Routed  198/447 Partitions, Violations =        6498
Routed  200/447 Partitions, Violations =        6499
Routed  202/447 Partitions, Violations =        6547
Routed  204/447 Partitions, Violations =        6564
Routed  206/447 Partitions, Violations =        6573
Routed  208/447 Partitions, Violations =        6549
Routed  210/447 Partitions, Violations =        6552
Routed  212/447 Partitions, Violations =        6552
Routed  214/447 Partitions, Violations =        6578
Routed  216/447 Partitions, Violations =        6564
Routed  218/447 Partitions, Violations =        6545
Routed  220/447 Partitions, Violations =        6544
Routed  222/447 Partitions, Violations =        6579
Routed  224/447 Partitions, Violations =        6578
Routed  226/447 Partitions, Violations =        6586
Routed  228/447 Partitions, Violations =        6590
Routed  230/447 Partitions, Violations =        6565
Routed  232/447 Partitions, Violations =        6597
Routed  234/447 Partitions, Violations =        6593
Routed  236/447 Partitions, Violations =        6544
Routed  238/447 Partitions, Violations =        6512
Routed  240/447 Partitions, Violations =        6469
Routed  242/447 Partitions, Violations =        6474
Routed  244/447 Partitions, Violations =        6503
Routed  246/447 Partitions, Violations =        6515
Routed  248/447 Partitions, Violations =        6494
Routed  250/447 Partitions, Violations =        6482
Routed  252/447 Partitions, Violations =        6486
Routed  254/447 Partitions, Violations =        6509
Routed  256/447 Partitions, Violations =        6493
Routed  258/447 Partitions, Violations =        6491
Routed  260/447 Partitions, Violations =        6486
Routed  262/447 Partitions, Violations =        6503
Routed  264/447 Partitions, Violations =        6505
Routed  266/447 Partitions, Violations =        6515
Routed  268/447 Partitions, Violations =        6525
Routed  270/447 Partitions, Violations =        6499
Routed  272/447 Partitions, Violations =        6476
Routed  274/447 Partitions, Violations =        6514
Routed  276/447 Partitions, Violations =        6526
Routed  278/447 Partitions, Violations =        6510
Routed  280/447 Partitions, Violations =        6528
Routed  282/447 Partitions, Violations =        6522
Routed  284/447 Partitions, Violations =        6521
Routed  286/447 Partitions, Violations =        6531
Routed  288/447 Partitions, Violations =        6479
Routed  290/447 Partitions, Violations =        6489
Routed  292/447 Partitions, Violations =        6476
Routed  294/447 Partitions, Violations =        6448
Routed  296/447 Partitions, Violations =        6453
Routed  298/447 Partitions, Violations =        6475
Routed  300/447 Partitions, Violations =        6463
Routed  302/447 Partitions, Violations =        6472
Routed  304/447 Partitions, Violations =        6478
Routed  306/447 Partitions, Violations =        6477
Routed  308/447 Partitions, Violations =        6478
Routed  310/447 Partitions, Violations =        6496
Routed  312/447 Partitions, Violations =        6442
Routed  314/447 Partitions, Violations =        6453
Routed  316/447 Partitions, Violations =        6453
Routed  318/447 Partitions, Violations =        6460
Routed  320/447 Partitions, Violations =        6452
Routed  322/447 Partitions, Violations =        6439
Routed  324/447 Partitions, Violations =        6345
Routed  326/447 Partitions, Violations =        6339
Routed  328/447 Partitions, Violations =        6364
Routed  330/447 Partitions, Violations =        6324
Routed  332/447 Partitions, Violations =        6348
Routed  334/447 Partitions, Violations =        6346
Routed  336/447 Partitions, Violations =        6343
Routed  338/447 Partitions, Violations =        6336
Routed  340/447 Partitions, Violations =        6333
Routed  342/447 Partitions, Violations =        6321
Routed  344/447 Partitions, Violations =        6336
Routed  346/447 Partitions, Violations =        6332
Routed  348/447 Partitions, Violations =        6352
Routed  350/447 Partitions, Violations =        6331
Routed  352/447 Partitions, Violations =        6353
Routed  354/447 Partitions, Violations =        6351
Routed  356/447 Partitions, Violations =        6346
Routed  358/447 Partitions, Violations =        6342
Routed  360/447 Partitions, Violations =        6356
Routed  362/447 Partitions, Violations =        6370
Routed  364/447 Partitions, Violations =        6333
Routed  366/447 Partitions, Violations =        6330
Routed  368/447 Partitions, Violations =        6335
Routed  370/447 Partitions, Violations =        6333
Routed  372/447 Partitions, Violations =        6331
Routed  374/447 Partitions, Violations =        6324
Routed  376/447 Partitions, Violations =        6333
Routed  378/447 Partitions, Violations =        6336
Routed  380/447 Partitions, Violations =        6333
Routed  382/447 Partitions, Violations =        6343
Routed  384/447 Partitions, Violations =        6339
Routed  386/447 Partitions, Violations =        6315
Routed  388/447 Partitions, Violations =        6327
Routed  390/447 Partitions, Violations =        6316
Routed  392/447 Partitions, Violations =        6337
Routed  394/447 Partitions, Violations =        6344
Routed  396/447 Partitions, Violations =        6335
Routed  398/447 Partitions, Violations =        6269
Routed  400/447 Partitions, Violations =        6271
Routed  402/447 Partitions, Violations =        6251
Routed  404/447 Partitions, Violations =        6257
Routed  406/447 Partitions, Violations =        6258
Routed  408/447 Partitions, Violations =        6250
Routed  410/447 Partitions, Violations =        6244
Routed  412/447 Partitions, Violations =        6239
Routed  414/447 Partitions, Violations =        6229
Routed  416/447 Partitions, Violations =        6231
Routed  418/447 Partitions, Violations =        6251
Routed  420/447 Partitions, Violations =        6234
Routed  422/447 Partitions, Violations =        6251
Routed  424/447 Partitions, Violations =        6246
Routed  426/447 Partitions, Violations =        6244
Routed  428/447 Partitions, Violations =        6245
Routed  430/447 Partitions, Violations =        6245
Routed  432/447 Partitions, Violations =        6255
Routed  434/447 Partitions, Violations =        6255
Routed  436/447 Partitions, Violations =        6260
Routed  438/447 Partitions, Violations =        6260
Routed  440/447 Partitions, Violations =        6261
Routed  442/447 Partitions, Violations =        6267
Routed  444/447 Partitions, Violations =        6267
Routed  446/447 Partitions, Violations =        6267

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6267
        Diff net spacing : 1476
        Double pattern hard mask space : 1722
        Less than minimum area : 90
        Less than minimum width : 109
        Less than NDR width : 108
        Off-grid : 44
        Same net spacing : 2
        Same net via-cut spacing : 38
        Short : 2372
        Internal-only types : 306

[Iter 9] Elapsed real time: 0:09:15 
[Iter 9] Elapsed cpu  time: sys=0:00:08 usr=0:29:21 total=0:29:29
[Iter 9] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 9] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 9 with 447 parts

Start DR iteration 10: non-uniform partition
Routed  1/448 Partitions, Violations =  6161
Routed  2/448 Partitions, Violations =  6135
Routed  4/448 Partitions, Violations =  6083
Routed  6/448 Partitions, Violations =  6035
Routed  8/448 Partitions, Violations =  6068
Routed  10/448 Partitions, Violations = 6103
Routed  12/448 Partitions, Violations = 6112
Routed  14/448 Partitions, Violations = 6080
Routed  16/448 Partitions, Violations = 6110
Routed  18/448 Partitions, Violations = 6104
Routed  20/448 Partitions, Violations = 6102
Routed  22/448 Partitions, Violations = 6099
Routed  24/448 Partitions, Violations = 6106
Routed  26/448 Partitions, Violations = 6103
Routed  28/448 Partitions, Violations = 6147
Routed  30/448 Partitions, Violations = 6131
Routed  32/448 Partitions, Violations = 6118
Routed  34/448 Partitions, Violations = 6147
Routed  36/448 Partitions, Violations = 6153
Routed  38/448 Partitions, Violations = 6158
Routed  40/448 Partitions, Violations = 6194
Routed  42/448 Partitions, Violations = 6174
Routed  44/448 Partitions, Violations = 6257
Routed  46/448 Partitions, Violations = 6271
Routed  48/448 Partitions, Violations = 6247
Routed  50/448 Partitions, Violations = 6255
Routed  52/448 Partitions, Violations = 6244
Routed  54/448 Partitions, Violations = 6229
Routed  56/448 Partitions, Violations = 6248
Routed  58/448 Partitions, Violations = 6256
Routed  60/448 Partitions, Violations = 6262
Routed  62/448 Partitions, Violations = 6291
Routed  64/448 Partitions, Violations = 6297
Routed  66/448 Partitions, Violations = 6302
Routed  68/448 Partitions, Violations = 6304
Routed  70/448 Partitions, Violations = 6295
Routed  72/448 Partitions, Violations = 6319
Routed  74/448 Partitions, Violations = 6357
Routed  76/448 Partitions, Violations = 6374
Routed  78/448 Partitions, Violations = 6364
Routed  80/448 Partitions, Violations = 6321
Routed  82/448 Partitions, Violations = 6327
Routed  84/448 Partitions, Violations = 6367
Routed  86/448 Partitions, Violations = 6380
Routed  88/448 Partitions, Violations = 6388
Routed  90/448 Partitions, Violations = 6378
Routed  92/448 Partitions, Violations = 6413
Routed  94/448 Partitions, Violations = 6442
Routed  96/448 Partitions, Violations = 6375
Routed  98/448 Partitions, Violations = 6386
Routed  100/448 Partitions, Violations =        6404
Routed  102/448 Partitions, Violations =        6439
Routed  104/448 Partitions, Violations =        6484
Routed  106/448 Partitions, Violations =        6459
Routed  108/448 Partitions, Violations =        6474
Routed  110/448 Partitions, Violations =        6476
Routed  112/448 Partitions, Violations =        6481
Routed  114/448 Partitions, Violations =        6526
Routed  116/448 Partitions, Violations =        6516
Routed  118/448 Partitions, Violations =        6528
Routed  120/448 Partitions, Violations =        6499
Routed  122/448 Partitions, Violations =        6538
Routed  124/448 Partitions, Violations =        6504
Routed  126/448 Partitions, Violations =        6537
Routed  128/448 Partitions, Violations =        6525
Routed  130/448 Partitions, Violations =        6540
Routed  132/448 Partitions, Violations =        6517
Routed  134/448 Partitions, Violations =        6470
Routed  136/448 Partitions, Violations =        6477
Routed  138/448 Partitions, Violations =        6529
Routed  140/448 Partitions, Violations =        6565
Routed  142/448 Partitions, Violations =        6523
Routed  144/448 Partitions, Violations =        6530
Routed  146/448 Partitions, Violations =        6561
Routed  148/448 Partitions, Violations =        6552
Routed  150/448 Partitions, Violations =        6554
Routed  152/448 Partitions, Violations =        6571
Routed  154/448 Partitions, Violations =        6604
Routed  156/448 Partitions, Violations =        6599
Routed  158/448 Partitions, Violations =        6610
Routed  160/448 Partitions, Violations =        6639
Routed  162/448 Partitions, Violations =        6610
Routed  164/448 Partitions, Violations =        6601
Routed  166/448 Partitions, Violations =        6602
Routed  168/448 Partitions, Violations =        6655
Routed  170/448 Partitions, Violations =        6652
Routed  172/448 Partitions, Violations =        6672
Routed  174/448 Partitions, Violations =        6652
Routed  176/448 Partitions, Violations =        6658
Routed  178/448 Partitions, Violations =        6648
Routed  180/448 Partitions, Violations =        6669
Routed  182/448 Partitions, Violations =        6660
Routed  184/448 Partitions, Violations =        6669
Routed  186/448 Partitions, Violations =        6684
Routed  188/448 Partitions, Violations =        6676
Routed  190/448 Partitions, Violations =        6662
Routed  192/448 Partitions, Violations =        6700
Routed  194/448 Partitions, Violations =        6674
Routed  196/448 Partitions, Violations =        6714
Routed  198/448 Partitions, Violations =        6710
Routed  200/448 Partitions, Violations =        6703
Routed  202/448 Partitions, Violations =        6683
Routed  204/448 Partitions, Violations =        6686
Routed  206/448 Partitions, Violations =        6633
Routed  208/448 Partitions, Violations =        6633
Routed  210/448 Partitions, Violations =        6663
Routed  212/448 Partitions, Violations =        6679
Routed  214/448 Partitions, Violations =        6686
Routed  216/448 Partitions, Violations =        6683
Routed  218/448 Partitions, Violations =        6706
Routed  220/448 Partitions, Violations =        6757
Routed  222/448 Partitions, Violations =        6723
Routed  224/448 Partitions, Violations =        6693
Routed  226/448 Partitions, Violations =        6724
Routed  228/448 Partitions, Violations =        6758
Routed  230/448 Partitions, Violations =        6730
Routed  232/448 Partitions, Violations =        6736
Routed  234/448 Partitions, Violations =        6741
Routed  236/448 Partitions, Violations =        6745
Routed  238/448 Partitions, Violations =        6755
Routed  240/448 Partitions, Violations =        6777
Routed  242/448 Partitions, Violations =        6711
Routed  244/448 Partitions, Violations =        6779
Routed  246/448 Partitions, Violations =        6782
Routed  248/448 Partitions, Violations =        6789
Routed  250/448 Partitions, Violations =        6793
Routed  252/448 Partitions, Violations =        6805
Routed  254/448 Partitions, Violations =        6829
Routed  256/448 Partitions, Violations =        6820
Routed  258/448 Partitions, Violations =        6805
Routed  260/448 Partitions, Violations =        6837
Routed  262/448 Partitions, Violations =        6786
Routed  264/448 Partitions, Violations =        6819
Routed  266/448 Partitions, Violations =        6827
Routed  268/448 Partitions, Violations =        6804
Routed  270/448 Partitions, Violations =        6805
Routed  272/448 Partitions, Violations =        6831
Routed  274/448 Partitions, Violations =        6846
Routed  276/448 Partitions, Violations =        6842
Routed  278/448 Partitions, Violations =        6825
Routed  280/448 Partitions, Violations =        6821
Routed  282/448 Partitions, Violations =        6829
Routed  284/448 Partitions, Violations =        6839
Routed  286/448 Partitions, Violations =        6755
Routed  288/448 Partitions, Violations =        6762
Routed  290/448 Partitions, Violations =        6798
Routed  292/448 Partitions, Violations =        6793
Routed  294/448 Partitions, Violations =        6805
Routed  296/448 Partitions, Violations =        6774
Routed  298/448 Partitions, Violations =        6731
Routed  300/448 Partitions, Violations =        6785
Routed  302/448 Partitions, Violations =        6749
Routed  304/448 Partitions, Violations =        6756
Routed  306/448 Partitions, Violations =        6792
Routed  308/448 Partitions, Violations =        6782
Routed  310/448 Partitions, Violations =        6810
Routed  312/448 Partitions, Violations =        6802
Routed  314/448 Partitions, Violations =        6836
Routed  316/448 Partitions, Violations =        6820
Routed  318/448 Partitions, Violations =        6841
Routed  320/448 Partitions, Violations =        6835
Routed  322/448 Partitions, Violations =        6861
Routed  324/448 Partitions, Violations =        6867
Routed  326/448 Partitions, Violations =        6841
Routed  328/448 Partitions, Violations =        6847
Routed  330/448 Partitions, Violations =        6858
Routed  332/448 Partitions, Violations =        6864
Routed  334/448 Partitions, Violations =        6917
Routed  336/448 Partitions, Violations =        6911
Routed  338/448 Partitions, Violations =        6869
Routed  340/448 Partitions, Violations =        6869
Routed  342/448 Partitions, Violations =        6880
Routed  344/448 Partitions, Violations =        6885
Routed  346/448 Partitions, Violations =        6912
Routed  348/448 Partitions, Violations =        6914
Routed  350/448 Partitions, Violations =        6914
Routed  352/448 Partitions, Violations =        6875
Routed  354/448 Partitions, Violations =        6892
Routed  356/448 Partitions, Violations =        6908
Routed  358/448 Partitions, Violations =        6922
Routed  360/448 Partitions, Violations =        6923
Routed  362/448 Partitions, Violations =        6929
Routed  364/448 Partitions, Violations =        6890
Routed  366/448 Partitions, Violations =        6915
Routed  368/448 Partitions, Violations =        6908
Routed  370/448 Partitions, Violations =        6889
Routed  372/448 Partitions, Violations =        6911
Routed  374/448 Partitions, Violations =        6937
Routed  376/448 Partitions, Violations =        6948
Routed  378/448 Partitions, Violations =        6959
Routed  380/448 Partitions, Violations =        6947
Routed  382/448 Partitions, Violations =        6947
Routed  384/448 Partitions, Violations =        6967
Routed  386/448 Partitions, Violations =        6973
Routed  388/448 Partitions, Violations =        6988
Routed  390/448 Partitions, Violations =        6976
Routed  392/448 Partitions, Violations =        6994
Routed  394/448 Partitions, Violations =        6967
Routed  396/448 Partitions, Violations =        6988
Routed  398/448 Partitions, Violations =        6989
Routed  400/448 Partitions, Violations =        6982
Routed  402/448 Partitions, Violations =        7006
Routed  404/448 Partitions, Violations =        6979
Routed  406/448 Partitions, Violations =        6982
Routed  408/448 Partitions, Violations =        6982
Routed  410/448 Partitions, Violations =        6985
Routed  412/448 Partitions, Violations =        6995
Routed  414/448 Partitions, Violations =        6995
Routed  416/448 Partitions, Violations =        7018
Routed  418/448 Partitions, Violations =        7020
Routed  420/448 Partitions, Violations =        7023
Routed  422/448 Partitions, Violations =        7024
Routed  424/448 Partitions, Violations =        7023
Routed  426/448 Partitions, Violations =        7020
Routed  428/448 Partitions, Violations =        7027
Routed  430/448 Partitions, Violations =        7035
Routed  432/448 Partitions, Violations =        7035
Routed  434/448 Partitions, Violations =        7041
Routed  436/448 Partitions, Violations =        7045
Routed  438/448 Partitions, Violations =        7045
Routed  440/448 Partitions, Violations =        7045
Routed  442/448 Partitions, Violations =        7050
Routed  444/448 Partitions, Violations =        7054
Routed  446/448 Partitions, Violations =        7055
Routed  448/448 Partitions, Violations =        7062

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7062
        Diff net spacing : 1701
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1857
        Less than minimum area : 194
        Less than minimum width : 121
        Less than NDR width : 103
        Local double pattern cycle : 1
        Off-grid : 95
        Same net spacing : 3
        Same net via-cut spacing : 79
        Short : 2384
        Internal-only types : 523

[Iter 10] Elapsed real time: 0:10:23 
[Iter 10] Elapsed cpu  time: sys=0:00:08 usr=0:32:52 total=0:33:01
[Iter 10] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 10] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 10 with 448 parts

Start DR iteration 11: non-uniform partition
Routed  1/431 Partitions, Violations =  6854
Routed  2/431 Partitions, Violations =  6848
Routed  4/431 Partitions, Violations =  6836
Routed  6/431 Partitions, Violations =  6848
Routed  8/431 Partitions, Violations =  6826
Routed  10/431 Partitions, Violations = 6822
Routed  12/431 Partitions, Violations = 6790
Routed  14/431 Partitions, Violations = 6797
Routed  16/431 Partitions, Violations = 6805
Routed  18/431 Partitions, Violations = 6749
Routed  20/431 Partitions, Violations = 6745
Routed  22/431 Partitions, Violations = 6753
Routed  24/431 Partitions, Violations = 6720
Routed  26/431 Partitions, Violations = 6688
Routed  28/431 Partitions, Violations = 6682
Routed  30/431 Partitions, Violations = 6653
Routed  32/431 Partitions, Violations = 6643
Routed  34/431 Partitions, Violations = 6642
Routed  36/431 Partitions, Violations = 6631
Routed  38/431 Partitions, Violations = 6649
Routed  40/431 Partitions, Violations = 6616
Routed  42/431 Partitions, Violations = 6641
Routed  44/431 Partitions, Violations = 6696
Routed  46/431 Partitions, Violations = 6638
Routed  48/431 Partitions, Violations = 6619
Routed  50/431 Partitions, Violations = 6631
Routed  52/431 Partitions, Violations = 6570
Routed  54/431 Partitions, Violations = 6565
Routed  56/431 Partitions, Violations = 6542
Routed  58/431 Partitions, Violations = 6536
Routed  60/431 Partitions, Violations = 6511
Routed  62/431 Partitions, Violations = 6518
Routed  64/431 Partitions, Violations = 6514
Routed  66/431 Partitions, Violations = 6488
Routed  68/431 Partitions, Violations = 6465
Routed  70/431 Partitions, Violations = 6481
Routed  72/431 Partitions, Violations = 6504
Routed  74/431 Partitions, Violations = 6477
Routed  76/431 Partitions, Violations = 6510
Routed  78/431 Partitions, Violations = 6486
Routed  80/431 Partitions, Violations = 6478
Routed  82/431 Partitions, Violations = 6486
Routed  84/431 Partitions, Violations = 6498
Routed  86/431 Partitions, Violations = 6471
Routed  88/431 Partitions, Violations = 6486
Routed  90/431 Partitions, Violations = 6440
Routed  92/431 Partitions, Violations = 6469
Routed  94/431 Partitions, Violations = 6436
Routed  96/431 Partitions, Violations = 6467
Routed  98/431 Partitions, Violations = 6437
Routed  100/431 Partitions, Violations =        6407
Routed  102/431 Partitions, Violations =        6413
Routed  104/431 Partitions, Violations =        6423
Routed  106/431 Partitions, Violations =        6392
Routed  108/431 Partitions, Violations =        6389
Routed  110/431 Partitions, Violations =        6376
Routed  112/431 Partitions, Violations =        6368
Routed  114/431 Partitions, Violations =        6384
Routed  116/431 Partitions, Violations =        6356
Routed  118/431 Partitions, Violations =        6330
Routed  120/431 Partitions, Violations =        6324
Routed  122/431 Partitions, Violations =        6326
Routed  124/431 Partitions, Violations =        6285
Routed  126/431 Partitions, Violations =        6289
Routed  128/431 Partitions, Violations =        6279
Routed  130/431 Partitions, Violations =        6296
Routed  132/431 Partitions, Violations =        6266
Routed  134/431 Partitions, Violations =        6252
Routed  136/431 Partitions, Violations =        6241
Routed  138/431 Partitions, Violations =        6256
Routed  140/431 Partitions, Violations =        6245
Routed  142/431 Partitions, Violations =        6218
Routed  144/431 Partitions, Violations =        6247
Routed  146/431 Partitions, Violations =        6250
Routed  148/431 Partitions, Violations =        6249
Routed  150/431 Partitions, Violations =        6250
Routed  152/431 Partitions, Violations =        6246
Routed  154/431 Partitions, Violations =        6248
Routed  156/431 Partitions, Violations =        6198
Routed  158/431 Partitions, Violations =        6202
Routed  160/431 Partitions, Violations =        6213
Routed  162/431 Partitions, Violations =        6185
Routed  164/431 Partitions, Violations =        6217
Routed  166/431 Partitions, Violations =        6203
Routed  168/431 Partitions, Violations =        6197
Routed  170/431 Partitions, Violations =        6191
Routed  172/431 Partitions, Violations =        6191
Routed  174/431 Partitions, Violations =        6202
Routed  176/431 Partitions, Violations =        6209
Routed  178/431 Partitions, Violations =        6233
Routed  180/431 Partitions, Violations =        6182
Routed  182/431 Partitions, Violations =        6160
Routed  184/431 Partitions, Violations =        6164
Routed  186/431 Partitions, Violations =        6194
Routed  188/431 Partitions, Violations =        6221
Routed  190/431 Partitions, Violations =        6236
Routed  192/431 Partitions, Violations =        6199
Routed  194/431 Partitions, Violations =        6252
Routed  196/431 Partitions, Violations =        6224
Routed  198/431 Partitions, Violations =        6201
Routed  200/431 Partitions, Violations =        6198
Routed  202/431 Partitions, Violations =        6195
Routed  204/431 Partitions, Violations =        6184
Routed  206/431 Partitions, Violations =        6200
Routed  208/431 Partitions, Violations =        6188
Routed  210/431 Partitions, Violations =        6154
Routed  212/431 Partitions, Violations =        6168
Routed  214/431 Partitions, Violations =        6171
Routed  216/431 Partitions, Violations =        6167
Routed  218/431 Partitions, Violations =        6146
Routed  220/431 Partitions, Violations =        6148
Routed  222/431 Partitions, Violations =        6184
Routed  224/431 Partitions, Violations =        6189
Routed  226/431 Partitions, Violations =        6214
Routed  228/431 Partitions, Violations =        6219
Routed  230/431 Partitions, Violations =        6198
Routed  232/431 Partitions, Violations =        6199
Routed  234/431 Partitions, Violations =        6190
Routed  236/431 Partitions, Violations =        6190
Routed  238/431 Partitions, Violations =        6180
Routed  240/431 Partitions, Violations =        6192
Routed  242/431 Partitions, Violations =        6189
Routed  244/431 Partitions, Violations =        6177
Routed  246/431 Partitions, Violations =        6204
Routed  248/431 Partitions, Violations =        6185
Routed  250/431 Partitions, Violations =        6190
Routed  252/431 Partitions, Violations =        6195
Routed  254/431 Partitions, Violations =        6163
Routed  256/431 Partitions, Violations =        6178
Routed  258/431 Partitions, Violations =        6197
Routed  260/431 Partitions, Violations =        6193
Routed  262/431 Partitions, Violations =        6182
Routed  264/431 Partitions, Violations =        6195
Routed  266/431 Partitions, Violations =        6182
Routed  268/431 Partitions, Violations =        6170
Routed  270/431 Partitions, Violations =        6183
Routed  272/431 Partitions, Violations =        6197
Routed  274/431 Partitions, Violations =        6216
Routed  276/431 Partitions, Violations =        6197
Routed  278/431 Partitions, Violations =        6290
Routed  280/431 Partitions, Violations =        6354
Routed  282/431 Partitions, Violations =        6288
Routed  284/431 Partitions, Violations =        6332
Routed  286/431 Partitions, Violations =        6353
Routed  288/431 Partitions, Violations =        6336
Routed  290/431 Partitions, Violations =        6328
Routed  292/431 Partitions, Violations =        6325
Routed  294/431 Partitions, Violations =        6331
Routed  296/431 Partitions, Violations =        6326
Routed  298/431 Partitions, Violations =        6329
Routed  300/431 Partitions, Violations =        6340
Routed  302/431 Partitions, Violations =        6354
Routed  304/431 Partitions, Violations =        6342
Routed  306/431 Partitions, Violations =        6358
Routed  308/431 Partitions, Violations =        6335
Routed  310/431 Partitions, Violations =        6335
Routed  312/431 Partitions, Violations =        6332
Routed  314/431 Partitions, Violations =        6345
Routed  316/431 Partitions, Violations =        6337
Routed  318/431 Partitions, Violations =        6353
Routed  320/431 Partitions, Violations =        6327
Routed  322/431 Partitions, Violations =        6325
Routed  324/431 Partitions, Violations =        6386
Routed  326/431 Partitions, Violations =        6334
Routed  328/431 Partitions, Violations =        6353
Routed  330/431 Partitions, Violations =        6372
Routed  332/431 Partitions, Violations =        6350
Routed  334/431 Partitions, Violations =        6382
Routed  336/431 Partitions, Violations =        6377
Routed  338/431 Partitions, Violations =        6389
Routed  340/431 Partitions, Violations =        6394
Routed  342/431 Partitions, Violations =        6412
Routed  344/431 Partitions, Violations =        6423
Routed  346/431 Partitions, Violations =        6375
Routed  348/431 Partitions, Violations =        6403
Routed  350/431 Partitions, Violations =        6381
Routed  352/431 Partitions, Violations =        6396
Routed  354/431 Partitions, Violations =        6376
Routed  356/431 Partitions, Violations =        6384
Routed  358/431 Partitions, Violations =        6404
Routed  360/431 Partitions, Violations =        6373
Routed  362/431 Partitions, Violations =        6382
Routed  364/431 Partitions, Violations =        6375
Routed  366/431 Partitions, Violations =        6374
Routed  368/431 Partitions, Violations =        6366
Routed  370/431 Partitions, Violations =        6382
Routed  372/431 Partitions, Violations =        6380
Routed  374/431 Partitions, Violations =        6392
Routed  376/431 Partitions, Violations =        6361
Routed  378/431 Partitions, Violations =        6370
Routed  380/431 Partitions, Violations =        6387
Routed  382/431 Partitions, Violations =        6371
Routed  384/431 Partitions, Violations =        6428
Routed  386/431 Partitions, Violations =        6412
Routed  388/431 Partitions, Violations =        6439
Routed  390/431 Partitions, Violations =        6442
Routed  392/431 Partitions, Violations =        6441
Routed  394/431 Partitions, Violations =        6440
Routed  396/431 Partitions, Violations =        6447
Routed  398/431 Partitions, Violations =        6448
Routed  400/431 Partitions, Violations =        6431
Routed  402/431 Partitions, Violations =        6431
Routed  404/431 Partitions, Violations =        6424
Routed  406/431 Partitions, Violations =        6417
Routed  408/431 Partitions, Violations =        6416
Routed  410/431 Partitions, Violations =        6441
Routed  412/431 Partitions, Violations =        6439
Routed  414/431 Partitions, Violations =        6431
Routed  416/431 Partitions, Violations =        6430
Routed  418/431 Partitions, Violations =        6420
Routed  420/431 Partitions, Violations =        6415
Routed  422/431 Partitions, Violations =        6419
Routed  424/431 Partitions, Violations =        6421
Routed  426/431 Partitions, Violations =        6419
Routed  428/431 Partitions, Violations =        6426
Routed  430/431 Partitions, Violations =        6424

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6424
        Diff net spacing : 1485
        Double pattern hard mask space : 1709
        Less than minimum area : 89
        Less than minimum width : 116
        Less than NDR width : 178
        Local double pattern cycle : 2
        Off-grid : 48
        Same net via-cut spacing : 34
        Short : 2369
        Internal-only types : 394

[Iter 11] Elapsed real time: 0:11:25 
[Iter 11] Elapsed cpu  time: sys=0:00:09 usr=0:35:58 total=0:36:08
[Iter 11] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 11] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 11 with 431 parts

Start DR iteration 12: non-uniform partition
Routed  1/428 Partitions, Violations =  6151
Routed  2/428 Partitions, Violations =  6169
Routed  4/428 Partitions, Violations =  6246
Routed  6/428 Partitions, Violations =  6233
Routed  8/428 Partitions, Violations =  6256
Routed  10/428 Partitions, Violations = 6295
Routed  12/428 Partitions, Violations = 6241
Routed  14/428 Partitions, Violations = 6245
Routed  16/428 Partitions, Violations = 6241
Routed  18/428 Partitions, Violations = 6266
Routed  20/428 Partitions, Violations = 6261
Routed  22/428 Partitions, Violations = 6275
Routed  24/428 Partitions, Violations = 6296
Routed  26/428 Partitions, Violations = 6271
Routed  28/428 Partitions, Violations = 6258
Routed  30/428 Partitions, Violations = 6260
Routed  32/428 Partitions, Violations = 6315
Routed  34/428 Partitions, Violations = 6309
Routed  36/428 Partitions, Violations = 6352
Routed  38/428 Partitions, Violations = 6395
Routed  40/428 Partitions, Violations = 6348
Routed  42/428 Partitions, Violations = 6365
Routed  44/428 Partitions, Violations = 6359
Routed  46/428 Partitions, Violations = 6355
Routed  48/428 Partitions, Violations = 6380
Routed  50/428 Partitions, Violations = 6388
Routed  52/428 Partitions, Violations = 6384
Routed  54/428 Partitions, Violations = 6379
Routed  56/428 Partitions, Violations = 6375
Routed  58/428 Partitions, Violations = 6400
Routed  60/428 Partitions, Violations = 6396
Routed  62/428 Partitions, Violations = 6392
Routed  64/428 Partitions, Violations = 6381
Routed  66/428 Partitions, Violations = 6388
Routed  68/428 Partitions, Violations = 6393
Routed  70/428 Partitions, Violations = 6389
Routed  72/428 Partitions, Violations = 6411
Routed  74/428 Partitions, Violations = 6431
Routed  76/428 Partitions, Violations = 6414
Routed  78/428 Partitions, Violations = 6421
Routed  80/428 Partitions, Violations = 6450
Routed  82/428 Partitions, Violations = 6445
Routed  84/428 Partitions, Violations = 6472
Routed  86/428 Partitions, Violations = 6498
Routed  88/428 Partitions, Violations = 6504
Routed  90/428 Partitions, Violations = 6530
Routed  92/428 Partitions, Violations = 6516
Routed  94/428 Partitions, Violations = 6508
Routed  96/428 Partitions, Violations = 6544
Routed  98/428 Partitions, Violations = 6550
Routed  100/428 Partitions, Violations =        6560
Routed  102/428 Partitions, Violations =        6553
Routed  104/428 Partitions, Violations =        6608
Routed  106/428 Partitions, Violations =        6601
Routed  108/428 Partitions, Violations =        6609
Routed  110/428 Partitions, Violations =        6602
Routed  112/428 Partitions, Violations =        6623
Routed  114/428 Partitions, Violations =        6627
Routed  116/428 Partitions, Violations =        6620
Routed  118/428 Partitions, Violations =        6619
Routed  120/428 Partitions, Violations =        6641
Routed  122/428 Partitions, Violations =        6664
Routed  124/428 Partitions, Violations =        6662
Routed  126/428 Partitions, Violations =        6650
Routed  128/428 Partitions, Violations =        6627
Routed  130/428 Partitions, Violations =        6653
Routed  132/428 Partitions, Violations =        6665
Routed  134/428 Partitions, Violations =        6714
Routed  136/428 Partitions, Violations =        6679
Routed  138/428 Partitions, Violations =        6704
Routed  140/428 Partitions, Violations =        6667
Routed  142/428 Partitions, Violations =        6672
Routed  144/428 Partitions, Violations =        6665
Routed  146/428 Partitions, Violations =        6662
Routed  148/428 Partitions, Violations =        6705
Routed  150/428 Partitions, Violations =        6709
Routed  152/428 Partitions, Violations =        6740
Routed  154/428 Partitions, Violations =        6751
Routed  156/428 Partitions, Violations =        6783
Routed  158/428 Partitions, Violations =        6782
Routed  160/428 Partitions, Violations =        6716
Routed  162/428 Partitions, Violations =        6733
Routed  164/428 Partitions, Violations =        6786
Routed  166/428 Partitions, Violations =        6802
Routed  168/428 Partitions, Violations =        6797
Routed  170/428 Partitions, Violations =        6817
Routed  172/428 Partitions, Violations =        6843
Routed  174/428 Partitions, Violations =        6848
Routed  176/428 Partitions, Violations =        6838
Routed  178/428 Partitions, Violations =        6839
Routed  180/428 Partitions, Violations =        6842
Routed  182/428 Partitions, Violations =        6851
Routed  184/428 Partitions, Violations =        6872
Routed  186/428 Partitions, Violations =        6868
Routed  188/428 Partitions, Violations =        6882
Routed  190/428 Partitions, Violations =        6881
Routed  192/428 Partitions, Violations =        6899
Routed  194/428 Partitions, Violations =        6873
Routed  196/428 Partitions, Violations =        6910
Routed  198/428 Partitions, Violations =        6938
Routed  200/428 Partitions, Violations =        6934
Routed  202/428 Partitions, Violations =        6863
Routed  204/428 Partitions, Violations =        6866
Routed  206/428 Partitions, Violations =        6901
Routed  208/428 Partitions, Violations =        6890
Routed  210/428 Partitions, Violations =        6909
Routed  212/428 Partitions, Violations =        6928
Routed  214/428 Partitions, Violations =        6919
Routed  216/428 Partitions, Violations =        6935
Routed  218/428 Partitions, Violations =        6925
Routed  220/428 Partitions, Violations =        6969
Routed  222/428 Partitions, Violations =        6937
Routed  224/428 Partitions, Violations =        6972
Routed  226/428 Partitions, Violations =        6917
Routed  228/428 Partitions, Violations =        6911
Routed  230/428 Partitions, Violations =        6929
Routed  232/428 Partitions, Violations =        6953
Routed  234/428 Partitions, Violations =        6964
Routed  236/428 Partitions, Violations =        6941
Routed  238/428 Partitions, Violations =        6946
Routed  240/428 Partitions, Violations =        6941
Routed  242/428 Partitions, Violations =        6931
Routed  244/428 Partitions, Violations =        6968
Routed  246/428 Partitions, Violations =        6970
Routed  248/428 Partitions, Violations =        6975
Routed  250/428 Partitions, Violations =        6940
Routed  252/428 Partitions, Violations =        6971
Routed  254/428 Partitions, Violations =        6976
Routed  256/428 Partitions, Violations =        7005
Routed  258/428 Partitions, Violations =        7003
Routed  260/428 Partitions, Violations =        7033
Routed  262/428 Partitions, Violations =        7033
Routed  264/428 Partitions, Violations =        7047
Routed  266/428 Partitions, Violations =        7052
Routed  268/428 Partitions, Violations =        7041
Routed  270/428 Partitions, Violations =        7048
Routed  272/428 Partitions, Violations =        6996
Routed  274/428 Partitions, Violations =        7001
Routed  276/428 Partitions, Violations =        6987
Routed  278/428 Partitions, Violations =        7008
Routed  280/428 Partitions, Violations =        7024
Routed  282/428 Partitions, Violations =        7027
Routed  284/428 Partitions, Violations =        7050
Routed  286/428 Partitions, Violations =        7002
Routed  288/428 Partitions, Violations =        7017
Routed  290/428 Partitions, Violations =        7018
Routed  292/428 Partitions, Violations =        7029
Routed  294/428 Partitions, Violations =        7055
Routed  296/428 Partitions, Violations =        7034
Routed  298/428 Partitions, Violations =        7050
Routed  300/428 Partitions, Violations =        7038
Routed  302/428 Partitions, Violations =        7020
Routed  304/428 Partitions, Violations =        7017
Routed  306/428 Partitions, Violations =        7044
Routed  308/428 Partitions, Violations =        7069
Routed  310/428 Partitions, Violations =        7072
Routed  312/428 Partitions, Violations =        7089
Routed  314/428 Partitions, Violations =        7071
Routed  316/428 Partitions, Violations =        7106
Routed  318/428 Partitions, Violations =        7108
Routed  320/428 Partitions, Violations =        7094
Routed  322/428 Partitions, Violations =        7104
Routed  324/428 Partitions, Violations =        7102
Routed  326/428 Partitions, Violations =        7031
Routed  328/428 Partitions, Violations =        7068
Routed  330/428 Partitions, Violations =        7053
Routed  332/428 Partitions, Violations =        7002
Routed  334/428 Partitions, Violations =        7010
Routed  336/428 Partitions, Violations =        6980
Routed  338/428 Partitions, Violations =        6983
Routed  340/428 Partitions, Violations =        6984
Routed  342/428 Partitions, Violations =        6979
Routed  344/428 Partitions, Violations =        6988
Routed  346/428 Partitions, Violations =        7001
Routed  348/428 Partitions, Violations =        7008
Routed  350/428 Partitions, Violations =        6979
Routed  352/428 Partitions, Violations =        6958
Routed  354/428 Partitions, Violations =        6959
Routed  356/428 Partitions, Violations =        6960
Routed  358/428 Partitions, Violations =        6939
Routed  360/428 Partitions, Violations =        6944
Routed  362/428 Partitions, Violations =        6945
Routed  364/428 Partitions, Violations =        6961
Routed  366/428 Partitions, Violations =        6942
Routed  368/428 Partitions, Violations =        6983
Routed  370/428 Partitions, Violations =        6988
Routed  372/428 Partitions, Violations =        6976
Routed  374/428 Partitions, Violations =        6983
Routed  376/428 Partitions, Violations =        6970
Routed  378/428 Partitions, Violations =        6977
Routed  380/428 Partitions, Violations =        6940
Routed  382/428 Partitions, Violations =        6954
Routed  384/428 Partitions, Violations =        6959
Routed  386/428 Partitions, Violations =        6950
Routed  388/428 Partitions, Violations =        6941
Routed  390/428 Partitions, Violations =        6943
Routed  392/428 Partitions, Violations =        6958
Routed  394/428 Partitions, Violations =        6947
Routed  396/428 Partitions, Violations =        6950
Routed  398/428 Partitions, Violations =        6954
Routed  400/428 Partitions, Violations =        6914
Routed  402/428 Partitions, Violations =        6912
Routed  404/428 Partitions, Violations =        6919
Routed  406/428 Partitions, Violations =        6919
Routed  408/428 Partitions, Violations =        6921
Routed  410/428 Partitions, Violations =        6915
Routed  412/428 Partitions, Violations =        6924
Routed  414/428 Partitions, Violations =        6946
Routed  416/428 Partitions, Violations =        6950
Routed  418/428 Partitions, Violations =        6951
Routed  420/428 Partitions, Violations =        6961
Routed  422/428 Partitions, Violations =        6940
Routed  424/428 Partitions, Violations =        6966
Routed  426/428 Partitions, Violations =        6966
Routed  428/428 Partitions, Violations =        6982

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6982
        Diff net spacing : 1809
        Double pattern hard mask space : 1813
        Less than minimum area : 221
        Less than minimum width : 134
        Less than NDR width : 130
        Local double pattern cycle : 1
        Off-grid : 82
        Same net spacing : 2
        Same net via-cut spacing : 87
        Short : 2283
        Internal-only types : 420

[Iter 12] Elapsed real time: 0:12:39 
[Iter 12] Elapsed cpu  time: sys=0:00:09 usr=0:39:42 total=0:39:52
[Iter 12] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 12] Total (MB): Used  138  Alloctr  141  Proc 2529 

End DR iteration 12 with 428 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 334 drcs of internal-only type. (ZRT-323)
Information: Discarded 86 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:12:39 
[DR] Elapsed cpu  time: sys=0:00:09 usr=0:39:42 total=0:39:52
[DR] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR] Total (MB): Used  121  Alloctr  124  Proc 2529 
[DR: Done] Elapsed real time: 0:12:39 
[DR: Done] Elapsed cpu  time: sys=0:00:09 usr=0:39:42 total=0:39:52
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  124  Proc 2529 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 997 aligned/redundant DRCs. (ZRT-305)

DR finished with 5565 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5565
        Diff net spacing : 955
        Double pattern hard mask space : 1793
        Less than minimum area : 221
        Less than minimum width : 134
        Less than NDR width : 61
        Local double pattern cycle : 1
        Off-grid : 82
        Same net spacing : 2
        Same net via-cut spacing : 87
        Short : 2229



Total Wire Length =                    8686 micron
Total Number of Contacts =             6835
Total Number of Wires =                11397
Total Number of PtConns =              2186
Total Number of Routed Wires =       11397
Total Routed Wire Length =           8199 micron
Total Number of Routed Contacts =       6835
        Layer                   M1 :        280 micron
        Layer                   M2 :       1554 micron
        Layer                   M3 :        757 micron
        Layer                   M4 :        933 micron
        Layer                   M5 :       5162 micron
        Layer                   M6 :          0 micron
        Layer                   M7 :          0 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA56SQ_C(rot) :          1
        Via           VIA45SQ(rot) :       2050
        Via              VIA34BAR2 :          1
        Via       VIA3_34SQ_C(rot) :       1817
        Via         VIA23SQ_C(rot) :          1
        Via            VIA23BAR2_C :          2
        Via                VIA23SQ :          1
        Via           VIA23SQ(rot) :          1
        Via   VIA2_33_3BAR1_C(rot) :          1
        Via     VIA2_33_3LG_C(rot) :          1
        Via       VIA2_33_3SQ(rot) :          1
        Via     VIA2_33_3BAR2(rot) :       2021
        Via     VIA1_32_3BAR2(rot) :        937

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6835 vias)
 
    Layer VIA1       =  0.00% (0      / 937     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (937     vias)
    Layer VIA2       =  0.00% (0      / 2029    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2029    vias)
    Layer VIA3       =  0.00% (0      / 1818    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1818    vias)
    Layer VIA4       =  0.00% (0      / 2050    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2050    vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6835 vias)
 
    Layer VIA1       =  0.00% (0      / 937     vias)
    Layer VIA2       =  0.00% (0      / 2029    vias)
    Layer VIA3       =  0.00% (0      / 1818    vias)
    Layer VIA4       =  0.00% (0      / 2050    vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6835 vias)
 
    Layer VIA1       =  0.00% (0      / 937     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (937     vias)
    Layer VIA2       =  0.00% (0      / 2029    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2029    vias)
    Layer VIA3       =  0.00% (0      / 1818    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1818    vias)
    Layer VIA4       =  0.00% (0      / 2050    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2050    vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 28091
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5565
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: Design riscv_core_4_placed has 28038 nets, 0 global routed, 2 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLK_I        Yes    75.6110 75.6110 75.7782 75.7782   fast
CLK_I        Yes    200.1949 200.1949 201.6607 201.6607 slow


Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28038 nets, 0 global routed, 2 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.141984 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 28035, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:  6015 s (  1.67 hr )  ELAPSE: 22890 s (  6.36 hr )  MEM-PEAK:  1188 MB
Information: Removed 0 routing shapes from 37407 signal nets

npo-clock-opt timing update complete          CPU:  6015 s (  1.67 hr )  ELAPSE: 22890 s (  6.36 hr )  MEM-PEAK:  1188 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
INFO: Switching Activity propagation took     0.00153 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7  76.3719  2310.0552   1876  85.0104 161212.4844   2133
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7 342.3978 107762.0547   2145 341.2779 618187.1875   1885
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *  76.3719  2310.0552   1876  85.0104 161212.2656   2133        0     0.0000        0 57142236.0
    2   * 342.3978 107762.1719   2145 341.2779 618186.7500   1885        0     0.0000        0 153113.609
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   * 342.3978 107762.1719   2145 341.2779 619679.5000   2133        0     0.0000        0 57142236.0     18278.37      27830        177       5332
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary  342.3978 107762.1719   2145 341.2779 619679.5000   2133        0        0 57142236.0     18278.37      27830
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:  6035 s (  1.68 hr )  ELAPSE: 22903 s (  6.36 hr )  MEM-PEAK:  1188 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 6 Iter  1     107762.17      0.00         1       0.018  57142236.00           6.363
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  2     107762.17      0.00         1       0.018  57142236.00           6.364
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  3     107762.17      0.00         1       0.018  57142236.00           6.364

npo-clock-opt optimization Phase 7 Iter  1     107762.17      0.00         1       0.018  57142236.00           6.364
Running post-clock timing-driven placement.
Information: Current block utilization is '0.39310', effective utilization is '0.40877'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.39310', effective utilization is '0.40877'. (OPT-055)
chip utilization before DTDP: 0.41
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2561 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Read DB] Stage (MB): Used  118  Alloctr  119  Proc   32 
[End of Read DB] Total (MB): Used  123  Alloctr  125  Proc 2593 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  124  Alloctr  126  Proc 2593 
Net statistics:
Total number of nets     = 28091
Number of nets to route  = 28035
Number of single or zero port nets = 53
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
2 nets have non-default rule ROUTE_RULES_1
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  134  Alloctr  137  Proc 2593 
Average gCell capacity  3.71     on layer (1)    M1
Average gCell capacity  3.13     on layer (2)    M2
Average gCell capacity  4.67     on layer (3)    M3
Average gCell capacity  11.31    on layer (4)    M4
Average gCell capacity  7.72     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  141  Proc 2593 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  139  Alloctr  141  Proc 2593 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  139  Alloctr  141  Proc 2593 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  156  Alloctr  159  Proc 2593 
Initial. Routing result:
Initial. Both Dirs: Overflow = 31294 Max = 10 GRCs = 23490 (46.46%)
Initial. H routing: Overflow = 17290 Max = 10 (GRCs =  5) GRCs = 12947 (51.21%)
Initial. V routing: Overflow = 14003 Max =  9 (GRCs =  2) GRCs = 10543 (41.70%)
Initial. M1         Overflow =  1515 Max =  6 (GRCs =  1) GRCs =  1263 (5.00%)
Initial. M2         Overflow = 12707 Max =  9 (GRCs =  2) GRCs =  8958 (35.43%)
Initial. M3         Overflow = 15172 Max = 10 (GRCs =  5) GRCs = 11042 (43.68%)
Initial. M4         Overflow =  1061 Max =  6 (GRCs =  1) GRCs =  1394 (5.51%)
Initial. M5         Overflow =   536 Max =  4 (GRCs =  2) GRCs =   580 (2.29%)
Initial. M6         Overflow =   166 Max =  3 (GRCs =  4) GRCs =   143 (0.57%)
Initial. M7         Overflow =    60 Max =  3 (GRCs =  1) GRCs =    55 (0.22%)
Initial. M8         Overflow =    68 Max =  6 (GRCs =  1) GRCs =    48 (0.19%)
Initial. M9         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.03%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 429317.88
Initial. Layer M1 wire length = 29495.04
Initial. Layer M2 wire length = 27508.29
Initial. Layer M3 wire length = 31298.84
Initial. Layer M4 wire length = 118385.82
Initial. Layer M5 wire length = 79951.75
Initial. Layer M6 wire length = 60991.91
Initial. Layer M7 wire length = 51551.44
Initial. Layer M8 wire length = 21920.12
Initial. Layer M9 wire length = 8214.67
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 269197
Initial. Via VIA12SQ_C count = 79361
Initial. Via VIA23SQ_C count = 79243
Initial. Via VIA34SQ_C count = 59620
Initial. Via VIA45SQ count = 33045
Initial. Via VIA56SQ count = 9989
Initial. Via VIA67SQ_C count = 5963
Initial. Via VIA78SQ_C count = 1491
Initial. Via VIA89_C count = 485
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
60% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
70% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
80% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:14 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  162  Proc 2593 
phase1. Routing result:
phase1. Both Dirs: Overflow = 24483 Max = 11 GRCs = 19266 (38.10%)
phase1. H routing: Overflow = 10955 Max = 10 (GRCs =  1) GRCs =  9215 (36.45%)
phase1. V routing: Overflow = 13527 Max = 11 (GRCs =  2) GRCs = 10051 (39.76%)
phase1. M1         Overflow =   836 Max =  4 (GRCs =  3) GRCs =   737 (2.92%)
phase1. M2         Overflow = 13234 Max = 11 (GRCs =  2) GRCs =  9447 (37.37%)
phase1. M3         Overflow = 10070 Max = 10 (GRCs =  1) GRCs =  8391 (33.19%)
phase1. M4         Overflow =   266 Max =  3 (GRCs = 12) GRCs =   581 (2.30%)
phase1. M5         Overflow =    35 Max =  3 (GRCs =  1) GRCs =    77 (0.30%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =    25 Max =  2 (GRCs =  5) GRCs =    21 (0.08%)
phase1. M9         Overflow =    13 Max =  2 (GRCs =  3) GRCs =    10 (0.04%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 445154.10
phase1. Layer M1 wire length = 30341.30
phase1. Layer M2 wire length = 32570.05
phase1. Layer M3 wire length = 26703.79
phase1. Layer M4 wire length = 111932.99
phase1. Layer M5 wire length = 79005.69
phase1. Layer M6 wire length = 64457.15
phase1. Layer M7 wire length = 56170.69
phase1. Layer M8 wire length = 29510.77
phase1. Layer M9 wire length = 14461.67
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 268222
phase1. Via VIA12SQ_C count = 78758
phase1. Via VIA23SQ_C count = 73980
phase1. Via VIA34SQ_C count = 54169
phase1. Via VIA45SQ count = 36473
phase1. Via VIA56SQ count = 12780
phase1. Via VIA67SQ_C count = 8273
phase1. Via VIA78SQ_C count = 2810
phase1. Via VIA89_C count = 979
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:09 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  159  Alloctr  162  Proc 2593 
phase2. Routing result:
phase2. Both Dirs: Overflow = 18898 Max = 9 GRCs = 17254 (34.12%)
phase2. H routing: Overflow =  7684 Max = 8 (GRCs =  2) GRCs =  7648 (30.25%)
phase2. V routing: Overflow = 11213 Max = 9 (GRCs =  1) GRCs =  9606 (38.00%)
phase2. M1         Overflow =   490 Max = 4 (GRCs =  1) GRCs =   458 (1.81%)
phase2. M2         Overflow = 10989 Max = 9 (GRCs =  1) GRCs =  9121 (36.08%)
phase2. M3         Overflow =  7157 Max = 8 (GRCs =  2) GRCs =  7117 (28.15%)
phase2. M4         Overflow =   209 Max = 4 (GRCs =  2) GRCs =   471 (1.86%)
phase2. M5         Overflow =    31 Max = 3 (GRCs =  1) GRCs =    68 (0.27%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =    13 Max = 2 (GRCs =  3) GRCs =    11 (0.04%)
phase2. M9         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.02%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 448626.53
phase2. Layer M1 wire length = 30489.25
phase2. Layer M2 wire length = 32596.69
phase2. Layer M3 wire length = 26512.11
phase2. Layer M4 wire length = 112632.59
phase2. Layer M5 wire length = 79493.89
phase2. Layer M6 wire length = 64394.81
phase2. Layer M7 wire length = 56857.01
phase2. Layer M8 wire length = 30546.61
phase2. Layer M9 wire length = 15103.56
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 270278
phase2. Via VIA12SQ_C count = 78393
phase2. Via VIA23SQ_C count = 74080
phase2. Via VIA34SQ_C count = 54482
phase2. Via VIA45SQ count = 37366
phase2. Via VIA56SQ count = 13259
phase2. Via VIA67SQ_C count = 8684
phase2. Via VIA78SQ_C count = 2982
phase2. Via VIA89_C count = 1032
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:36 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  162  Proc 2593 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 37.77 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization = 37.31 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  156  Alloctr  160  Proc 2593 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:39 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:51
[GR: Done] Stage (MB): Used  151  Alloctr  154  Proc   32 
[GR: Done] Total (MB): Used  156  Alloctr  160  Proc 2593 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -140  Alloctr -142  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 2593 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:39 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:51
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   32 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2593 
Information: 35.98% of design has horizontal routing density above target_routing_density of 0.80.
Information: 25.27% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 98.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.42 to 0.82. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.18697e+09
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
eLpp: of 28036 nets, 7819 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 28036 nets with range (0.9000 - 17.9405)
Start transferring placement data.
Information: using 28036 net weights with range (0.9 - 17.9405)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.12422e+09
Completed Timing-driven placement, Elapsed time =   0: 0:56 
Moved 25612 out of 30522 cells, ratio = 0.839132
Total displacement = 91057.078125(um)
Max displacement = 53.461601(um), id_stage_i/registers_i/placeHFSINV_2402_187 (106.414001, 116.250000, 0) => (159.555603, 116.570000, 6)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28038 nets, 0 global routed, 2 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.142463 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127635 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28036, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 28035, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 858 total shapes.
Layer M2: cached 0 shapes out of 3697 total shapes.
Cached 0 vias out of 12995 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30516        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30516
number of references:               103
number of site rows:                359
number of locations attempted:   658294
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27808 (411389 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.180 um ( 0.30 row height)
rms weighted cell displacement:   0.180 um ( 0.30 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.137 um ( 0.23 row height)
avg weighted cell displacement:   0.137 um ( 0.23 row height)
number of cells moved:            25503
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_1751 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.878,226.05)
  Displacement:   1.628 um ( 2.71 row height)
Cell: placeoptlc_1750 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_1754 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,12.45)
  Displacement:   1.372 um ( 2.29 row height)
Cell: placeoptlc_1749 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,224.85)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_2162 (SAEDRVT14_TIE0_4)
  Input location: (94.426,97.05)
  Legal location: (94.426,95.85)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_1753 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,12.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_1745 (SAEDRVT14_TIE0_4)
  Input location: (11.25,225.45)
  Legal location: (11.25,224.25)
  Displacement:   1.200 um ( 2.00 row height)
Cell: ex_stage_i/mult_i/mult_230/U1299 (SAEDRVT14_EN3_3)
  Input location: (18.022,130.389)
  Legal location: (19.168,130.05)
  Displacement:   1.195 um ( 1.99 row height)
Cell: placeoptlc_1793 (SAEDRVT14_TIE0_4)
  Input location: (155.402,24.45)
  Legal location: (156.364,25.05)
  Displacement:   1.134 um ( 1.89 row height)
Cell: ex_stage_i/alu_i/srl_283/U291 (SAEDRVT14_AO221_4)
  Input location: (212.935,225.868)
  Legal location: (211.938,226.05)
  Displacement:   1.014 um ( 1.69 row height)

Completed Legalization, Elapsed time =   0: 0: 5 
Moved 25488 out of 30501 cells, ratio = 0.835645
Total displacement = 10183.699219(um)
Max displacement = 2.014000(um), placeoptlc_1752 (11.250000, 226.649994, 4) => (12.064000, 225.449997, 0)
Displacement histogram:
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28017 nets, 0 global routed, 2 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.490023 ohm/um, via_r = 0.489428 ohm/cut, c = 0.142463 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127635 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28015, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 28014, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1     110271.16      0.00         6       0.018  57081492.00           6.383
Running final optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 10 Iter  1    110271.16      0.00         6       0.018  57081492.00           6.384
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  2    110271.16      0.00         6       0.018  57081492.00           6.384
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
npo-clock-opt optimization Phase 10 Iter  3    110265.21      0.00         1       0.018  57130636.00           6.386
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  4    110265.21      0.00         1       0.018  57130636.00           6.386

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
npo-clock-opt optimization Phase 11 Iter  1    110265.21      0.00         1       0.018  57130636.00           6.387
npo-clock-opt optimization Phase 11 Iter  2    110265.21      0.00         1       0.018  57132768.00           6.388
npo-clock-opt optimization Phase 11 Iter  3    110265.21      0.00         1       0.018  57132768.00           6.389
npo-clock-opt optimization Phase 11 Iter  4    110265.21      0.00         1       0.018  57132768.00           6.389
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
npo-clock-opt optimization Phase 11 Iter  5    110265.06      0.00         1       0.018  57135192.00           6.390
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
npo-clock-opt optimization Phase 11 Iter  6    110186.68      0.00         1       0.018  57177624.00           6.390
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
npo-clock-opt optimization Phase 11 Iter  7    110186.68      0.00         1       0.018  57178436.00           6.426
npo-clock-opt optimization Phase 11 Iter  8    106928.55      0.00         1       0.019  58931932.00           6.474
npo-clock-opt optimization Phase 11 Iter  9    106928.55      0.00         1       0.019  58932240.00           6.475
npo-clock-opt optimization Phase 11 Iter 10    106928.55      0.00         1       0.019  58932240.00           6.476
npo-clock-opt optimization Phase 11 Iter 11    106928.55      0.00         1       0.019  58932240.00           6.478
npo-clock-opt optimization Phase 11 Iter 12    106928.55      0.00         1       0.019  58932240.00           6.479
npo-clock-opt optimization Phase 11 Iter 13    106928.55      0.00         1       0.019  58932240.00           6.481
npo-clock-opt optimization Phase 11 Iter 14    106928.55      0.00         1       0.019  58932240.00           6.483
npo-clock-opt optimization Phase 11 Iter 15    106928.55      0.00         1       0.019  58932240.00           6.486
npo-clock-opt optimization Phase 11 Iter 16    106928.55      0.00         1       0.019  58932240.00           6.488
npo-clock-opt optimization Phase 11 Iter 17    106928.55      0.00         1       0.019  58932240.00           6.490
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
npo-clock-opt optimization Phase 11 Iter 18    106927.98      0.00         1       0.019  58944300.00           6.490
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
npo-clock-opt optimization Phase 11 Iter 19    106554.05      0.00         1       0.019  58988360.00           6.491
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
npo-clock-opt optimization Phase 11 Iter 20    106530.72      0.00         1       0.019  59364156.00           6.534
