
LED Driver STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005528  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080055e8  080055e8  000155e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005708  08005708  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005708  08005708  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005708  08005708  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005708  08005708  00015708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800570c  0800570c  0001570c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  2000000c  0800571c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  0800571c  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec08  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ff1  00000000  00000000  0002ec3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bf8  00000000  00000000  00030c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b00  00000000  00000000  00031828  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000036dc  00000000  00000000  00032328  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ad89  00000000  00000000  00035a04  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00050580  00000000  00000000  0004078d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00090d0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e3c  00000000  00000000  00090d88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080055d0 	.word	0x080055d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080055d0 	.word	0x080055d0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c08      	adds	r0, r1, #0
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fb8b 	bl	8000944 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fb0d 	bl	8000858 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fb7d 	bl	8000944 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb73 	bl	8000944 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fb1b 	bl	80008a8 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fb11 	bl	80008a8 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_f2uiz>:
 8000294:	219e      	movs	r1, #158	; 0x9e
 8000296:	b510      	push	{r4, lr}
 8000298:	05c9      	lsls	r1, r1, #23
 800029a:	1c04      	adds	r4, r0, #0
 800029c:	f7ff fff0 	bl	8000280 <__aeabi_fcmpge>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d103      	bne.n	80002ac <__aeabi_f2uiz+0x18>
 80002a4:	1c20      	adds	r0, r4, #0
 80002a6:	f000 fe93 	bl	8000fd0 <__aeabi_f2iz>
 80002aa:	bd10      	pop	{r4, pc}
 80002ac:	219e      	movs	r1, #158	; 0x9e
 80002ae:	1c20      	adds	r0, r4, #0
 80002b0:	05c9      	lsls	r1, r1, #23
 80002b2:	f000 fcc9 	bl	8000c48 <__aeabi_fsub>
 80002b6:	f000 fe8b 	bl	8000fd0 <__aeabi_f2iz>
 80002ba:	2380      	movs	r3, #128	; 0x80
 80002bc:	061b      	lsls	r3, r3, #24
 80002be:	469c      	mov	ip, r3
 80002c0:	4460      	add	r0, ip
 80002c2:	e7f2      	b.n	80002aa <__aeabi_f2uiz+0x16>

080002c4 <__aeabi_d2uiz>:
 80002c4:	b570      	push	{r4, r5, r6, lr}
 80002c6:	2200      	movs	r2, #0
 80002c8:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <__aeabi_d2uiz+0x38>)
 80002ca:	0004      	movs	r4, r0
 80002cc:	000d      	movs	r5, r1
 80002ce:	f001 facb 	bl	8001868 <__aeabi_dcmpge>
 80002d2:	2800      	cmp	r0, #0
 80002d4:	d104      	bne.n	80002e0 <__aeabi_d2uiz+0x1c>
 80002d6:	0020      	movs	r0, r4
 80002d8:	0029      	movs	r1, r5
 80002da:	f001 fa21 	bl	8001720 <__aeabi_d2iz>
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	4b06      	ldr	r3, [pc, #24]	; (80002fc <__aeabi_d2uiz+0x38>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	0020      	movs	r0, r4
 80002e6:	0029      	movs	r1, r5
 80002e8:	f000 fed2 	bl	8001090 <__aeabi_dsub>
 80002ec:	f001 fa18 	bl	8001720 <__aeabi_d2iz>
 80002f0:	2380      	movs	r3, #128	; 0x80
 80002f2:	061b      	lsls	r3, r3, #24
 80002f4:	469c      	mov	ip, r3
 80002f6:	4460      	add	r0, ip
 80002f8:	e7f1      	b.n	80002de <__aeabi_d2uiz+0x1a>
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	41e00000 	.word	0x41e00000

08000300 <__aeabi_fadd>:
 8000300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000302:	4647      	mov	r7, r8
 8000304:	46ce      	mov	lr, r9
 8000306:	0243      	lsls	r3, r0, #9
 8000308:	0a5b      	lsrs	r3, r3, #9
 800030a:	0044      	lsls	r4, r0, #1
 800030c:	0fc2      	lsrs	r2, r0, #31
 800030e:	469c      	mov	ip, r3
 8000310:	0048      	lsls	r0, r1, #1
 8000312:	00dd      	lsls	r5, r3, #3
 8000314:	024b      	lsls	r3, r1, #9
 8000316:	0e24      	lsrs	r4, r4, #24
 8000318:	0a5b      	lsrs	r3, r3, #9
 800031a:	0e00      	lsrs	r0, r0, #24
 800031c:	b580      	push	{r7, lr}
 800031e:	4698      	mov	r8, r3
 8000320:	0026      	movs	r6, r4
 8000322:	4691      	mov	r9, r2
 8000324:	0fc9      	lsrs	r1, r1, #31
 8000326:	00db      	lsls	r3, r3, #3
 8000328:	1a27      	subs	r7, r4, r0
 800032a:	428a      	cmp	r2, r1
 800032c:	d029      	beq.n	8000382 <__aeabi_fadd+0x82>
 800032e:	2f00      	cmp	r7, #0
 8000330:	dd15      	ble.n	800035e <__aeabi_fadd+0x5e>
 8000332:	2800      	cmp	r0, #0
 8000334:	d14a      	bne.n	80003cc <__aeabi_fadd+0xcc>
 8000336:	2b00      	cmp	r3, #0
 8000338:	d000      	beq.n	800033c <__aeabi_fadd+0x3c>
 800033a:	e095      	b.n	8000468 <__aeabi_fadd+0x168>
 800033c:	08ed      	lsrs	r5, r5, #3
 800033e:	2cff      	cmp	r4, #255	; 0xff
 8000340:	d100      	bne.n	8000344 <__aeabi_fadd+0x44>
 8000342:	e088      	b.n	8000456 <__aeabi_fadd+0x156>
 8000344:	026b      	lsls	r3, r5, #9
 8000346:	0a5b      	lsrs	r3, r3, #9
 8000348:	b2e6      	uxtb	r6, r4
 800034a:	025b      	lsls	r3, r3, #9
 800034c:	05f6      	lsls	r6, r6, #23
 800034e:	0a58      	lsrs	r0, r3, #9
 8000350:	4330      	orrs	r0, r6
 8000352:	07d2      	lsls	r2, r2, #31
 8000354:	4310      	orrs	r0, r2
 8000356:	bc0c      	pop	{r2, r3}
 8000358:	4690      	mov	r8, r2
 800035a:	4699      	mov	r9, r3
 800035c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800035e:	2f00      	cmp	r7, #0
 8000360:	d000      	beq.n	8000364 <__aeabi_fadd+0x64>
 8000362:	e087      	b.n	8000474 <__aeabi_fadd+0x174>
 8000364:	1c60      	adds	r0, r4, #1
 8000366:	b2c0      	uxtb	r0, r0
 8000368:	2801      	cmp	r0, #1
 800036a:	dc00      	bgt.n	800036e <__aeabi_fadd+0x6e>
 800036c:	e0b6      	b.n	80004dc <__aeabi_fadd+0x1dc>
 800036e:	1aee      	subs	r6, r5, r3
 8000370:	0172      	lsls	r2, r6, #5
 8000372:	d500      	bpl.n	8000376 <__aeabi_fadd+0x76>
 8000374:	e0c5      	b.n	8000502 <__aeabi_fadd+0x202>
 8000376:	2e00      	cmp	r6, #0
 8000378:	d13d      	bne.n	80003f6 <__aeabi_fadd+0xf6>
 800037a:	2200      	movs	r2, #0
 800037c:	2600      	movs	r6, #0
 800037e:	2300      	movs	r3, #0
 8000380:	e7e3      	b.n	800034a <__aeabi_fadd+0x4a>
 8000382:	2f00      	cmp	r7, #0
 8000384:	dc00      	bgt.n	8000388 <__aeabi_fadd+0x88>
 8000386:	e096      	b.n	80004b6 <__aeabi_fadd+0x1b6>
 8000388:	2800      	cmp	r0, #0
 800038a:	d05d      	beq.n	8000448 <__aeabi_fadd+0x148>
 800038c:	2cff      	cmp	r4, #255	; 0xff
 800038e:	d060      	beq.n	8000452 <__aeabi_fadd+0x152>
 8000390:	2280      	movs	r2, #128	; 0x80
 8000392:	04d2      	lsls	r2, r2, #19
 8000394:	4313      	orrs	r3, r2
 8000396:	2f1b      	cmp	r7, #27
 8000398:	dd00      	ble.n	800039c <__aeabi_fadd+0x9c>
 800039a:	e0ec      	b.n	8000576 <__aeabi_fadd+0x276>
 800039c:	2220      	movs	r2, #32
 800039e:	1bd2      	subs	r2, r2, r7
 80003a0:	0018      	movs	r0, r3
 80003a2:	4093      	lsls	r3, r2
 80003a4:	40f8      	lsrs	r0, r7
 80003a6:	1e5a      	subs	r2, r3, #1
 80003a8:	4193      	sbcs	r3, r2
 80003aa:	4303      	orrs	r3, r0
 80003ac:	18ed      	adds	r5, r5, r3
 80003ae:	016b      	lsls	r3, r5, #5
 80003b0:	d57b      	bpl.n	80004aa <__aeabi_fadd+0x1aa>
 80003b2:	3401      	adds	r4, #1
 80003b4:	2cff      	cmp	r4, #255	; 0xff
 80003b6:	d100      	bne.n	80003ba <__aeabi_fadd+0xba>
 80003b8:	e0b7      	b.n	800052a <__aeabi_fadd+0x22a>
 80003ba:	2201      	movs	r2, #1
 80003bc:	2607      	movs	r6, #7
 80003be:	402a      	ands	r2, r5
 80003c0:	086b      	lsrs	r3, r5, #1
 80003c2:	4d9a      	ldr	r5, [pc, #616]	; (800062c <__aeabi_fadd+0x32c>)
 80003c4:	401d      	ands	r5, r3
 80003c6:	4315      	orrs	r5, r2
 80003c8:	402e      	ands	r6, r5
 80003ca:	e029      	b.n	8000420 <__aeabi_fadd+0x120>
 80003cc:	2cff      	cmp	r4, #255	; 0xff
 80003ce:	d0b5      	beq.n	800033c <__aeabi_fadd+0x3c>
 80003d0:	2280      	movs	r2, #128	; 0x80
 80003d2:	04d2      	lsls	r2, r2, #19
 80003d4:	4313      	orrs	r3, r2
 80003d6:	2f1b      	cmp	r7, #27
 80003d8:	dd00      	ble.n	80003dc <__aeabi_fadd+0xdc>
 80003da:	e0b2      	b.n	8000542 <__aeabi_fadd+0x242>
 80003dc:	2220      	movs	r2, #32
 80003de:	1bd2      	subs	r2, r2, r7
 80003e0:	0019      	movs	r1, r3
 80003e2:	4093      	lsls	r3, r2
 80003e4:	40f9      	lsrs	r1, r7
 80003e6:	1e5a      	subs	r2, r3, #1
 80003e8:	4193      	sbcs	r3, r2
 80003ea:	430b      	orrs	r3, r1
 80003ec:	1aed      	subs	r5, r5, r3
 80003ee:	016b      	lsls	r3, r5, #5
 80003f0:	d55b      	bpl.n	80004aa <__aeabi_fadd+0x1aa>
 80003f2:	01ad      	lsls	r5, r5, #6
 80003f4:	09ae      	lsrs	r6, r5, #6
 80003f6:	0030      	movs	r0, r6
 80003f8:	f001 fa40 	bl	800187c <__clzsi2>
 80003fc:	3805      	subs	r0, #5
 80003fe:	4086      	lsls	r6, r0
 8000400:	4284      	cmp	r4, r0
 8000402:	dc65      	bgt.n	80004d0 <__aeabi_fadd+0x1d0>
 8000404:	1b04      	subs	r4, r0, r4
 8000406:	0033      	movs	r3, r6
 8000408:	2020      	movs	r0, #32
 800040a:	3401      	adds	r4, #1
 800040c:	40e3      	lsrs	r3, r4
 800040e:	1b04      	subs	r4, r0, r4
 8000410:	40a6      	lsls	r6, r4
 8000412:	1e75      	subs	r5, r6, #1
 8000414:	41ae      	sbcs	r6, r5
 8000416:	4333      	orrs	r3, r6
 8000418:	2607      	movs	r6, #7
 800041a:	001d      	movs	r5, r3
 800041c:	2400      	movs	r4, #0
 800041e:	401e      	ands	r6, r3
 8000420:	2201      	movs	r2, #1
 8000422:	464b      	mov	r3, r9
 8000424:	401a      	ands	r2, r3
 8000426:	2e00      	cmp	r6, #0
 8000428:	d004      	beq.n	8000434 <__aeabi_fadd+0x134>
 800042a:	230f      	movs	r3, #15
 800042c:	402b      	ands	r3, r5
 800042e:	2b04      	cmp	r3, #4
 8000430:	d000      	beq.n	8000434 <__aeabi_fadd+0x134>
 8000432:	3504      	adds	r5, #4
 8000434:	016b      	lsls	r3, r5, #5
 8000436:	d400      	bmi.n	800043a <__aeabi_fadd+0x13a>
 8000438:	e780      	b.n	800033c <__aeabi_fadd+0x3c>
 800043a:	3401      	adds	r4, #1
 800043c:	b2e6      	uxtb	r6, r4
 800043e:	2cff      	cmp	r4, #255	; 0xff
 8000440:	d12f      	bne.n	80004a2 <__aeabi_fadd+0x1a2>
 8000442:	26ff      	movs	r6, #255	; 0xff
 8000444:	2300      	movs	r3, #0
 8000446:	e780      	b.n	800034a <__aeabi_fadd+0x4a>
 8000448:	2b00      	cmp	r3, #0
 800044a:	d152      	bne.n	80004f2 <__aeabi_fadd+0x1f2>
 800044c:	2cff      	cmp	r4, #255	; 0xff
 800044e:	d000      	beq.n	8000452 <__aeabi_fadd+0x152>
 8000450:	e774      	b.n	800033c <__aeabi_fadd+0x3c>
 8000452:	000a      	movs	r2, r1
 8000454:	08ed      	lsrs	r5, r5, #3
 8000456:	2d00      	cmp	r5, #0
 8000458:	d0f3      	beq.n	8000442 <__aeabi_fadd+0x142>
 800045a:	2380      	movs	r3, #128	; 0x80
 800045c:	03db      	lsls	r3, r3, #15
 800045e:	432b      	orrs	r3, r5
 8000460:	025b      	lsls	r3, r3, #9
 8000462:	0a5b      	lsrs	r3, r3, #9
 8000464:	26ff      	movs	r6, #255	; 0xff
 8000466:	e770      	b.n	800034a <__aeabi_fadd+0x4a>
 8000468:	3f01      	subs	r7, #1
 800046a:	2f00      	cmp	r7, #0
 800046c:	d0be      	beq.n	80003ec <__aeabi_fadd+0xec>
 800046e:	2cff      	cmp	r4, #255	; 0xff
 8000470:	d1b1      	bne.n	80003d6 <__aeabi_fadd+0xd6>
 8000472:	e763      	b.n	800033c <__aeabi_fadd+0x3c>
 8000474:	2c00      	cmp	r4, #0
 8000476:	d047      	beq.n	8000508 <__aeabi_fadd+0x208>
 8000478:	28ff      	cmp	r0, #255	; 0xff
 800047a:	d069      	beq.n	8000550 <__aeabi_fadd+0x250>
 800047c:	2480      	movs	r4, #128	; 0x80
 800047e:	04e4      	lsls	r4, r4, #19
 8000480:	427a      	negs	r2, r7
 8000482:	4325      	orrs	r5, r4
 8000484:	2a1b      	cmp	r2, #27
 8000486:	dd00      	ble.n	800048a <__aeabi_fadd+0x18a>
 8000488:	e0c5      	b.n	8000616 <__aeabi_fadd+0x316>
 800048a:	002c      	movs	r4, r5
 800048c:	2620      	movs	r6, #32
 800048e:	40d4      	lsrs	r4, r2
 8000490:	1ab2      	subs	r2, r6, r2
 8000492:	4095      	lsls	r5, r2
 8000494:	1e6a      	subs	r2, r5, #1
 8000496:	4195      	sbcs	r5, r2
 8000498:	4325      	orrs	r5, r4
 800049a:	1b5d      	subs	r5, r3, r5
 800049c:	0004      	movs	r4, r0
 800049e:	4689      	mov	r9, r1
 80004a0:	e7a5      	b.n	80003ee <__aeabi_fadd+0xee>
 80004a2:	01ab      	lsls	r3, r5, #6
 80004a4:	0a5b      	lsrs	r3, r3, #9
 80004a6:	e750      	b.n	800034a <__aeabi_fadd+0x4a>
 80004a8:	2400      	movs	r4, #0
 80004aa:	2201      	movs	r2, #1
 80004ac:	464b      	mov	r3, r9
 80004ae:	401a      	ands	r2, r3
 80004b0:	076b      	lsls	r3, r5, #29
 80004b2:	d1ba      	bne.n	800042a <__aeabi_fadd+0x12a>
 80004b4:	e742      	b.n	800033c <__aeabi_fadd+0x3c>
 80004b6:	2f00      	cmp	r7, #0
 80004b8:	d13b      	bne.n	8000532 <__aeabi_fadd+0x232>
 80004ba:	3401      	adds	r4, #1
 80004bc:	b2e0      	uxtb	r0, r4
 80004be:	2801      	cmp	r0, #1
 80004c0:	dd4a      	ble.n	8000558 <__aeabi_fadd+0x258>
 80004c2:	2cff      	cmp	r4, #255	; 0xff
 80004c4:	d0bd      	beq.n	8000442 <__aeabi_fadd+0x142>
 80004c6:	2607      	movs	r6, #7
 80004c8:	18ed      	adds	r5, r5, r3
 80004ca:	086d      	lsrs	r5, r5, #1
 80004cc:	402e      	ands	r6, r5
 80004ce:	e7a7      	b.n	8000420 <__aeabi_fadd+0x120>
 80004d0:	2307      	movs	r3, #7
 80004d2:	4d57      	ldr	r5, [pc, #348]	; (8000630 <__aeabi_fadd+0x330>)
 80004d4:	1a24      	subs	r4, r4, r0
 80004d6:	4035      	ands	r5, r6
 80004d8:	401e      	ands	r6, r3
 80004da:	e7a1      	b.n	8000420 <__aeabi_fadd+0x120>
 80004dc:	2c00      	cmp	r4, #0
 80004de:	d11b      	bne.n	8000518 <__aeabi_fadd+0x218>
 80004e0:	2d00      	cmp	r5, #0
 80004e2:	d16e      	bne.n	80005c2 <__aeabi_fadd+0x2c2>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d100      	bne.n	80004ea <__aeabi_fadd+0x1ea>
 80004e8:	e09a      	b.n	8000620 <__aeabi_fadd+0x320>
 80004ea:	000a      	movs	r2, r1
 80004ec:	001d      	movs	r5, r3
 80004ee:	003c      	movs	r4, r7
 80004f0:	e724      	b.n	800033c <__aeabi_fadd+0x3c>
 80004f2:	3f01      	subs	r7, #1
 80004f4:	2f00      	cmp	r7, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_fadd+0x1fa>
 80004f8:	e758      	b.n	80003ac <__aeabi_fadd+0xac>
 80004fa:	2cff      	cmp	r4, #255	; 0xff
 80004fc:	d000      	beq.n	8000500 <__aeabi_fadd+0x200>
 80004fe:	e74a      	b.n	8000396 <__aeabi_fadd+0x96>
 8000500:	e7a7      	b.n	8000452 <__aeabi_fadd+0x152>
 8000502:	1b5e      	subs	r6, r3, r5
 8000504:	4689      	mov	r9, r1
 8000506:	e776      	b.n	80003f6 <__aeabi_fadd+0xf6>
 8000508:	2d00      	cmp	r5, #0
 800050a:	d11c      	bne.n	8000546 <__aeabi_fadd+0x246>
 800050c:	000a      	movs	r2, r1
 800050e:	28ff      	cmp	r0, #255	; 0xff
 8000510:	d01f      	beq.n	8000552 <__aeabi_fadd+0x252>
 8000512:	0004      	movs	r4, r0
 8000514:	001d      	movs	r5, r3
 8000516:	e711      	b.n	800033c <__aeabi_fadd+0x3c>
 8000518:	2d00      	cmp	r5, #0
 800051a:	d15d      	bne.n	80005d8 <__aeabi_fadd+0x2d8>
 800051c:	2b00      	cmp	r3, #0
 800051e:	d117      	bne.n	8000550 <__aeabi_fadd+0x250>
 8000520:	2380      	movs	r3, #128	; 0x80
 8000522:	2200      	movs	r2, #0
 8000524:	03db      	lsls	r3, r3, #15
 8000526:	26ff      	movs	r6, #255	; 0xff
 8000528:	e70f      	b.n	800034a <__aeabi_fadd+0x4a>
 800052a:	000a      	movs	r2, r1
 800052c:	26ff      	movs	r6, #255	; 0xff
 800052e:	2300      	movs	r3, #0
 8000530:	e70b      	b.n	800034a <__aeabi_fadd+0x4a>
 8000532:	2c00      	cmp	r4, #0
 8000534:	d121      	bne.n	800057a <__aeabi_fadd+0x27a>
 8000536:	2d00      	cmp	r5, #0
 8000538:	d166      	bne.n	8000608 <__aeabi_fadd+0x308>
 800053a:	28ff      	cmp	r0, #255	; 0xff
 800053c:	d1e9      	bne.n	8000512 <__aeabi_fadd+0x212>
 800053e:	001d      	movs	r5, r3
 8000540:	e787      	b.n	8000452 <__aeabi_fadd+0x152>
 8000542:	2301      	movs	r3, #1
 8000544:	e752      	b.n	80003ec <__aeabi_fadd+0xec>
 8000546:	1c7a      	adds	r2, r7, #1
 8000548:	d0a7      	beq.n	800049a <__aeabi_fadd+0x19a>
 800054a:	43fa      	mvns	r2, r7
 800054c:	28ff      	cmp	r0, #255	; 0xff
 800054e:	d199      	bne.n	8000484 <__aeabi_fadd+0x184>
 8000550:	000a      	movs	r2, r1
 8000552:	001d      	movs	r5, r3
 8000554:	24ff      	movs	r4, #255	; 0xff
 8000556:	e6f1      	b.n	800033c <__aeabi_fadd+0x3c>
 8000558:	2e00      	cmp	r6, #0
 800055a:	d121      	bne.n	80005a0 <__aeabi_fadd+0x2a0>
 800055c:	2d00      	cmp	r5, #0
 800055e:	d04f      	beq.n	8000600 <__aeabi_fadd+0x300>
 8000560:	2b00      	cmp	r3, #0
 8000562:	d04c      	beq.n	80005fe <__aeabi_fadd+0x2fe>
 8000564:	18ed      	adds	r5, r5, r3
 8000566:	016b      	lsls	r3, r5, #5
 8000568:	d59e      	bpl.n	80004a8 <__aeabi_fadd+0x1a8>
 800056a:	4b31      	ldr	r3, [pc, #196]	; (8000630 <__aeabi_fadd+0x330>)
 800056c:	3607      	adds	r6, #7
 800056e:	402e      	ands	r6, r5
 8000570:	2401      	movs	r4, #1
 8000572:	401d      	ands	r5, r3
 8000574:	e754      	b.n	8000420 <__aeabi_fadd+0x120>
 8000576:	2301      	movs	r3, #1
 8000578:	e718      	b.n	80003ac <__aeabi_fadd+0xac>
 800057a:	28ff      	cmp	r0, #255	; 0xff
 800057c:	d0df      	beq.n	800053e <__aeabi_fadd+0x23e>
 800057e:	2480      	movs	r4, #128	; 0x80
 8000580:	04e4      	lsls	r4, r4, #19
 8000582:	427f      	negs	r7, r7
 8000584:	4325      	orrs	r5, r4
 8000586:	2f1b      	cmp	r7, #27
 8000588:	dc4d      	bgt.n	8000626 <__aeabi_fadd+0x326>
 800058a:	2620      	movs	r6, #32
 800058c:	1bf6      	subs	r6, r6, r7
 800058e:	002c      	movs	r4, r5
 8000590:	40b5      	lsls	r5, r6
 8000592:	40fc      	lsrs	r4, r7
 8000594:	1e6a      	subs	r2, r5, #1
 8000596:	4195      	sbcs	r5, r2
 8000598:	4325      	orrs	r5, r4
 800059a:	18ed      	adds	r5, r5, r3
 800059c:	0004      	movs	r4, r0
 800059e:	e706      	b.n	80003ae <__aeabi_fadd+0xae>
 80005a0:	2d00      	cmp	r5, #0
 80005a2:	d0cc      	beq.n	800053e <__aeabi_fadd+0x23e>
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x2aa>
 80005a8:	e753      	b.n	8000452 <__aeabi_fadd+0x152>
 80005aa:	2180      	movs	r1, #128	; 0x80
 80005ac:	4660      	mov	r0, ip
 80005ae:	03c9      	lsls	r1, r1, #15
 80005b0:	4208      	tst	r0, r1
 80005b2:	d003      	beq.n	80005bc <__aeabi_fadd+0x2bc>
 80005b4:	4640      	mov	r0, r8
 80005b6:	4208      	tst	r0, r1
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0x2bc>
 80005ba:	001d      	movs	r5, r3
 80005bc:	2101      	movs	r1, #1
 80005be:	4011      	ands	r1, r2
 80005c0:	e747      	b.n	8000452 <__aeabi_fadd+0x152>
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_fadd+0x2c8>
 80005c6:	e6b9      	b.n	800033c <__aeabi_fadd+0x3c>
 80005c8:	1aea      	subs	r2, r5, r3
 80005ca:	0150      	lsls	r0, r2, #5
 80005cc:	d525      	bpl.n	800061a <__aeabi_fadd+0x31a>
 80005ce:	2607      	movs	r6, #7
 80005d0:	1b5d      	subs	r5, r3, r5
 80005d2:	402e      	ands	r6, r5
 80005d4:	4689      	mov	r9, r1
 80005d6:	e723      	b.n	8000420 <__aeabi_fadd+0x120>
 80005d8:	24ff      	movs	r4, #255	; 0xff
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x2e0>
 80005de:	e6ad      	b.n	800033c <__aeabi_fadd+0x3c>
 80005e0:	2280      	movs	r2, #128	; 0x80
 80005e2:	4660      	mov	r0, ip
 80005e4:	03d2      	lsls	r2, r2, #15
 80005e6:	4210      	tst	r0, r2
 80005e8:	d004      	beq.n	80005f4 <__aeabi_fadd+0x2f4>
 80005ea:	4640      	mov	r0, r8
 80005ec:	4210      	tst	r0, r2
 80005ee:	d101      	bne.n	80005f4 <__aeabi_fadd+0x2f4>
 80005f0:	001d      	movs	r5, r3
 80005f2:	4689      	mov	r9, r1
 80005f4:	2201      	movs	r2, #1
 80005f6:	464b      	mov	r3, r9
 80005f8:	24ff      	movs	r4, #255	; 0xff
 80005fa:	401a      	ands	r2, r3
 80005fc:	e69e      	b.n	800033c <__aeabi_fadd+0x3c>
 80005fe:	002b      	movs	r3, r5
 8000600:	08dd      	lsrs	r5, r3, #3
 8000602:	000a      	movs	r2, r1
 8000604:	2400      	movs	r4, #0
 8000606:	e69d      	b.n	8000344 <__aeabi_fadd+0x44>
 8000608:	1c7a      	adds	r2, r7, #1
 800060a:	d0c6      	beq.n	800059a <__aeabi_fadd+0x29a>
 800060c:	43ff      	mvns	r7, r7
 800060e:	28ff      	cmp	r0, #255	; 0xff
 8000610:	d1b9      	bne.n	8000586 <__aeabi_fadd+0x286>
 8000612:	001d      	movs	r5, r3
 8000614:	e71d      	b.n	8000452 <__aeabi_fadd+0x152>
 8000616:	2501      	movs	r5, #1
 8000618:	e73f      	b.n	800049a <__aeabi_fadd+0x19a>
 800061a:	1e15      	subs	r5, r2, #0
 800061c:	d000      	beq.n	8000620 <__aeabi_fadd+0x320>
 800061e:	e744      	b.n	80004aa <__aeabi_fadd+0x1aa>
 8000620:	2200      	movs	r2, #0
 8000622:	2300      	movs	r3, #0
 8000624:	e691      	b.n	800034a <__aeabi_fadd+0x4a>
 8000626:	2501      	movs	r5, #1
 8000628:	e7b7      	b.n	800059a <__aeabi_fadd+0x29a>
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	7dffffff 	.word	0x7dffffff
 8000630:	fbffffff 	.word	0xfbffffff

08000634 <__aeabi_fdiv>:
 8000634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000636:	4657      	mov	r7, sl
 8000638:	464e      	mov	r6, r9
 800063a:	4645      	mov	r5, r8
 800063c:	46de      	mov	lr, fp
 800063e:	0244      	lsls	r4, r0, #9
 8000640:	b5e0      	push	{r5, r6, r7, lr}
 8000642:	0046      	lsls	r6, r0, #1
 8000644:	4688      	mov	r8, r1
 8000646:	0a64      	lsrs	r4, r4, #9
 8000648:	0e36      	lsrs	r6, r6, #24
 800064a:	0fc7      	lsrs	r7, r0, #31
 800064c:	2e00      	cmp	r6, #0
 800064e:	d063      	beq.n	8000718 <__aeabi_fdiv+0xe4>
 8000650:	2eff      	cmp	r6, #255	; 0xff
 8000652:	d024      	beq.n	800069e <__aeabi_fdiv+0x6a>
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	00e4      	lsls	r4, r4, #3
 8000658:	04db      	lsls	r3, r3, #19
 800065a:	431c      	orrs	r4, r3
 800065c:	2300      	movs	r3, #0
 800065e:	4699      	mov	r9, r3
 8000660:	469b      	mov	fp, r3
 8000662:	3e7f      	subs	r6, #127	; 0x7f
 8000664:	4643      	mov	r3, r8
 8000666:	4642      	mov	r2, r8
 8000668:	025d      	lsls	r5, r3, #9
 800066a:	0fd2      	lsrs	r2, r2, #31
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	0a6d      	lsrs	r5, r5, #9
 8000670:	0e1b      	lsrs	r3, r3, #24
 8000672:	4690      	mov	r8, r2
 8000674:	4692      	mov	sl, r2
 8000676:	d065      	beq.n	8000744 <__aeabi_fdiv+0x110>
 8000678:	2bff      	cmp	r3, #255	; 0xff
 800067a:	d055      	beq.n	8000728 <__aeabi_fdiv+0xf4>
 800067c:	2280      	movs	r2, #128	; 0x80
 800067e:	2100      	movs	r1, #0
 8000680:	00ed      	lsls	r5, r5, #3
 8000682:	04d2      	lsls	r2, r2, #19
 8000684:	3b7f      	subs	r3, #127	; 0x7f
 8000686:	4315      	orrs	r5, r2
 8000688:	1af6      	subs	r6, r6, r3
 800068a:	4643      	mov	r3, r8
 800068c:	464a      	mov	r2, r9
 800068e:	407b      	eors	r3, r7
 8000690:	2a0f      	cmp	r2, #15
 8000692:	d900      	bls.n	8000696 <__aeabi_fdiv+0x62>
 8000694:	e08d      	b.n	80007b2 <__aeabi_fdiv+0x17e>
 8000696:	486d      	ldr	r0, [pc, #436]	; (800084c <__aeabi_fdiv+0x218>)
 8000698:	0092      	lsls	r2, r2, #2
 800069a:	5882      	ldr	r2, [r0, r2]
 800069c:	4697      	mov	pc, r2
 800069e:	2c00      	cmp	r4, #0
 80006a0:	d154      	bne.n	800074c <__aeabi_fdiv+0x118>
 80006a2:	2308      	movs	r3, #8
 80006a4:	4699      	mov	r9, r3
 80006a6:	3b06      	subs	r3, #6
 80006a8:	26ff      	movs	r6, #255	; 0xff
 80006aa:	469b      	mov	fp, r3
 80006ac:	e7da      	b.n	8000664 <__aeabi_fdiv+0x30>
 80006ae:	2500      	movs	r5, #0
 80006b0:	4653      	mov	r3, sl
 80006b2:	2902      	cmp	r1, #2
 80006b4:	d01b      	beq.n	80006ee <__aeabi_fdiv+0xba>
 80006b6:	2903      	cmp	r1, #3
 80006b8:	d100      	bne.n	80006bc <__aeabi_fdiv+0x88>
 80006ba:	e0bf      	b.n	800083c <__aeabi_fdiv+0x208>
 80006bc:	2901      	cmp	r1, #1
 80006be:	d028      	beq.n	8000712 <__aeabi_fdiv+0xde>
 80006c0:	0030      	movs	r0, r6
 80006c2:	307f      	adds	r0, #127	; 0x7f
 80006c4:	2800      	cmp	r0, #0
 80006c6:	dd20      	ble.n	800070a <__aeabi_fdiv+0xd6>
 80006c8:	076a      	lsls	r2, r5, #29
 80006ca:	d004      	beq.n	80006d6 <__aeabi_fdiv+0xa2>
 80006cc:	220f      	movs	r2, #15
 80006ce:	402a      	ands	r2, r5
 80006d0:	2a04      	cmp	r2, #4
 80006d2:	d000      	beq.n	80006d6 <__aeabi_fdiv+0xa2>
 80006d4:	3504      	adds	r5, #4
 80006d6:	012a      	lsls	r2, r5, #4
 80006d8:	d503      	bpl.n	80006e2 <__aeabi_fdiv+0xae>
 80006da:	0030      	movs	r0, r6
 80006dc:	4a5c      	ldr	r2, [pc, #368]	; (8000850 <__aeabi_fdiv+0x21c>)
 80006de:	3080      	adds	r0, #128	; 0x80
 80006e0:	4015      	ands	r5, r2
 80006e2:	28fe      	cmp	r0, #254	; 0xfe
 80006e4:	dc03      	bgt.n	80006ee <__aeabi_fdiv+0xba>
 80006e6:	01ac      	lsls	r4, r5, #6
 80006e8:	0a64      	lsrs	r4, r4, #9
 80006ea:	b2c2      	uxtb	r2, r0
 80006ec:	e001      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 80006ee:	22ff      	movs	r2, #255	; 0xff
 80006f0:	2400      	movs	r4, #0
 80006f2:	0264      	lsls	r4, r4, #9
 80006f4:	05d2      	lsls	r2, r2, #23
 80006f6:	0a60      	lsrs	r0, r4, #9
 80006f8:	07db      	lsls	r3, r3, #31
 80006fa:	4310      	orrs	r0, r2
 80006fc:	4318      	orrs	r0, r3
 80006fe:	bc3c      	pop	{r2, r3, r4, r5}
 8000700:	4690      	mov	r8, r2
 8000702:	4699      	mov	r9, r3
 8000704:	46a2      	mov	sl, r4
 8000706:	46ab      	mov	fp, r5
 8000708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800070a:	2201      	movs	r2, #1
 800070c:	1a10      	subs	r0, r2, r0
 800070e:	281b      	cmp	r0, #27
 8000710:	dd7c      	ble.n	800080c <__aeabi_fdiv+0x1d8>
 8000712:	2200      	movs	r2, #0
 8000714:	2400      	movs	r4, #0
 8000716:	e7ec      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 8000718:	2c00      	cmp	r4, #0
 800071a:	d11d      	bne.n	8000758 <__aeabi_fdiv+0x124>
 800071c:	2304      	movs	r3, #4
 800071e:	4699      	mov	r9, r3
 8000720:	3b03      	subs	r3, #3
 8000722:	2600      	movs	r6, #0
 8000724:	469b      	mov	fp, r3
 8000726:	e79d      	b.n	8000664 <__aeabi_fdiv+0x30>
 8000728:	3eff      	subs	r6, #255	; 0xff
 800072a:	2d00      	cmp	r5, #0
 800072c:	d120      	bne.n	8000770 <__aeabi_fdiv+0x13c>
 800072e:	2102      	movs	r1, #2
 8000730:	4643      	mov	r3, r8
 8000732:	464a      	mov	r2, r9
 8000734:	407b      	eors	r3, r7
 8000736:	430a      	orrs	r2, r1
 8000738:	2a0f      	cmp	r2, #15
 800073a:	d8d8      	bhi.n	80006ee <__aeabi_fdiv+0xba>
 800073c:	4845      	ldr	r0, [pc, #276]	; (8000854 <__aeabi_fdiv+0x220>)
 800073e:	0092      	lsls	r2, r2, #2
 8000740:	5882      	ldr	r2, [r0, r2]
 8000742:	4697      	mov	pc, r2
 8000744:	2d00      	cmp	r5, #0
 8000746:	d119      	bne.n	800077c <__aeabi_fdiv+0x148>
 8000748:	2101      	movs	r1, #1
 800074a:	e7f1      	b.n	8000730 <__aeabi_fdiv+0xfc>
 800074c:	230c      	movs	r3, #12
 800074e:	4699      	mov	r9, r3
 8000750:	3b09      	subs	r3, #9
 8000752:	26ff      	movs	r6, #255	; 0xff
 8000754:	469b      	mov	fp, r3
 8000756:	e785      	b.n	8000664 <__aeabi_fdiv+0x30>
 8000758:	0020      	movs	r0, r4
 800075a:	f001 f88f 	bl	800187c <__clzsi2>
 800075e:	2676      	movs	r6, #118	; 0x76
 8000760:	1f43      	subs	r3, r0, #5
 8000762:	409c      	lsls	r4, r3
 8000764:	2300      	movs	r3, #0
 8000766:	4276      	negs	r6, r6
 8000768:	1a36      	subs	r6, r6, r0
 800076a:	4699      	mov	r9, r3
 800076c:	469b      	mov	fp, r3
 800076e:	e779      	b.n	8000664 <__aeabi_fdiv+0x30>
 8000770:	464a      	mov	r2, r9
 8000772:	2303      	movs	r3, #3
 8000774:	431a      	orrs	r2, r3
 8000776:	4691      	mov	r9, r2
 8000778:	2103      	movs	r1, #3
 800077a:	e786      	b.n	800068a <__aeabi_fdiv+0x56>
 800077c:	0028      	movs	r0, r5
 800077e:	f001 f87d 	bl	800187c <__clzsi2>
 8000782:	1f43      	subs	r3, r0, #5
 8000784:	1836      	adds	r6, r6, r0
 8000786:	409d      	lsls	r5, r3
 8000788:	3676      	adds	r6, #118	; 0x76
 800078a:	2100      	movs	r1, #0
 800078c:	e77d      	b.n	800068a <__aeabi_fdiv+0x56>
 800078e:	2480      	movs	r4, #128	; 0x80
 8000790:	2300      	movs	r3, #0
 8000792:	03e4      	lsls	r4, r4, #15
 8000794:	22ff      	movs	r2, #255	; 0xff
 8000796:	e7ac      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 8000798:	2500      	movs	r5, #0
 800079a:	2380      	movs	r3, #128	; 0x80
 800079c:	03db      	lsls	r3, r3, #15
 800079e:	421c      	tst	r4, r3
 80007a0:	d028      	beq.n	80007f4 <__aeabi_fdiv+0x1c0>
 80007a2:	421d      	tst	r5, r3
 80007a4:	d126      	bne.n	80007f4 <__aeabi_fdiv+0x1c0>
 80007a6:	432b      	orrs	r3, r5
 80007a8:	025c      	lsls	r4, r3, #9
 80007aa:	0a64      	lsrs	r4, r4, #9
 80007ac:	4643      	mov	r3, r8
 80007ae:	22ff      	movs	r2, #255	; 0xff
 80007b0:	e79f      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 80007b2:	0162      	lsls	r2, r4, #5
 80007b4:	016c      	lsls	r4, r5, #5
 80007b6:	42a2      	cmp	r2, r4
 80007b8:	d224      	bcs.n	8000804 <__aeabi_fdiv+0x1d0>
 80007ba:	211b      	movs	r1, #27
 80007bc:	2500      	movs	r5, #0
 80007be:	3e01      	subs	r6, #1
 80007c0:	2701      	movs	r7, #1
 80007c2:	0010      	movs	r0, r2
 80007c4:	006d      	lsls	r5, r5, #1
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	2800      	cmp	r0, #0
 80007ca:	db01      	blt.n	80007d0 <__aeabi_fdiv+0x19c>
 80007cc:	4294      	cmp	r4, r2
 80007ce:	d801      	bhi.n	80007d4 <__aeabi_fdiv+0x1a0>
 80007d0:	1b12      	subs	r2, r2, r4
 80007d2:	433d      	orrs	r5, r7
 80007d4:	3901      	subs	r1, #1
 80007d6:	2900      	cmp	r1, #0
 80007d8:	d1f3      	bne.n	80007c2 <__aeabi_fdiv+0x18e>
 80007da:	0014      	movs	r4, r2
 80007dc:	1e62      	subs	r2, r4, #1
 80007de:	4194      	sbcs	r4, r2
 80007e0:	4325      	orrs	r5, r4
 80007e2:	e76d      	b.n	80006c0 <__aeabi_fdiv+0x8c>
 80007e4:	46ba      	mov	sl, r7
 80007e6:	4659      	mov	r1, fp
 80007e8:	0025      	movs	r5, r4
 80007ea:	4653      	mov	r3, sl
 80007ec:	2902      	cmp	r1, #2
 80007ee:	d000      	beq.n	80007f2 <__aeabi_fdiv+0x1be>
 80007f0:	e761      	b.n	80006b6 <__aeabi_fdiv+0x82>
 80007f2:	e77c      	b.n	80006ee <__aeabi_fdiv+0xba>
 80007f4:	2380      	movs	r3, #128	; 0x80
 80007f6:	03db      	lsls	r3, r3, #15
 80007f8:	431c      	orrs	r4, r3
 80007fa:	0264      	lsls	r4, r4, #9
 80007fc:	0a64      	lsrs	r4, r4, #9
 80007fe:	003b      	movs	r3, r7
 8000800:	22ff      	movs	r2, #255	; 0xff
 8000802:	e776      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 8000804:	1b12      	subs	r2, r2, r4
 8000806:	211a      	movs	r1, #26
 8000808:	2501      	movs	r5, #1
 800080a:	e7d9      	b.n	80007c0 <__aeabi_fdiv+0x18c>
 800080c:	369e      	adds	r6, #158	; 0x9e
 800080e:	002a      	movs	r2, r5
 8000810:	40b5      	lsls	r5, r6
 8000812:	002c      	movs	r4, r5
 8000814:	40c2      	lsrs	r2, r0
 8000816:	1e65      	subs	r5, r4, #1
 8000818:	41ac      	sbcs	r4, r5
 800081a:	4314      	orrs	r4, r2
 800081c:	0762      	lsls	r2, r4, #29
 800081e:	d004      	beq.n	800082a <__aeabi_fdiv+0x1f6>
 8000820:	220f      	movs	r2, #15
 8000822:	4022      	ands	r2, r4
 8000824:	2a04      	cmp	r2, #4
 8000826:	d000      	beq.n	800082a <__aeabi_fdiv+0x1f6>
 8000828:	3404      	adds	r4, #4
 800082a:	0162      	lsls	r2, r4, #5
 800082c:	d403      	bmi.n	8000836 <__aeabi_fdiv+0x202>
 800082e:	01a4      	lsls	r4, r4, #6
 8000830:	0a64      	lsrs	r4, r4, #9
 8000832:	2200      	movs	r2, #0
 8000834:	e75d      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 8000836:	2201      	movs	r2, #1
 8000838:	2400      	movs	r4, #0
 800083a:	e75a      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 800083c:	2480      	movs	r4, #128	; 0x80
 800083e:	03e4      	lsls	r4, r4, #15
 8000840:	432c      	orrs	r4, r5
 8000842:	0264      	lsls	r4, r4, #9
 8000844:	0a64      	lsrs	r4, r4, #9
 8000846:	22ff      	movs	r2, #255	; 0xff
 8000848:	e753      	b.n	80006f2 <__aeabi_fdiv+0xbe>
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	08005610 	.word	0x08005610
 8000850:	f7ffffff 	.word	0xf7ffffff
 8000854:	08005650 	.word	0x08005650

08000858 <__eqsf2>:
 8000858:	b570      	push	{r4, r5, r6, lr}
 800085a:	0042      	lsls	r2, r0, #1
 800085c:	024e      	lsls	r6, r1, #9
 800085e:	004c      	lsls	r4, r1, #1
 8000860:	0245      	lsls	r5, r0, #9
 8000862:	0a6d      	lsrs	r5, r5, #9
 8000864:	0e12      	lsrs	r2, r2, #24
 8000866:	0fc3      	lsrs	r3, r0, #31
 8000868:	0a76      	lsrs	r6, r6, #9
 800086a:	0e24      	lsrs	r4, r4, #24
 800086c:	0fc9      	lsrs	r1, r1, #31
 800086e:	2aff      	cmp	r2, #255	; 0xff
 8000870:	d00f      	beq.n	8000892 <__eqsf2+0x3a>
 8000872:	2cff      	cmp	r4, #255	; 0xff
 8000874:	d011      	beq.n	800089a <__eqsf2+0x42>
 8000876:	2001      	movs	r0, #1
 8000878:	42a2      	cmp	r2, r4
 800087a:	d000      	beq.n	800087e <__eqsf2+0x26>
 800087c:	bd70      	pop	{r4, r5, r6, pc}
 800087e:	42b5      	cmp	r5, r6
 8000880:	d1fc      	bne.n	800087c <__eqsf2+0x24>
 8000882:	428b      	cmp	r3, r1
 8000884:	d00d      	beq.n	80008a2 <__eqsf2+0x4a>
 8000886:	2a00      	cmp	r2, #0
 8000888:	d1f8      	bne.n	800087c <__eqsf2+0x24>
 800088a:	0028      	movs	r0, r5
 800088c:	1e45      	subs	r5, r0, #1
 800088e:	41a8      	sbcs	r0, r5
 8000890:	e7f4      	b.n	800087c <__eqsf2+0x24>
 8000892:	2001      	movs	r0, #1
 8000894:	2d00      	cmp	r5, #0
 8000896:	d1f1      	bne.n	800087c <__eqsf2+0x24>
 8000898:	e7eb      	b.n	8000872 <__eqsf2+0x1a>
 800089a:	2001      	movs	r0, #1
 800089c:	2e00      	cmp	r6, #0
 800089e:	d1ed      	bne.n	800087c <__eqsf2+0x24>
 80008a0:	e7e9      	b.n	8000876 <__eqsf2+0x1e>
 80008a2:	2000      	movs	r0, #0
 80008a4:	e7ea      	b.n	800087c <__eqsf2+0x24>
 80008a6:	46c0      	nop			; (mov r8, r8)

080008a8 <__gesf2>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	004a      	lsls	r2, r1, #1
 80008ac:	024e      	lsls	r6, r1, #9
 80008ae:	0245      	lsls	r5, r0, #9
 80008b0:	0044      	lsls	r4, r0, #1
 80008b2:	0a6d      	lsrs	r5, r5, #9
 80008b4:	0e24      	lsrs	r4, r4, #24
 80008b6:	0fc3      	lsrs	r3, r0, #31
 80008b8:	0a76      	lsrs	r6, r6, #9
 80008ba:	0e12      	lsrs	r2, r2, #24
 80008bc:	0fc9      	lsrs	r1, r1, #31
 80008be:	2cff      	cmp	r4, #255	; 0xff
 80008c0:	d015      	beq.n	80008ee <__gesf2+0x46>
 80008c2:	2aff      	cmp	r2, #255	; 0xff
 80008c4:	d00e      	beq.n	80008e4 <__gesf2+0x3c>
 80008c6:	2c00      	cmp	r4, #0
 80008c8:	d115      	bne.n	80008f6 <__gesf2+0x4e>
 80008ca:	2a00      	cmp	r2, #0
 80008cc:	d101      	bne.n	80008d2 <__gesf2+0x2a>
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	d01c      	beq.n	800090c <__gesf2+0x64>
 80008d2:	2d00      	cmp	r5, #0
 80008d4:	d014      	beq.n	8000900 <__gesf2+0x58>
 80008d6:	428b      	cmp	r3, r1
 80008d8:	d027      	beq.n	800092a <__gesf2+0x82>
 80008da:	2002      	movs	r0, #2
 80008dc:	3b01      	subs	r3, #1
 80008de:	4018      	ands	r0, r3
 80008e0:	3801      	subs	r0, #1
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	2e00      	cmp	r6, #0
 80008e6:	d0ee      	beq.n	80008c6 <__gesf2+0x1e>
 80008e8:	2002      	movs	r0, #2
 80008ea:	4240      	negs	r0, r0
 80008ec:	e7f9      	b.n	80008e2 <__gesf2+0x3a>
 80008ee:	2d00      	cmp	r5, #0
 80008f0:	d1fa      	bne.n	80008e8 <__gesf2+0x40>
 80008f2:	2aff      	cmp	r2, #255	; 0xff
 80008f4:	d00e      	beq.n	8000914 <__gesf2+0x6c>
 80008f6:	2a00      	cmp	r2, #0
 80008f8:	d10e      	bne.n	8000918 <__gesf2+0x70>
 80008fa:	2e00      	cmp	r6, #0
 80008fc:	d0ed      	beq.n	80008da <__gesf2+0x32>
 80008fe:	e00b      	b.n	8000918 <__gesf2+0x70>
 8000900:	2301      	movs	r3, #1
 8000902:	3901      	subs	r1, #1
 8000904:	4399      	bics	r1, r3
 8000906:	0008      	movs	r0, r1
 8000908:	3001      	adds	r0, #1
 800090a:	e7ea      	b.n	80008e2 <__gesf2+0x3a>
 800090c:	2000      	movs	r0, #0
 800090e:	2d00      	cmp	r5, #0
 8000910:	d0e7      	beq.n	80008e2 <__gesf2+0x3a>
 8000912:	e7e2      	b.n	80008da <__gesf2+0x32>
 8000914:	2e00      	cmp	r6, #0
 8000916:	d1e7      	bne.n	80008e8 <__gesf2+0x40>
 8000918:	428b      	cmp	r3, r1
 800091a:	d1de      	bne.n	80008da <__gesf2+0x32>
 800091c:	4294      	cmp	r4, r2
 800091e:	dd05      	ble.n	800092c <__gesf2+0x84>
 8000920:	2102      	movs	r1, #2
 8000922:	1e58      	subs	r0, r3, #1
 8000924:	4008      	ands	r0, r1
 8000926:	3801      	subs	r0, #1
 8000928:	e7db      	b.n	80008e2 <__gesf2+0x3a>
 800092a:	2400      	movs	r4, #0
 800092c:	42a2      	cmp	r2, r4
 800092e:	dc04      	bgt.n	800093a <__gesf2+0x92>
 8000930:	42b5      	cmp	r5, r6
 8000932:	d8d2      	bhi.n	80008da <__gesf2+0x32>
 8000934:	2000      	movs	r0, #0
 8000936:	42b5      	cmp	r5, r6
 8000938:	d2d3      	bcs.n	80008e2 <__gesf2+0x3a>
 800093a:	1e58      	subs	r0, r3, #1
 800093c:	2301      	movs	r3, #1
 800093e:	4398      	bics	r0, r3
 8000940:	3001      	adds	r0, #1
 8000942:	e7ce      	b.n	80008e2 <__gesf2+0x3a>

08000944 <__lesf2>:
 8000944:	b530      	push	{r4, r5, lr}
 8000946:	0042      	lsls	r2, r0, #1
 8000948:	0244      	lsls	r4, r0, #9
 800094a:	024d      	lsls	r5, r1, #9
 800094c:	0fc3      	lsrs	r3, r0, #31
 800094e:	0048      	lsls	r0, r1, #1
 8000950:	0a64      	lsrs	r4, r4, #9
 8000952:	0e12      	lsrs	r2, r2, #24
 8000954:	0a6d      	lsrs	r5, r5, #9
 8000956:	0e00      	lsrs	r0, r0, #24
 8000958:	0fc9      	lsrs	r1, r1, #31
 800095a:	2aff      	cmp	r2, #255	; 0xff
 800095c:	d012      	beq.n	8000984 <__lesf2+0x40>
 800095e:	28ff      	cmp	r0, #255	; 0xff
 8000960:	d00c      	beq.n	800097c <__lesf2+0x38>
 8000962:	2a00      	cmp	r2, #0
 8000964:	d112      	bne.n	800098c <__lesf2+0x48>
 8000966:	2800      	cmp	r0, #0
 8000968:	d119      	bne.n	800099e <__lesf2+0x5a>
 800096a:	2d00      	cmp	r5, #0
 800096c:	d117      	bne.n	800099e <__lesf2+0x5a>
 800096e:	2c00      	cmp	r4, #0
 8000970:	d02b      	beq.n	80009ca <__lesf2+0x86>
 8000972:	2002      	movs	r0, #2
 8000974:	3b01      	subs	r3, #1
 8000976:	4018      	ands	r0, r3
 8000978:	3801      	subs	r0, #1
 800097a:	e026      	b.n	80009ca <__lesf2+0x86>
 800097c:	2d00      	cmp	r5, #0
 800097e:	d0f0      	beq.n	8000962 <__lesf2+0x1e>
 8000980:	2002      	movs	r0, #2
 8000982:	e022      	b.n	80009ca <__lesf2+0x86>
 8000984:	2c00      	cmp	r4, #0
 8000986:	d1fb      	bne.n	8000980 <__lesf2+0x3c>
 8000988:	28ff      	cmp	r0, #255	; 0xff
 800098a:	d01f      	beq.n	80009cc <__lesf2+0x88>
 800098c:	2800      	cmp	r0, #0
 800098e:	d11f      	bne.n	80009d0 <__lesf2+0x8c>
 8000990:	2d00      	cmp	r5, #0
 8000992:	d11d      	bne.n	80009d0 <__lesf2+0x8c>
 8000994:	2002      	movs	r0, #2
 8000996:	3b01      	subs	r3, #1
 8000998:	4018      	ands	r0, r3
 800099a:	3801      	subs	r0, #1
 800099c:	e015      	b.n	80009ca <__lesf2+0x86>
 800099e:	2c00      	cmp	r4, #0
 80009a0:	d00e      	beq.n	80009c0 <__lesf2+0x7c>
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d1e5      	bne.n	8000972 <__lesf2+0x2e>
 80009a6:	2200      	movs	r2, #0
 80009a8:	4290      	cmp	r0, r2
 80009aa:	dc04      	bgt.n	80009b6 <__lesf2+0x72>
 80009ac:	42ac      	cmp	r4, r5
 80009ae:	d8e0      	bhi.n	8000972 <__lesf2+0x2e>
 80009b0:	2000      	movs	r0, #0
 80009b2:	42ac      	cmp	r4, r5
 80009b4:	d209      	bcs.n	80009ca <__lesf2+0x86>
 80009b6:	1e58      	subs	r0, r3, #1
 80009b8:	2301      	movs	r3, #1
 80009ba:	4398      	bics	r0, r3
 80009bc:	3001      	adds	r0, #1
 80009be:	e004      	b.n	80009ca <__lesf2+0x86>
 80009c0:	2301      	movs	r3, #1
 80009c2:	3901      	subs	r1, #1
 80009c4:	4399      	bics	r1, r3
 80009c6:	0008      	movs	r0, r1
 80009c8:	3001      	adds	r0, #1
 80009ca:	bd30      	pop	{r4, r5, pc}
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d1d7      	bne.n	8000980 <__lesf2+0x3c>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d1ce      	bne.n	8000972 <__lesf2+0x2e>
 80009d4:	4282      	cmp	r2, r0
 80009d6:	dde7      	ble.n	80009a8 <__lesf2+0x64>
 80009d8:	2102      	movs	r1, #2
 80009da:	1e58      	subs	r0, r3, #1
 80009dc:	4008      	ands	r0, r1
 80009de:	3801      	subs	r0, #1
 80009e0:	e7f3      	b.n	80009ca <__lesf2+0x86>
 80009e2:	46c0      	nop			; (mov r8, r8)

080009e4 <__aeabi_fmul>:
 80009e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009e6:	464e      	mov	r6, r9
 80009e8:	4657      	mov	r7, sl
 80009ea:	4645      	mov	r5, r8
 80009ec:	46de      	mov	lr, fp
 80009ee:	b5e0      	push	{r5, r6, r7, lr}
 80009f0:	0243      	lsls	r3, r0, #9
 80009f2:	0a5b      	lsrs	r3, r3, #9
 80009f4:	0045      	lsls	r5, r0, #1
 80009f6:	b083      	sub	sp, #12
 80009f8:	1c0f      	adds	r7, r1, #0
 80009fa:	4699      	mov	r9, r3
 80009fc:	0e2d      	lsrs	r5, r5, #24
 80009fe:	0fc6      	lsrs	r6, r0, #31
 8000a00:	2d00      	cmp	r5, #0
 8000a02:	d057      	beq.n	8000ab4 <__aeabi_fmul+0xd0>
 8000a04:	2dff      	cmp	r5, #255	; 0xff
 8000a06:	d024      	beq.n	8000a52 <__aeabi_fmul+0x6e>
 8000a08:	2080      	movs	r0, #128	; 0x80
 8000a0a:	00db      	lsls	r3, r3, #3
 8000a0c:	04c0      	lsls	r0, r0, #19
 8000a0e:	4318      	orrs	r0, r3
 8000a10:	2300      	movs	r3, #0
 8000a12:	4681      	mov	r9, r0
 8000a14:	469a      	mov	sl, r3
 8000a16:	469b      	mov	fp, r3
 8000a18:	3d7f      	subs	r5, #127	; 0x7f
 8000a1a:	027c      	lsls	r4, r7, #9
 8000a1c:	007a      	lsls	r2, r7, #1
 8000a1e:	0ffb      	lsrs	r3, r7, #31
 8000a20:	0a64      	lsrs	r4, r4, #9
 8000a22:	0e12      	lsrs	r2, r2, #24
 8000a24:	4698      	mov	r8, r3
 8000a26:	d023      	beq.n	8000a70 <__aeabi_fmul+0x8c>
 8000a28:	2aff      	cmp	r2, #255	; 0xff
 8000a2a:	d04b      	beq.n	8000ac4 <__aeabi_fmul+0xe0>
 8000a2c:	00e3      	lsls	r3, r4, #3
 8000a2e:	2480      	movs	r4, #128	; 0x80
 8000a30:	2000      	movs	r0, #0
 8000a32:	04e4      	lsls	r4, r4, #19
 8000a34:	3a7f      	subs	r2, #127	; 0x7f
 8000a36:	431c      	orrs	r4, r3
 8000a38:	18ad      	adds	r5, r5, r2
 8000a3a:	1c6b      	adds	r3, r5, #1
 8000a3c:	4647      	mov	r7, r8
 8000a3e:	9301      	str	r3, [sp, #4]
 8000a40:	4653      	mov	r3, sl
 8000a42:	4077      	eors	r7, r6
 8000a44:	003a      	movs	r2, r7
 8000a46:	2b0f      	cmp	r3, #15
 8000a48:	d848      	bhi.n	8000adc <__aeabi_fmul+0xf8>
 8000a4a:	497d      	ldr	r1, [pc, #500]	; (8000c40 <__aeabi_fmul+0x25c>)
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	58cb      	ldr	r3, [r1, r3]
 8000a50:	469f      	mov	pc, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d000      	beq.n	8000a58 <__aeabi_fmul+0x74>
 8000a56:	e085      	b.n	8000b64 <__aeabi_fmul+0x180>
 8000a58:	3308      	adds	r3, #8
 8000a5a:	469a      	mov	sl, r3
 8000a5c:	3b06      	subs	r3, #6
 8000a5e:	469b      	mov	fp, r3
 8000a60:	027c      	lsls	r4, r7, #9
 8000a62:	007a      	lsls	r2, r7, #1
 8000a64:	0ffb      	lsrs	r3, r7, #31
 8000a66:	25ff      	movs	r5, #255	; 0xff
 8000a68:	0a64      	lsrs	r4, r4, #9
 8000a6a:	0e12      	lsrs	r2, r2, #24
 8000a6c:	4698      	mov	r8, r3
 8000a6e:	d1db      	bne.n	8000a28 <__aeabi_fmul+0x44>
 8000a70:	2c00      	cmp	r4, #0
 8000a72:	d000      	beq.n	8000a76 <__aeabi_fmul+0x92>
 8000a74:	e090      	b.n	8000b98 <__aeabi_fmul+0x1b4>
 8000a76:	4652      	mov	r2, sl
 8000a78:	2301      	movs	r3, #1
 8000a7a:	431a      	orrs	r2, r3
 8000a7c:	4692      	mov	sl, r2
 8000a7e:	2001      	movs	r0, #1
 8000a80:	e7db      	b.n	8000a3a <__aeabi_fmul+0x56>
 8000a82:	464c      	mov	r4, r9
 8000a84:	4658      	mov	r0, fp
 8000a86:	0017      	movs	r7, r2
 8000a88:	2802      	cmp	r0, #2
 8000a8a:	d024      	beq.n	8000ad6 <__aeabi_fmul+0xf2>
 8000a8c:	2803      	cmp	r0, #3
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_fmul+0xae>
 8000a90:	e0cf      	b.n	8000c32 <__aeabi_fmul+0x24e>
 8000a92:	2200      	movs	r2, #0
 8000a94:	2300      	movs	r3, #0
 8000a96:	2801      	cmp	r0, #1
 8000a98:	d14d      	bne.n	8000b36 <__aeabi_fmul+0x152>
 8000a9a:	0258      	lsls	r0, r3, #9
 8000a9c:	05d2      	lsls	r2, r2, #23
 8000a9e:	0a40      	lsrs	r0, r0, #9
 8000aa0:	07ff      	lsls	r7, r7, #31
 8000aa2:	4310      	orrs	r0, r2
 8000aa4:	4338      	orrs	r0, r7
 8000aa6:	b003      	add	sp, #12
 8000aa8:	bc3c      	pop	{r2, r3, r4, r5}
 8000aaa:	4690      	mov	r8, r2
 8000aac:	4699      	mov	r9, r3
 8000aae:	46a2      	mov	sl, r4
 8000ab0:	46ab      	mov	fp, r5
 8000ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d15b      	bne.n	8000b70 <__aeabi_fmul+0x18c>
 8000ab8:	2304      	movs	r3, #4
 8000aba:	469a      	mov	sl, r3
 8000abc:	3b03      	subs	r3, #3
 8000abe:	2500      	movs	r5, #0
 8000ac0:	469b      	mov	fp, r3
 8000ac2:	e7aa      	b.n	8000a1a <__aeabi_fmul+0x36>
 8000ac4:	35ff      	adds	r5, #255	; 0xff
 8000ac6:	2c00      	cmp	r4, #0
 8000ac8:	d160      	bne.n	8000b8c <__aeabi_fmul+0x1a8>
 8000aca:	4652      	mov	r2, sl
 8000acc:	2302      	movs	r3, #2
 8000ace:	431a      	orrs	r2, r3
 8000ad0:	4692      	mov	sl, r2
 8000ad2:	2002      	movs	r0, #2
 8000ad4:	e7b1      	b.n	8000a3a <__aeabi_fmul+0x56>
 8000ad6:	22ff      	movs	r2, #255	; 0xff
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e7de      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000adc:	464b      	mov	r3, r9
 8000ade:	0c1b      	lsrs	r3, r3, #16
 8000ae0:	469c      	mov	ip, r3
 8000ae2:	464b      	mov	r3, r9
 8000ae4:	0426      	lsls	r6, r4, #16
 8000ae6:	0c36      	lsrs	r6, r6, #16
 8000ae8:	0418      	lsls	r0, r3, #16
 8000aea:	4661      	mov	r1, ip
 8000aec:	0033      	movs	r3, r6
 8000aee:	0c22      	lsrs	r2, r4, #16
 8000af0:	4664      	mov	r4, ip
 8000af2:	0c00      	lsrs	r0, r0, #16
 8000af4:	4343      	muls	r3, r0
 8000af6:	434e      	muls	r6, r1
 8000af8:	4350      	muls	r0, r2
 8000afa:	4354      	muls	r4, r2
 8000afc:	1980      	adds	r0, r0, r6
 8000afe:	0c1a      	lsrs	r2, r3, #16
 8000b00:	1812      	adds	r2, r2, r0
 8000b02:	4296      	cmp	r6, r2
 8000b04:	d903      	bls.n	8000b0e <__aeabi_fmul+0x12a>
 8000b06:	2180      	movs	r1, #128	; 0x80
 8000b08:	0249      	lsls	r1, r1, #9
 8000b0a:	468c      	mov	ip, r1
 8000b0c:	4464      	add	r4, ip
 8000b0e:	041b      	lsls	r3, r3, #16
 8000b10:	0c1b      	lsrs	r3, r3, #16
 8000b12:	0410      	lsls	r0, r2, #16
 8000b14:	18c0      	adds	r0, r0, r3
 8000b16:	0183      	lsls	r3, r0, #6
 8000b18:	1e5e      	subs	r6, r3, #1
 8000b1a:	41b3      	sbcs	r3, r6
 8000b1c:	0e80      	lsrs	r0, r0, #26
 8000b1e:	4318      	orrs	r0, r3
 8000b20:	0c13      	lsrs	r3, r2, #16
 8000b22:	191b      	adds	r3, r3, r4
 8000b24:	019b      	lsls	r3, r3, #6
 8000b26:	4303      	orrs	r3, r0
 8000b28:	001c      	movs	r4, r3
 8000b2a:	0123      	lsls	r3, r4, #4
 8000b2c:	d579      	bpl.n	8000c22 <__aeabi_fmul+0x23e>
 8000b2e:	2301      	movs	r3, #1
 8000b30:	0862      	lsrs	r2, r4, #1
 8000b32:	401c      	ands	r4, r3
 8000b34:	4314      	orrs	r4, r2
 8000b36:	9a01      	ldr	r2, [sp, #4]
 8000b38:	327f      	adds	r2, #127	; 0x7f
 8000b3a:	2a00      	cmp	r2, #0
 8000b3c:	dd4d      	ble.n	8000bda <__aeabi_fmul+0x1f6>
 8000b3e:	0763      	lsls	r3, r4, #29
 8000b40:	d004      	beq.n	8000b4c <__aeabi_fmul+0x168>
 8000b42:	230f      	movs	r3, #15
 8000b44:	4023      	ands	r3, r4
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	d000      	beq.n	8000b4c <__aeabi_fmul+0x168>
 8000b4a:	3404      	adds	r4, #4
 8000b4c:	0123      	lsls	r3, r4, #4
 8000b4e:	d503      	bpl.n	8000b58 <__aeabi_fmul+0x174>
 8000b50:	4b3c      	ldr	r3, [pc, #240]	; (8000c44 <__aeabi_fmul+0x260>)
 8000b52:	9a01      	ldr	r2, [sp, #4]
 8000b54:	401c      	ands	r4, r3
 8000b56:	3280      	adds	r2, #128	; 0x80
 8000b58:	2afe      	cmp	r2, #254	; 0xfe
 8000b5a:	dcbc      	bgt.n	8000ad6 <__aeabi_fmul+0xf2>
 8000b5c:	01a3      	lsls	r3, r4, #6
 8000b5e:	0a5b      	lsrs	r3, r3, #9
 8000b60:	b2d2      	uxtb	r2, r2
 8000b62:	e79a      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000b64:	230c      	movs	r3, #12
 8000b66:	469a      	mov	sl, r3
 8000b68:	3b09      	subs	r3, #9
 8000b6a:	25ff      	movs	r5, #255	; 0xff
 8000b6c:	469b      	mov	fp, r3
 8000b6e:	e754      	b.n	8000a1a <__aeabi_fmul+0x36>
 8000b70:	0018      	movs	r0, r3
 8000b72:	f000 fe83 	bl	800187c <__clzsi2>
 8000b76:	464a      	mov	r2, r9
 8000b78:	1f43      	subs	r3, r0, #5
 8000b7a:	2576      	movs	r5, #118	; 0x76
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	2300      	movs	r3, #0
 8000b80:	426d      	negs	r5, r5
 8000b82:	4691      	mov	r9, r2
 8000b84:	1a2d      	subs	r5, r5, r0
 8000b86:	469a      	mov	sl, r3
 8000b88:	469b      	mov	fp, r3
 8000b8a:	e746      	b.n	8000a1a <__aeabi_fmul+0x36>
 8000b8c:	4652      	mov	r2, sl
 8000b8e:	2303      	movs	r3, #3
 8000b90:	431a      	orrs	r2, r3
 8000b92:	4692      	mov	sl, r2
 8000b94:	2003      	movs	r0, #3
 8000b96:	e750      	b.n	8000a3a <__aeabi_fmul+0x56>
 8000b98:	0020      	movs	r0, r4
 8000b9a:	f000 fe6f 	bl	800187c <__clzsi2>
 8000b9e:	1f43      	subs	r3, r0, #5
 8000ba0:	1a2d      	subs	r5, r5, r0
 8000ba2:	409c      	lsls	r4, r3
 8000ba4:	3d76      	subs	r5, #118	; 0x76
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	e747      	b.n	8000a3a <__aeabi_fmul+0x56>
 8000baa:	2380      	movs	r3, #128	; 0x80
 8000bac:	2700      	movs	r7, #0
 8000bae:	03db      	lsls	r3, r3, #15
 8000bb0:	22ff      	movs	r2, #255	; 0xff
 8000bb2:	e772      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000bb4:	4642      	mov	r2, r8
 8000bb6:	e766      	b.n	8000a86 <__aeabi_fmul+0xa2>
 8000bb8:	464c      	mov	r4, r9
 8000bba:	0032      	movs	r2, r6
 8000bbc:	4658      	mov	r0, fp
 8000bbe:	e762      	b.n	8000a86 <__aeabi_fmul+0xa2>
 8000bc0:	2380      	movs	r3, #128	; 0x80
 8000bc2:	464a      	mov	r2, r9
 8000bc4:	03db      	lsls	r3, r3, #15
 8000bc6:	421a      	tst	r2, r3
 8000bc8:	d022      	beq.n	8000c10 <__aeabi_fmul+0x22c>
 8000bca:	421c      	tst	r4, r3
 8000bcc:	d120      	bne.n	8000c10 <__aeabi_fmul+0x22c>
 8000bce:	4323      	orrs	r3, r4
 8000bd0:	025b      	lsls	r3, r3, #9
 8000bd2:	0a5b      	lsrs	r3, r3, #9
 8000bd4:	4647      	mov	r7, r8
 8000bd6:	22ff      	movs	r2, #255	; 0xff
 8000bd8:	e75f      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000bda:	2301      	movs	r3, #1
 8000bdc:	1a9a      	subs	r2, r3, r2
 8000bde:	2a1b      	cmp	r2, #27
 8000be0:	dc21      	bgt.n	8000c26 <__aeabi_fmul+0x242>
 8000be2:	0023      	movs	r3, r4
 8000be4:	9901      	ldr	r1, [sp, #4]
 8000be6:	40d3      	lsrs	r3, r2
 8000be8:	319e      	adds	r1, #158	; 0x9e
 8000bea:	408c      	lsls	r4, r1
 8000bec:	001a      	movs	r2, r3
 8000bee:	0023      	movs	r3, r4
 8000bf0:	1e5c      	subs	r4, r3, #1
 8000bf2:	41a3      	sbcs	r3, r4
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	075a      	lsls	r2, r3, #29
 8000bf8:	d004      	beq.n	8000c04 <__aeabi_fmul+0x220>
 8000bfa:	220f      	movs	r2, #15
 8000bfc:	401a      	ands	r2, r3
 8000bfe:	2a04      	cmp	r2, #4
 8000c00:	d000      	beq.n	8000c04 <__aeabi_fmul+0x220>
 8000c02:	3304      	adds	r3, #4
 8000c04:	015a      	lsls	r2, r3, #5
 8000c06:	d411      	bmi.n	8000c2c <__aeabi_fmul+0x248>
 8000c08:	019b      	lsls	r3, r3, #6
 8000c0a:	0a5b      	lsrs	r3, r3, #9
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	e744      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000c10:	2380      	movs	r3, #128	; 0x80
 8000c12:	464a      	mov	r2, r9
 8000c14:	03db      	lsls	r3, r3, #15
 8000c16:	4313      	orrs	r3, r2
 8000c18:	025b      	lsls	r3, r3, #9
 8000c1a:	0a5b      	lsrs	r3, r3, #9
 8000c1c:	0037      	movs	r7, r6
 8000c1e:	22ff      	movs	r2, #255	; 0xff
 8000c20:	e73b      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000c22:	9501      	str	r5, [sp, #4]
 8000c24:	e787      	b.n	8000b36 <__aeabi_fmul+0x152>
 8000c26:	2200      	movs	r2, #0
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e736      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e733      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000c32:	2380      	movs	r3, #128	; 0x80
 8000c34:	03db      	lsls	r3, r3, #15
 8000c36:	4323      	orrs	r3, r4
 8000c38:	025b      	lsls	r3, r3, #9
 8000c3a:	0a5b      	lsrs	r3, r3, #9
 8000c3c:	22ff      	movs	r2, #255	; 0xff
 8000c3e:	e72c      	b.n	8000a9a <__aeabi_fmul+0xb6>
 8000c40:	08005690 	.word	0x08005690
 8000c44:	f7ffffff 	.word	0xf7ffffff

08000c48 <__aeabi_fsub>:
 8000c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c4a:	4647      	mov	r7, r8
 8000c4c:	46ce      	mov	lr, r9
 8000c4e:	0044      	lsls	r4, r0, #1
 8000c50:	0fc2      	lsrs	r2, r0, #31
 8000c52:	b580      	push	{r7, lr}
 8000c54:	0247      	lsls	r7, r0, #9
 8000c56:	0248      	lsls	r0, r1, #9
 8000c58:	0a40      	lsrs	r0, r0, #9
 8000c5a:	4684      	mov	ip, r0
 8000c5c:	4666      	mov	r6, ip
 8000c5e:	0048      	lsls	r0, r1, #1
 8000c60:	0a7f      	lsrs	r7, r7, #9
 8000c62:	0e24      	lsrs	r4, r4, #24
 8000c64:	00f6      	lsls	r6, r6, #3
 8000c66:	0025      	movs	r5, r4
 8000c68:	4690      	mov	r8, r2
 8000c6a:	00fb      	lsls	r3, r7, #3
 8000c6c:	0e00      	lsrs	r0, r0, #24
 8000c6e:	0fc9      	lsrs	r1, r1, #31
 8000c70:	46b1      	mov	r9, r6
 8000c72:	28ff      	cmp	r0, #255	; 0xff
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fsub+0x30>
 8000c76:	e085      	b.n	8000d84 <__aeabi_fsub+0x13c>
 8000c78:	2601      	movs	r6, #1
 8000c7a:	4071      	eors	r1, r6
 8000c7c:	1a26      	subs	r6, r4, r0
 8000c7e:	4291      	cmp	r1, r2
 8000c80:	d057      	beq.n	8000d32 <__aeabi_fsub+0xea>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	dd43      	ble.n	8000d0e <__aeabi_fsub+0xc6>
 8000c86:	2800      	cmp	r0, #0
 8000c88:	d000      	beq.n	8000c8c <__aeabi_fsub+0x44>
 8000c8a:	e07f      	b.n	8000d8c <__aeabi_fsub+0x144>
 8000c8c:	4649      	mov	r1, r9
 8000c8e:	2900      	cmp	r1, #0
 8000c90:	d100      	bne.n	8000c94 <__aeabi_fsub+0x4c>
 8000c92:	e0aa      	b.n	8000dea <__aeabi_fsub+0x1a2>
 8000c94:	3e01      	subs	r6, #1
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d000      	beq.n	8000c9c <__aeabi_fsub+0x54>
 8000c9a:	e0f7      	b.n	8000e8c <__aeabi_fsub+0x244>
 8000c9c:	1a5b      	subs	r3, r3, r1
 8000c9e:	015a      	lsls	r2, r3, #5
 8000ca0:	d400      	bmi.n	8000ca4 <__aeabi_fsub+0x5c>
 8000ca2:	e08b      	b.n	8000dbc <__aeabi_fsub+0x174>
 8000ca4:	019b      	lsls	r3, r3, #6
 8000ca6:	099c      	lsrs	r4, r3, #6
 8000ca8:	0020      	movs	r0, r4
 8000caa:	f000 fde7 	bl	800187c <__clzsi2>
 8000cae:	3805      	subs	r0, #5
 8000cb0:	4084      	lsls	r4, r0
 8000cb2:	4285      	cmp	r5, r0
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_fsub+0x70>
 8000cb6:	e0d3      	b.n	8000e60 <__aeabi_fsub+0x218>
 8000cb8:	1b45      	subs	r5, r0, r5
 8000cba:	0023      	movs	r3, r4
 8000cbc:	2020      	movs	r0, #32
 8000cbe:	3501      	adds	r5, #1
 8000cc0:	40eb      	lsrs	r3, r5
 8000cc2:	1b45      	subs	r5, r0, r5
 8000cc4:	40ac      	lsls	r4, r5
 8000cc6:	1e62      	subs	r2, r4, #1
 8000cc8:	4194      	sbcs	r4, r2
 8000cca:	4323      	orrs	r3, r4
 8000ccc:	2407      	movs	r4, #7
 8000cce:	2500      	movs	r5, #0
 8000cd0:	401c      	ands	r4, r3
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4641      	mov	r1, r8
 8000cd6:	400a      	ands	r2, r1
 8000cd8:	2c00      	cmp	r4, #0
 8000cda:	d004      	beq.n	8000ce6 <__aeabi_fsub+0x9e>
 8000cdc:	210f      	movs	r1, #15
 8000cde:	4019      	ands	r1, r3
 8000ce0:	2904      	cmp	r1, #4
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fsub+0x9e>
 8000ce4:	3304      	adds	r3, #4
 8000ce6:	0159      	lsls	r1, r3, #5
 8000ce8:	d400      	bmi.n	8000cec <__aeabi_fsub+0xa4>
 8000cea:	e080      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000cec:	3501      	adds	r5, #1
 8000cee:	b2ec      	uxtb	r4, r5
 8000cf0:	2dff      	cmp	r5, #255	; 0xff
 8000cf2:	d000      	beq.n	8000cf6 <__aeabi_fsub+0xae>
 8000cf4:	e0a3      	b.n	8000e3e <__aeabi_fsub+0x1f6>
 8000cf6:	24ff      	movs	r4, #255	; 0xff
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	025b      	lsls	r3, r3, #9
 8000cfc:	05e4      	lsls	r4, r4, #23
 8000cfe:	0a58      	lsrs	r0, r3, #9
 8000d00:	07d2      	lsls	r2, r2, #31
 8000d02:	4320      	orrs	r0, r4
 8000d04:	4310      	orrs	r0, r2
 8000d06:	bc0c      	pop	{r2, r3}
 8000d08:	4690      	mov	r8, r2
 8000d0a:	4699      	mov	r9, r3
 8000d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d174      	bne.n	8000dfc <__aeabi_fsub+0x1b4>
 8000d12:	1c60      	adds	r0, r4, #1
 8000d14:	b2c0      	uxtb	r0, r0
 8000d16:	2801      	cmp	r0, #1
 8000d18:	dc00      	bgt.n	8000d1c <__aeabi_fsub+0xd4>
 8000d1a:	e0a7      	b.n	8000e6c <__aeabi_fsub+0x224>
 8000d1c:	464a      	mov	r2, r9
 8000d1e:	1a9c      	subs	r4, r3, r2
 8000d20:	0162      	lsls	r2, r4, #5
 8000d22:	d500      	bpl.n	8000d26 <__aeabi_fsub+0xde>
 8000d24:	e0b6      	b.n	8000e94 <__aeabi_fsub+0x24c>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	d1be      	bne.n	8000ca8 <__aeabi_fsub+0x60>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2400      	movs	r4, #0
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e7e3      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	dc00      	bgt.n	8000d38 <__aeabi_fsub+0xf0>
 8000d36:	e085      	b.n	8000e44 <__aeabi_fsub+0x1fc>
 8000d38:	2800      	cmp	r0, #0
 8000d3a:	d046      	beq.n	8000dca <__aeabi_fsub+0x182>
 8000d3c:	2cff      	cmp	r4, #255	; 0xff
 8000d3e:	d049      	beq.n	8000dd4 <__aeabi_fsub+0x18c>
 8000d40:	2280      	movs	r2, #128	; 0x80
 8000d42:	4648      	mov	r0, r9
 8000d44:	04d2      	lsls	r2, r2, #19
 8000d46:	4310      	orrs	r0, r2
 8000d48:	4681      	mov	r9, r0
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	2e1b      	cmp	r6, #27
 8000d4e:	dc09      	bgt.n	8000d64 <__aeabi_fsub+0x11c>
 8000d50:	2020      	movs	r0, #32
 8000d52:	464c      	mov	r4, r9
 8000d54:	1b80      	subs	r0, r0, r6
 8000d56:	4084      	lsls	r4, r0
 8000d58:	464a      	mov	r2, r9
 8000d5a:	0020      	movs	r0, r4
 8000d5c:	40f2      	lsrs	r2, r6
 8000d5e:	1e44      	subs	r4, r0, #1
 8000d60:	41a0      	sbcs	r0, r4
 8000d62:	4302      	orrs	r2, r0
 8000d64:	189b      	adds	r3, r3, r2
 8000d66:	015a      	lsls	r2, r3, #5
 8000d68:	d528      	bpl.n	8000dbc <__aeabi_fsub+0x174>
 8000d6a:	3501      	adds	r5, #1
 8000d6c:	2dff      	cmp	r5, #255	; 0xff
 8000d6e:	d100      	bne.n	8000d72 <__aeabi_fsub+0x12a>
 8000d70:	e0a8      	b.n	8000ec4 <__aeabi_fsub+0x27c>
 8000d72:	2201      	movs	r2, #1
 8000d74:	2407      	movs	r4, #7
 8000d76:	4994      	ldr	r1, [pc, #592]	; (8000fc8 <__aeabi_fsub+0x380>)
 8000d78:	401a      	ands	r2, r3
 8000d7a:	085b      	lsrs	r3, r3, #1
 8000d7c:	400b      	ands	r3, r1
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	401c      	ands	r4, r3
 8000d82:	e7a6      	b.n	8000cd2 <__aeabi_fsub+0x8a>
 8000d84:	2e00      	cmp	r6, #0
 8000d86:	d000      	beq.n	8000d8a <__aeabi_fsub+0x142>
 8000d88:	e778      	b.n	8000c7c <__aeabi_fsub+0x34>
 8000d8a:	e775      	b.n	8000c78 <__aeabi_fsub+0x30>
 8000d8c:	2cff      	cmp	r4, #255	; 0xff
 8000d8e:	d054      	beq.n	8000e3a <__aeabi_fsub+0x1f2>
 8000d90:	2280      	movs	r2, #128	; 0x80
 8000d92:	4649      	mov	r1, r9
 8000d94:	04d2      	lsls	r2, r2, #19
 8000d96:	4311      	orrs	r1, r2
 8000d98:	4689      	mov	r9, r1
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2e1b      	cmp	r6, #27
 8000d9e:	dc09      	bgt.n	8000db4 <__aeabi_fsub+0x16c>
 8000da0:	2120      	movs	r1, #32
 8000da2:	4648      	mov	r0, r9
 8000da4:	1b89      	subs	r1, r1, r6
 8000da6:	4088      	lsls	r0, r1
 8000da8:	464a      	mov	r2, r9
 8000daa:	0001      	movs	r1, r0
 8000dac:	40f2      	lsrs	r2, r6
 8000dae:	1e48      	subs	r0, r1, #1
 8000db0:	4181      	sbcs	r1, r0
 8000db2:	430a      	orrs	r2, r1
 8000db4:	1a9b      	subs	r3, r3, r2
 8000db6:	015a      	lsls	r2, r3, #5
 8000db8:	d500      	bpl.n	8000dbc <__aeabi_fsub+0x174>
 8000dba:	e773      	b.n	8000ca4 <__aeabi_fsub+0x5c>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	4641      	mov	r1, r8
 8000dc0:	400a      	ands	r2, r1
 8000dc2:	0759      	lsls	r1, r3, #29
 8000dc4:	d000      	beq.n	8000dc8 <__aeabi_fsub+0x180>
 8000dc6:	e789      	b.n	8000cdc <__aeabi_fsub+0x94>
 8000dc8:	e011      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000dca:	4648      	mov	r0, r9
 8000dcc:	2800      	cmp	r0, #0
 8000dce:	d158      	bne.n	8000e82 <__aeabi_fsub+0x23a>
 8000dd0:	2cff      	cmp	r4, #255	; 0xff
 8000dd2:	d10c      	bne.n	8000dee <__aeabi_fsub+0x1a6>
 8000dd4:	08db      	lsrs	r3, r3, #3
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_fsub+0x194>
 8000dda:	e78c      	b.n	8000cf6 <__aeabi_fsub+0xae>
 8000ddc:	2080      	movs	r0, #128	; 0x80
 8000dde:	03c0      	lsls	r0, r0, #15
 8000de0:	4303      	orrs	r3, r0
 8000de2:	025b      	lsls	r3, r3, #9
 8000de4:	0a5b      	lsrs	r3, r3, #9
 8000de6:	24ff      	movs	r4, #255	; 0xff
 8000de8:	e787      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000dea:	2cff      	cmp	r4, #255	; 0xff
 8000dec:	d025      	beq.n	8000e3a <__aeabi_fsub+0x1f2>
 8000dee:	08db      	lsrs	r3, r3, #3
 8000df0:	2dff      	cmp	r5, #255	; 0xff
 8000df2:	d0f0      	beq.n	8000dd6 <__aeabi_fsub+0x18e>
 8000df4:	025b      	lsls	r3, r3, #9
 8000df6:	0a5b      	lsrs	r3, r3, #9
 8000df8:	b2ec      	uxtb	r4, r5
 8000dfa:	e77e      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000dfc:	2c00      	cmp	r4, #0
 8000dfe:	d04d      	beq.n	8000e9c <__aeabi_fsub+0x254>
 8000e00:	28ff      	cmp	r0, #255	; 0xff
 8000e02:	d018      	beq.n	8000e36 <__aeabi_fsub+0x1ee>
 8000e04:	2480      	movs	r4, #128	; 0x80
 8000e06:	04e4      	lsls	r4, r4, #19
 8000e08:	4272      	negs	r2, r6
 8000e0a:	4323      	orrs	r3, r4
 8000e0c:	2a1b      	cmp	r2, #27
 8000e0e:	dd00      	ble.n	8000e12 <__aeabi_fsub+0x1ca>
 8000e10:	e0c4      	b.n	8000f9c <__aeabi_fsub+0x354>
 8000e12:	001c      	movs	r4, r3
 8000e14:	2520      	movs	r5, #32
 8000e16:	40d4      	lsrs	r4, r2
 8000e18:	1aaa      	subs	r2, r5, r2
 8000e1a:	4093      	lsls	r3, r2
 8000e1c:	1e5a      	subs	r2, r3, #1
 8000e1e:	4193      	sbcs	r3, r2
 8000e20:	4323      	orrs	r3, r4
 8000e22:	464a      	mov	r2, r9
 8000e24:	0005      	movs	r5, r0
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	4688      	mov	r8, r1
 8000e2a:	e738      	b.n	8000c9e <__aeabi_fsub+0x56>
 8000e2c:	1c72      	adds	r2, r6, #1
 8000e2e:	d0f8      	beq.n	8000e22 <__aeabi_fsub+0x1da>
 8000e30:	43f2      	mvns	r2, r6
 8000e32:	28ff      	cmp	r0, #255	; 0xff
 8000e34:	d1ea      	bne.n	8000e0c <__aeabi_fsub+0x1c4>
 8000e36:	000a      	movs	r2, r1
 8000e38:	464b      	mov	r3, r9
 8000e3a:	25ff      	movs	r5, #255	; 0xff
 8000e3c:	e7d7      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000e3e:	019b      	lsls	r3, r3, #6
 8000e40:	0a5b      	lsrs	r3, r3, #9
 8000e42:	e75a      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000e44:	2e00      	cmp	r6, #0
 8000e46:	d141      	bne.n	8000ecc <__aeabi_fsub+0x284>
 8000e48:	1c65      	adds	r5, r4, #1
 8000e4a:	b2e9      	uxtb	r1, r5
 8000e4c:	2901      	cmp	r1, #1
 8000e4e:	dd45      	ble.n	8000edc <__aeabi_fsub+0x294>
 8000e50:	2dff      	cmp	r5, #255	; 0xff
 8000e52:	d100      	bne.n	8000e56 <__aeabi_fsub+0x20e>
 8000e54:	e74f      	b.n	8000cf6 <__aeabi_fsub+0xae>
 8000e56:	2407      	movs	r4, #7
 8000e58:	444b      	add	r3, r9
 8000e5a:	085b      	lsrs	r3, r3, #1
 8000e5c:	401c      	ands	r4, r3
 8000e5e:	e738      	b.n	8000cd2 <__aeabi_fsub+0x8a>
 8000e60:	2207      	movs	r2, #7
 8000e62:	4b5a      	ldr	r3, [pc, #360]	; (8000fcc <__aeabi_fsub+0x384>)
 8000e64:	1a2d      	subs	r5, r5, r0
 8000e66:	4023      	ands	r3, r4
 8000e68:	4014      	ands	r4, r2
 8000e6a:	e732      	b.n	8000cd2 <__aeabi_fsub+0x8a>
 8000e6c:	2c00      	cmp	r4, #0
 8000e6e:	d11d      	bne.n	8000eac <__aeabi_fsub+0x264>
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d17a      	bne.n	8000f6a <__aeabi_fsub+0x322>
 8000e74:	464b      	mov	r3, r9
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d100      	bne.n	8000e7c <__aeabi_fsub+0x234>
 8000e7a:	e091      	b.n	8000fa0 <__aeabi_fsub+0x358>
 8000e7c:	000a      	movs	r2, r1
 8000e7e:	2500      	movs	r5, #0
 8000e80:	e7b5      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000e82:	3e01      	subs	r6, #1
 8000e84:	2e00      	cmp	r6, #0
 8000e86:	d119      	bne.n	8000ebc <__aeabi_fsub+0x274>
 8000e88:	444b      	add	r3, r9
 8000e8a:	e76c      	b.n	8000d66 <__aeabi_fsub+0x11e>
 8000e8c:	2cff      	cmp	r4, #255	; 0xff
 8000e8e:	d184      	bne.n	8000d9a <__aeabi_fsub+0x152>
 8000e90:	25ff      	movs	r5, #255	; 0xff
 8000e92:	e7ac      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000e94:	464a      	mov	r2, r9
 8000e96:	4688      	mov	r8, r1
 8000e98:	1ad4      	subs	r4, r2, r3
 8000e9a:	e705      	b.n	8000ca8 <__aeabi_fsub+0x60>
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1c5      	bne.n	8000e2c <__aeabi_fsub+0x1e4>
 8000ea0:	000a      	movs	r2, r1
 8000ea2:	28ff      	cmp	r0, #255	; 0xff
 8000ea4:	d0c8      	beq.n	8000e38 <__aeabi_fsub+0x1f0>
 8000ea6:	0005      	movs	r5, r0
 8000ea8:	464b      	mov	r3, r9
 8000eaa:	e7a0      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d149      	bne.n	8000f44 <__aeabi_fsub+0x2fc>
 8000eb0:	464b      	mov	r3, r9
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d077      	beq.n	8000fa6 <__aeabi_fsub+0x35e>
 8000eb6:	000a      	movs	r2, r1
 8000eb8:	25ff      	movs	r5, #255	; 0xff
 8000eba:	e798      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000ebc:	2cff      	cmp	r4, #255	; 0xff
 8000ebe:	d000      	beq.n	8000ec2 <__aeabi_fsub+0x27a>
 8000ec0:	e743      	b.n	8000d4a <__aeabi_fsub+0x102>
 8000ec2:	e787      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000ec4:	000a      	movs	r2, r1
 8000ec6:	24ff      	movs	r4, #255	; 0xff
 8000ec8:	2300      	movs	r3, #0
 8000eca:	e716      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000ecc:	2c00      	cmp	r4, #0
 8000ece:	d115      	bne.n	8000efc <__aeabi_fsub+0x2b4>
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d157      	bne.n	8000f84 <__aeabi_fsub+0x33c>
 8000ed4:	28ff      	cmp	r0, #255	; 0xff
 8000ed6:	d1e6      	bne.n	8000ea6 <__aeabi_fsub+0x25e>
 8000ed8:	464b      	mov	r3, r9
 8000eda:	e77b      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000edc:	2c00      	cmp	r4, #0
 8000ede:	d120      	bne.n	8000f22 <__aeabi_fsub+0x2da>
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d057      	beq.n	8000f94 <__aeabi_fsub+0x34c>
 8000ee4:	4649      	mov	r1, r9
 8000ee6:	2900      	cmp	r1, #0
 8000ee8:	d053      	beq.n	8000f92 <__aeabi_fsub+0x34a>
 8000eea:	444b      	add	r3, r9
 8000eec:	015a      	lsls	r2, r3, #5
 8000eee:	d568      	bpl.n	8000fc2 <__aeabi_fsub+0x37a>
 8000ef0:	2407      	movs	r4, #7
 8000ef2:	4a36      	ldr	r2, [pc, #216]	; (8000fcc <__aeabi_fsub+0x384>)
 8000ef4:	401c      	ands	r4, r3
 8000ef6:	2501      	movs	r5, #1
 8000ef8:	4013      	ands	r3, r2
 8000efa:	e6ea      	b.n	8000cd2 <__aeabi_fsub+0x8a>
 8000efc:	28ff      	cmp	r0, #255	; 0xff
 8000efe:	d0eb      	beq.n	8000ed8 <__aeabi_fsub+0x290>
 8000f00:	2280      	movs	r2, #128	; 0x80
 8000f02:	04d2      	lsls	r2, r2, #19
 8000f04:	4276      	negs	r6, r6
 8000f06:	4313      	orrs	r3, r2
 8000f08:	2e1b      	cmp	r6, #27
 8000f0a:	dc53      	bgt.n	8000fb4 <__aeabi_fsub+0x36c>
 8000f0c:	2520      	movs	r5, #32
 8000f0e:	1bad      	subs	r5, r5, r6
 8000f10:	001a      	movs	r2, r3
 8000f12:	40ab      	lsls	r3, r5
 8000f14:	40f2      	lsrs	r2, r6
 8000f16:	1e5c      	subs	r4, r3, #1
 8000f18:	41a3      	sbcs	r3, r4
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	444b      	add	r3, r9
 8000f1e:	0005      	movs	r5, r0
 8000f20:	e721      	b.n	8000d66 <__aeabi_fsub+0x11e>
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0d8      	beq.n	8000ed8 <__aeabi_fsub+0x290>
 8000f26:	4649      	mov	r1, r9
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_fsub+0x2e6>
 8000f2c:	e752      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000f2e:	2180      	movs	r1, #128	; 0x80
 8000f30:	03c9      	lsls	r1, r1, #15
 8000f32:	420f      	tst	r7, r1
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x2f0>
 8000f36:	e74d      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000f38:	4660      	mov	r0, ip
 8000f3a:	4208      	tst	r0, r1
 8000f3c:	d000      	beq.n	8000f40 <__aeabi_fsub+0x2f8>
 8000f3e:	e749      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000f40:	464b      	mov	r3, r9
 8000f42:	e747      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000f44:	4648      	mov	r0, r9
 8000f46:	25ff      	movs	r5, #255	; 0xff
 8000f48:	2800      	cmp	r0, #0
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_fsub+0x306>
 8000f4c:	e74f      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000f4e:	2280      	movs	r2, #128	; 0x80
 8000f50:	03d2      	lsls	r2, r2, #15
 8000f52:	4217      	tst	r7, r2
 8000f54:	d004      	beq.n	8000f60 <__aeabi_fsub+0x318>
 8000f56:	4660      	mov	r0, ip
 8000f58:	4210      	tst	r0, r2
 8000f5a:	d101      	bne.n	8000f60 <__aeabi_fsub+0x318>
 8000f5c:	464b      	mov	r3, r9
 8000f5e:	4688      	mov	r8, r1
 8000f60:	2201      	movs	r2, #1
 8000f62:	4641      	mov	r1, r8
 8000f64:	25ff      	movs	r5, #255	; 0xff
 8000f66:	400a      	ands	r2, r1
 8000f68:	e741      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000f6a:	4648      	mov	r0, r9
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	d01f      	beq.n	8000fb0 <__aeabi_fsub+0x368>
 8000f70:	1a1a      	subs	r2, r3, r0
 8000f72:	0150      	lsls	r0, r2, #5
 8000f74:	d520      	bpl.n	8000fb8 <__aeabi_fsub+0x370>
 8000f76:	464a      	mov	r2, r9
 8000f78:	2407      	movs	r4, #7
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	401c      	ands	r4, r3
 8000f7e:	4688      	mov	r8, r1
 8000f80:	2500      	movs	r5, #0
 8000f82:	e6a6      	b.n	8000cd2 <__aeabi_fsub+0x8a>
 8000f84:	1c74      	adds	r4, r6, #1
 8000f86:	d0c9      	beq.n	8000f1c <__aeabi_fsub+0x2d4>
 8000f88:	43f6      	mvns	r6, r6
 8000f8a:	28ff      	cmp	r0, #255	; 0xff
 8000f8c:	d1bc      	bne.n	8000f08 <__aeabi_fsub+0x2c0>
 8000f8e:	464b      	mov	r3, r9
 8000f90:	e720      	b.n	8000dd4 <__aeabi_fsub+0x18c>
 8000f92:	4699      	mov	r9, r3
 8000f94:	464b      	mov	r3, r9
 8000f96:	2500      	movs	r5, #0
 8000f98:	08db      	lsrs	r3, r3, #3
 8000f9a:	e72b      	b.n	8000df4 <__aeabi_fsub+0x1ac>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e740      	b.n	8000e22 <__aeabi_fsub+0x1da>
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	e6a9      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000fa6:	2380      	movs	r3, #128	; 0x80
 8000fa8:	2200      	movs	r2, #0
 8000faa:	03db      	lsls	r3, r3, #15
 8000fac:	24ff      	movs	r4, #255	; 0xff
 8000fae:	e6a4      	b.n	8000cfa <__aeabi_fsub+0xb2>
 8000fb0:	2500      	movs	r5, #0
 8000fb2:	e71c      	b.n	8000dee <__aeabi_fsub+0x1a6>
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e7b1      	b.n	8000f1c <__aeabi_fsub+0x2d4>
 8000fb8:	2a00      	cmp	r2, #0
 8000fba:	d0f1      	beq.n	8000fa0 <__aeabi_fsub+0x358>
 8000fbc:	0013      	movs	r3, r2
 8000fbe:	2500      	movs	r5, #0
 8000fc0:	e6fc      	b.n	8000dbc <__aeabi_fsub+0x174>
 8000fc2:	2500      	movs	r5, #0
 8000fc4:	e6fa      	b.n	8000dbc <__aeabi_fsub+0x174>
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	7dffffff 	.word	0x7dffffff
 8000fcc:	fbffffff 	.word	0xfbffffff

08000fd0 <__aeabi_f2iz>:
 8000fd0:	0241      	lsls	r1, r0, #9
 8000fd2:	0042      	lsls	r2, r0, #1
 8000fd4:	0fc3      	lsrs	r3, r0, #31
 8000fd6:	0a49      	lsrs	r1, r1, #9
 8000fd8:	0e12      	lsrs	r2, r2, #24
 8000fda:	2000      	movs	r0, #0
 8000fdc:	2a7e      	cmp	r2, #126	; 0x7e
 8000fde:	d90d      	bls.n	8000ffc <__aeabi_f2iz+0x2c>
 8000fe0:	2a9d      	cmp	r2, #157	; 0x9d
 8000fe2:	d80c      	bhi.n	8000ffe <__aeabi_f2iz+0x2e>
 8000fe4:	2080      	movs	r0, #128	; 0x80
 8000fe6:	0400      	lsls	r0, r0, #16
 8000fe8:	4301      	orrs	r1, r0
 8000fea:	2a95      	cmp	r2, #149	; 0x95
 8000fec:	dc0a      	bgt.n	8001004 <__aeabi_f2iz+0x34>
 8000fee:	2096      	movs	r0, #150	; 0x96
 8000ff0:	1a82      	subs	r2, r0, r2
 8000ff2:	40d1      	lsrs	r1, r2
 8000ff4:	4248      	negs	r0, r1
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_f2iz+0x2c>
 8000ffa:	0008      	movs	r0, r1
 8000ffc:	4770      	bx	lr
 8000ffe:	4a03      	ldr	r2, [pc, #12]	; (800100c <__aeabi_f2iz+0x3c>)
 8001000:	1898      	adds	r0, r3, r2
 8001002:	e7fb      	b.n	8000ffc <__aeabi_f2iz+0x2c>
 8001004:	3a96      	subs	r2, #150	; 0x96
 8001006:	4091      	lsls	r1, r2
 8001008:	e7f4      	b.n	8000ff4 <__aeabi_f2iz+0x24>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	7fffffff 	.word	0x7fffffff

08001010 <__aeabi_ui2f>:
 8001010:	b570      	push	{r4, r5, r6, lr}
 8001012:	1e04      	subs	r4, r0, #0
 8001014:	d034      	beq.n	8001080 <__aeabi_ui2f+0x70>
 8001016:	f000 fc31 	bl	800187c <__clzsi2>
 800101a:	229e      	movs	r2, #158	; 0x9e
 800101c:	1a12      	subs	r2, r2, r0
 800101e:	2a96      	cmp	r2, #150	; 0x96
 8001020:	dc07      	bgt.n	8001032 <__aeabi_ui2f+0x22>
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	2808      	cmp	r0, #8
 8001026:	dd2e      	ble.n	8001086 <__aeabi_ui2f+0x76>
 8001028:	3808      	subs	r0, #8
 800102a:	4084      	lsls	r4, r0
 800102c:	0260      	lsls	r0, r4, #9
 800102e:	0a40      	lsrs	r0, r0, #9
 8001030:	e021      	b.n	8001076 <__aeabi_ui2f+0x66>
 8001032:	2a99      	cmp	r2, #153	; 0x99
 8001034:	dd09      	ble.n	800104a <__aeabi_ui2f+0x3a>
 8001036:	0003      	movs	r3, r0
 8001038:	0021      	movs	r1, r4
 800103a:	331b      	adds	r3, #27
 800103c:	4099      	lsls	r1, r3
 800103e:	1e4b      	subs	r3, r1, #1
 8001040:	4199      	sbcs	r1, r3
 8001042:	2305      	movs	r3, #5
 8001044:	1a1b      	subs	r3, r3, r0
 8001046:	40dc      	lsrs	r4, r3
 8001048:	430c      	orrs	r4, r1
 800104a:	2805      	cmp	r0, #5
 800104c:	dd01      	ble.n	8001052 <__aeabi_ui2f+0x42>
 800104e:	1f43      	subs	r3, r0, #5
 8001050:	409c      	lsls	r4, r3
 8001052:	0023      	movs	r3, r4
 8001054:	490d      	ldr	r1, [pc, #52]	; (800108c <__aeabi_ui2f+0x7c>)
 8001056:	400b      	ands	r3, r1
 8001058:	0765      	lsls	r5, r4, #29
 800105a:	d009      	beq.n	8001070 <__aeabi_ui2f+0x60>
 800105c:	250f      	movs	r5, #15
 800105e:	402c      	ands	r4, r5
 8001060:	2c04      	cmp	r4, #4
 8001062:	d005      	beq.n	8001070 <__aeabi_ui2f+0x60>
 8001064:	3304      	adds	r3, #4
 8001066:	015c      	lsls	r4, r3, #5
 8001068:	d502      	bpl.n	8001070 <__aeabi_ui2f+0x60>
 800106a:	229f      	movs	r2, #159	; 0x9f
 800106c:	400b      	ands	r3, r1
 800106e:	1a12      	subs	r2, r2, r0
 8001070:	019b      	lsls	r3, r3, #6
 8001072:	0a58      	lsrs	r0, r3, #9
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	0240      	lsls	r0, r0, #9
 8001078:	05d2      	lsls	r2, r2, #23
 800107a:	0a40      	lsrs	r0, r0, #9
 800107c:	4310      	orrs	r0, r2
 800107e:	bd70      	pop	{r4, r5, r6, pc}
 8001080:	2200      	movs	r2, #0
 8001082:	2000      	movs	r0, #0
 8001084:	e7f7      	b.n	8001076 <__aeabi_ui2f+0x66>
 8001086:	0260      	lsls	r0, r4, #9
 8001088:	0a40      	lsrs	r0, r0, #9
 800108a:	e7f4      	b.n	8001076 <__aeabi_ui2f+0x66>
 800108c:	fbffffff 	.word	0xfbffffff

08001090 <__aeabi_dsub>:
 8001090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001092:	4657      	mov	r7, sl
 8001094:	464e      	mov	r6, r9
 8001096:	4645      	mov	r5, r8
 8001098:	46de      	mov	lr, fp
 800109a:	000c      	movs	r4, r1
 800109c:	0309      	lsls	r1, r1, #12
 800109e:	b5e0      	push	{r5, r6, r7, lr}
 80010a0:	0a49      	lsrs	r1, r1, #9
 80010a2:	0f46      	lsrs	r6, r0, #29
 80010a4:	005f      	lsls	r7, r3, #1
 80010a6:	4331      	orrs	r1, r6
 80010a8:	031e      	lsls	r6, r3, #12
 80010aa:	0fdb      	lsrs	r3, r3, #31
 80010ac:	0a76      	lsrs	r6, r6, #9
 80010ae:	469b      	mov	fp, r3
 80010b0:	0f53      	lsrs	r3, r2, #29
 80010b2:	4333      	orrs	r3, r6
 80010b4:	4ec8      	ldr	r6, [pc, #800]	; (80013d8 <__aeabi_dsub+0x348>)
 80010b6:	0065      	lsls	r5, r4, #1
 80010b8:	00c0      	lsls	r0, r0, #3
 80010ba:	0fe4      	lsrs	r4, r4, #31
 80010bc:	00d2      	lsls	r2, r2, #3
 80010be:	0d6d      	lsrs	r5, r5, #21
 80010c0:	46a2      	mov	sl, r4
 80010c2:	4681      	mov	r9, r0
 80010c4:	0d7f      	lsrs	r7, r7, #21
 80010c6:	469c      	mov	ip, r3
 80010c8:	4690      	mov	r8, r2
 80010ca:	42b7      	cmp	r7, r6
 80010cc:	d100      	bne.n	80010d0 <__aeabi_dsub+0x40>
 80010ce:	e0b9      	b.n	8001244 <__aeabi_dsub+0x1b4>
 80010d0:	465b      	mov	r3, fp
 80010d2:	2601      	movs	r6, #1
 80010d4:	4073      	eors	r3, r6
 80010d6:	469b      	mov	fp, r3
 80010d8:	1bee      	subs	r6, r5, r7
 80010da:	45a3      	cmp	fp, r4
 80010dc:	d100      	bne.n	80010e0 <__aeabi_dsub+0x50>
 80010de:	e083      	b.n	80011e8 <__aeabi_dsub+0x158>
 80010e0:	2e00      	cmp	r6, #0
 80010e2:	dd63      	ble.n	80011ac <__aeabi_dsub+0x11c>
 80010e4:	2f00      	cmp	r7, #0
 80010e6:	d000      	beq.n	80010ea <__aeabi_dsub+0x5a>
 80010e8:	e0b1      	b.n	800124e <__aeabi_dsub+0x1be>
 80010ea:	4663      	mov	r3, ip
 80010ec:	4313      	orrs	r3, r2
 80010ee:	d100      	bne.n	80010f2 <__aeabi_dsub+0x62>
 80010f0:	e123      	b.n	800133a <__aeabi_dsub+0x2aa>
 80010f2:	1e73      	subs	r3, r6, #1
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d000      	beq.n	80010fa <__aeabi_dsub+0x6a>
 80010f8:	e1ba      	b.n	8001470 <__aeabi_dsub+0x3e0>
 80010fa:	1a86      	subs	r6, r0, r2
 80010fc:	4663      	mov	r3, ip
 80010fe:	42b0      	cmp	r0, r6
 8001100:	4180      	sbcs	r0, r0
 8001102:	2501      	movs	r5, #1
 8001104:	1ac9      	subs	r1, r1, r3
 8001106:	4240      	negs	r0, r0
 8001108:	1a09      	subs	r1, r1, r0
 800110a:	020b      	lsls	r3, r1, #8
 800110c:	d400      	bmi.n	8001110 <__aeabi_dsub+0x80>
 800110e:	e147      	b.n	80013a0 <__aeabi_dsub+0x310>
 8001110:	0249      	lsls	r1, r1, #9
 8001112:	0a4b      	lsrs	r3, r1, #9
 8001114:	4698      	mov	r8, r3
 8001116:	4643      	mov	r3, r8
 8001118:	2b00      	cmp	r3, #0
 800111a:	d100      	bne.n	800111e <__aeabi_dsub+0x8e>
 800111c:	e189      	b.n	8001432 <__aeabi_dsub+0x3a2>
 800111e:	4640      	mov	r0, r8
 8001120:	f000 fbac 	bl	800187c <__clzsi2>
 8001124:	0003      	movs	r3, r0
 8001126:	3b08      	subs	r3, #8
 8001128:	2b1f      	cmp	r3, #31
 800112a:	dd00      	ble.n	800112e <__aeabi_dsub+0x9e>
 800112c:	e17c      	b.n	8001428 <__aeabi_dsub+0x398>
 800112e:	2220      	movs	r2, #32
 8001130:	0030      	movs	r0, r6
 8001132:	1ad2      	subs	r2, r2, r3
 8001134:	4641      	mov	r1, r8
 8001136:	40d0      	lsrs	r0, r2
 8001138:	4099      	lsls	r1, r3
 800113a:	0002      	movs	r2, r0
 800113c:	409e      	lsls	r6, r3
 800113e:	430a      	orrs	r2, r1
 8001140:	429d      	cmp	r5, r3
 8001142:	dd00      	ble.n	8001146 <__aeabi_dsub+0xb6>
 8001144:	e16a      	b.n	800141c <__aeabi_dsub+0x38c>
 8001146:	1b5d      	subs	r5, r3, r5
 8001148:	1c6b      	adds	r3, r5, #1
 800114a:	2b1f      	cmp	r3, #31
 800114c:	dd00      	ble.n	8001150 <__aeabi_dsub+0xc0>
 800114e:	e194      	b.n	800147a <__aeabi_dsub+0x3ea>
 8001150:	2120      	movs	r1, #32
 8001152:	0010      	movs	r0, r2
 8001154:	0035      	movs	r5, r6
 8001156:	1ac9      	subs	r1, r1, r3
 8001158:	408e      	lsls	r6, r1
 800115a:	40da      	lsrs	r2, r3
 800115c:	4088      	lsls	r0, r1
 800115e:	40dd      	lsrs	r5, r3
 8001160:	1e71      	subs	r1, r6, #1
 8001162:	418e      	sbcs	r6, r1
 8001164:	0011      	movs	r1, r2
 8001166:	2207      	movs	r2, #7
 8001168:	4328      	orrs	r0, r5
 800116a:	2500      	movs	r5, #0
 800116c:	4306      	orrs	r6, r0
 800116e:	4032      	ands	r2, r6
 8001170:	2a00      	cmp	r2, #0
 8001172:	d009      	beq.n	8001188 <__aeabi_dsub+0xf8>
 8001174:	230f      	movs	r3, #15
 8001176:	4033      	ands	r3, r6
 8001178:	2b04      	cmp	r3, #4
 800117a:	d005      	beq.n	8001188 <__aeabi_dsub+0xf8>
 800117c:	1d33      	adds	r3, r6, #4
 800117e:	42b3      	cmp	r3, r6
 8001180:	41b6      	sbcs	r6, r6
 8001182:	4276      	negs	r6, r6
 8001184:	1989      	adds	r1, r1, r6
 8001186:	001e      	movs	r6, r3
 8001188:	020b      	lsls	r3, r1, #8
 800118a:	d400      	bmi.n	800118e <__aeabi_dsub+0xfe>
 800118c:	e23d      	b.n	800160a <__aeabi_dsub+0x57a>
 800118e:	1c6a      	adds	r2, r5, #1
 8001190:	4b91      	ldr	r3, [pc, #580]	; (80013d8 <__aeabi_dsub+0x348>)
 8001192:	0555      	lsls	r5, r2, #21
 8001194:	0d6d      	lsrs	r5, r5, #21
 8001196:	429a      	cmp	r2, r3
 8001198:	d100      	bne.n	800119c <__aeabi_dsub+0x10c>
 800119a:	e119      	b.n	80013d0 <__aeabi_dsub+0x340>
 800119c:	4a8f      	ldr	r2, [pc, #572]	; (80013dc <__aeabi_dsub+0x34c>)
 800119e:	08f6      	lsrs	r6, r6, #3
 80011a0:	400a      	ands	r2, r1
 80011a2:	0757      	lsls	r7, r2, #29
 80011a4:	0252      	lsls	r2, r2, #9
 80011a6:	4337      	orrs	r7, r6
 80011a8:	0b12      	lsrs	r2, r2, #12
 80011aa:	e09b      	b.n	80012e4 <__aeabi_dsub+0x254>
 80011ac:	2e00      	cmp	r6, #0
 80011ae:	d000      	beq.n	80011b2 <__aeabi_dsub+0x122>
 80011b0:	e0c5      	b.n	800133e <__aeabi_dsub+0x2ae>
 80011b2:	1c6e      	adds	r6, r5, #1
 80011b4:	0576      	lsls	r6, r6, #21
 80011b6:	0d76      	lsrs	r6, r6, #21
 80011b8:	2e01      	cmp	r6, #1
 80011ba:	dc00      	bgt.n	80011be <__aeabi_dsub+0x12e>
 80011bc:	e148      	b.n	8001450 <__aeabi_dsub+0x3c0>
 80011be:	4667      	mov	r7, ip
 80011c0:	1a86      	subs	r6, r0, r2
 80011c2:	1bcb      	subs	r3, r1, r7
 80011c4:	42b0      	cmp	r0, r6
 80011c6:	41bf      	sbcs	r7, r7
 80011c8:	427f      	negs	r7, r7
 80011ca:	46b8      	mov	r8, r7
 80011cc:	001f      	movs	r7, r3
 80011ce:	4643      	mov	r3, r8
 80011d0:	1aff      	subs	r7, r7, r3
 80011d2:	003b      	movs	r3, r7
 80011d4:	46b8      	mov	r8, r7
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	d500      	bpl.n	80011dc <__aeabi_dsub+0x14c>
 80011da:	e15f      	b.n	800149c <__aeabi_dsub+0x40c>
 80011dc:	4337      	orrs	r7, r6
 80011de:	d19a      	bne.n	8001116 <__aeabi_dsub+0x86>
 80011e0:	2200      	movs	r2, #0
 80011e2:	2400      	movs	r4, #0
 80011e4:	2500      	movs	r5, #0
 80011e6:	e079      	b.n	80012dc <__aeabi_dsub+0x24c>
 80011e8:	2e00      	cmp	r6, #0
 80011ea:	dc00      	bgt.n	80011ee <__aeabi_dsub+0x15e>
 80011ec:	e0fa      	b.n	80013e4 <__aeabi_dsub+0x354>
 80011ee:	2f00      	cmp	r7, #0
 80011f0:	d100      	bne.n	80011f4 <__aeabi_dsub+0x164>
 80011f2:	e08d      	b.n	8001310 <__aeabi_dsub+0x280>
 80011f4:	4b78      	ldr	r3, [pc, #480]	; (80013d8 <__aeabi_dsub+0x348>)
 80011f6:	429d      	cmp	r5, r3
 80011f8:	d067      	beq.n	80012ca <__aeabi_dsub+0x23a>
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	4667      	mov	r7, ip
 80011fe:	041b      	lsls	r3, r3, #16
 8001200:	431f      	orrs	r7, r3
 8001202:	46bc      	mov	ip, r7
 8001204:	2e38      	cmp	r6, #56	; 0x38
 8001206:	dc00      	bgt.n	800120a <__aeabi_dsub+0x17a>
 8001208:	e152      	b.n	80014b0 <__aeabi_dsub+0x420>
 800120a:	4663      	mov	r3, ip
 800120c:	4313      	orrs	r3, r2
 800120e:	1e5a      	subs	r2, r3, #1
 8001210:	4193      	sbcs	r3, r2
 8001212:	181e      	adds	r6, r3, r0
 8001214:	4286      	cmp	r6, r0
 8001216:	4180      	sbcs	r0, r0
 8001218:	4240      	negs	r0, r0
 800121a:	1809      	adds	r1, r1, r0
 800121c:	020b      	lsls	r3, r1, #8
 800121e:	d400      	bmi.n	8001222 <__aeabi_dsub+0x192>
 8001220:	e0be      	b.n	80013a0 <__aeabi_dsub+0x310>
 8001222:	4b6d      	ldr	r3, [pc, #436]	; (80013d8 <__aeabi_dsub+0x348>)
 8001224:	3501      	adds	r5, #1
 8001226:	429d      	cmp	r5, r3
 8001228:	d100      	bne.n	800122c <__aeabi_dsub+0x19c>
 800122a:	e0d2      	b.n	80013d2 <__aeabi_dsub+0x342>
 800122c:	4a6b      	ldr	r2, [pc, #428]	; (80013dc <__aeabi_dsub+0x34c>)
 800122e:	0873      	lsrs	r3, r6, #1
 8001230:	400a      	ands	r2, r1
 8001232:	2101      	movs	r1, #1
 8001234:	400e      	ands	r6, r1
 8001236:	431e      	orrs	r6, r3
 8001238:	0851      	lsrs	r1, r2, #1
 800123a:	07d3      	lsls	r3, r2, #31
 800123c:	2207      	movs	r2, #7
 800123e:	431e      	orrs	r6, r3
 8001240:	4032      	ands	r2, r6
 8001242:	e795      	b.n	8001170 <__aeabi_dsub+0xe0>
 8001244:	001e      	movs	r6, r3
 8001246:	4316      	orrs	r6, r2
 8001248:	d000      	beq.n	800124c <__aeabi_dsub+0x1bc>
 800124a:	e745      	b.n	80010d8 <__aeabi_dsub+0x48>
 800124c:	e740      	b.n	80010d0 <__aeabi_dsub+0x40>
 800124e:	4b62      	ldr	r3, [pc, #392]	; (80013d8 <__aeabi_dsub+0x348>)
 8001250:	429d      	cmp	r5, r3
 8001252:	d03a      	beq.n	80012ca <__aeabi_dsub+0x23a>
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	4667      	mov	r7, ip
 8001258:	041b      	lsls	r3, r3, #16
 800125a:	431f      	orrs	r7, r3
 800125c:	46bc      	mov	ip, r7
 800125e:	2e38      	cmp	r6, #56	; 0x38
 8001260:	dd00      	ble.n	8001264 <__aeabi_dsub+0x1d4>
 8001262:	e0eb      	b.n	800143c <__aeabi_dsub+0x3ac>
 8001264:	2e1f      	cmp	r6, #31
 8001266:	dc00      	bgt.n	800126a <__aeabi_dsub+0x1da>
 8001268:	e13a      	b.n	80014e0 <__aeabi_dsub+0x450>
 800126a:	0033      	movs	r3, r6
 800126c:	4667      	mov	r7, ip
 800126e:	3b20      	subs	r3, #32
 8001270:	40df      	lsrs	r7, r3
 8001272:	003b      	movs	r3, r7
 8001274:	2e20      	cmp	r6, #32
 8001276:	d005      	beq.n	8001284 <__aeabi_dsub+0x1f4>
 8001278:	2740      	movs	r7, #64	; 0x40
 800127a:	1bbf      	subs	r7, r7, r6
 800127c:	4666      	mov	r6, ip
 800127e:	40be      	lsls	r6, r7
 8001280:	4332      	orrs	r2, r6
 8001282:	4690      	mov	r8, r2
 8001284:	4646      	mov	r6, r8
 8001286:	1e72      	subs	r2, r6, #1
 8001288:	4196      	sbcs	r6, r2
 800128a:	4333      	orrs	r3, r6
 800128c:	e0da      	b.n	8001444 <__aeabi_dsub+0x3b4>
 800128e:	2b00      	cmp	r3, #0
 8001290:	d100      	bne.n	8001294 <__aeabi_dsub+0x204>
 8001292:	e214      	b.n	80016be <__aeabi_dsub+0x62e>
 8001294:	4663      	mov	r3, ip
 8001296:	4313      	orrs	r3, r2
 8001298:	d100      	bne.n	800129c <__aeabi_dsub+0x20c>
 800129a:	e168      	b.n	800156e <__aeabi_dsub+0x4de>
 800129c:	2380      	movs	r3, #128	; 0x80
 800129e:	074e      	lsls	r6, r1, #29
 80012a0:	08c0      	lsrs	r0, r0, #3
 80012a2:	08c9      	lsrs	r1, r1, #3
 80012a4:	031b      	lsls	r3, r3, #12
 80012a6:	4306      	orrs	r6, r0
 80012a8:	4219      	tst	r1, r3
 80012aa:	d008      	beq.n	80012be <__aeabi_dsub+0x22e>
 80012ac:	4660      	mov	r0, ip
 80012ae:	08c0      	lsrs	r0, r0, #3
 80012b0:	4218      	tst	r0, r3
 80012b2:	d104      	bne.n	80012be <__aeabi_dsub+0x22e>
 80012b4:	4663      	mov	r3, ip
 80012b6:	0001      	movs	r1, r0
 80012b8:	08d2      	lsrs	r2, r2, #3
 80012ba:	075e      	lsls	r6, r3, #29
 80012bc:	4316      	orrs	r6, r2
 80012be:	00f3      	lsls	r3, r6, #3
 80012c0:	4699      	mov	r9, r3
 80012c2:	00c9      	lsls	r1, r1, #3
 80012c4:	0f72      	lsrs	r2, r6, #29
 80012c6:	4d44      	ldr	r5, [pc, #272]	; (80013d8 <__aeabi_dsub+0x348>)
 80012c8:	4311      	orrs	r1, r2
 80012ca:	464b      	mov	r3, r9
 80012cc:	08de      	lsrs	r6, r3, #3
 80012ce:	4b42      	ldr	r3, [pc, #264]	; (80013d8 <__aeabi_dsub+0x348>)
 80012d0:	074f      	lsls	r7, r1, #29
 80012d2:	4337      	orrs	r7, r6
 80012d4:	08ca      	lsrs	r2, r1, #3
 80012d6:	429d      	cmp	r5, r3
 80012d8:	d100      	bne.n	80012dc <__aeabi_dsub+0x24c>
 80012da:	e06e      	b.n	80013ba <__aeabi_dsub+0x32a>
 80012dc:	0312      	lsls	r2, r2, #12
 80012de:	056d      	lsls	r5, r5, #21
 80012e0:	0b12      	lsrs	r2, r2, #12
 80012e2:	0d6d      	lsrs	r5, r5, #21
 80012e4:	2100      	movs	r1, #0
 80012e6:	0312      	lsls	r2, r2, #12
 80012e8:	0b13      	lsrs	r3, r2, #12
 80012ea:	0d0a      	lsrs	r2, r1, #20
 80012ec:	0512      	lsls	r2, r2, #20
 80012ee:	431a      	orrs	r2, r3
 80012f0:	4b3b      	ldr	r3, [pc, #236]	; (80013e0 <__aeabi_dsub+0x350>)
 80012f2:	052d      	lsls	r5, r5, #20
 80012f4:	4013      	ands	r3, r2
 80012f6:	432b      	orrs	r3, r5
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	07e4      	lsls	r4, r4, #31
 80012fc:	085b      	lsrs	r3, r3, #1
 80012fe:	4323      	orrs	r3, r4
 8001300:	0038      	movs	r0, r7
 8001302:	0019      	movs	r1, r3
 8001304:	bc3c      	pop	{r2, r3, r4, r5}
 8001306:	4690      	mov	r8, r2
 8001308:	4699      	mov	r9, r3
 800130a:	46a2      	mov	sl, r4
 800130c:	46ab      	mov	fp, r5
 800130e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001310:	4663      	mov	r3, ip
 8001312:	4313      	orrs	r3, r2
 8001314:	d011      	beq.n	800133a <__aeabi_dsub+0x2aa>
 8001316:	1e73      	subs	r3, r6, #1
 8001318:	2b00      	cmp	r3, #0
 800131a:	d000      	beq.n	800131e <__aeabi_dsub+0x28e>
 800131c:	e107      	b.n	800152e <__aeabi_dsub+0x49e>
 800131e:	1886      	adds	r6, r0, r2
 8001320:	4286      	cmp	r6, r0
 8001322:	4180      	sbcs	r0, r0
 8001324:	4461      	add	r1, ip
 8001326:	4240      	negs	r0, r0
 8001328:	1809      	adds	r1, r1, r0
 800132a:	2501      	movs	r5, #1
 800132c:	020b      	lsls	r3, r1, #8
 800132e:	d537      	bpl.n	80013a0 <__aeabi_dsub+0x310>
 8001330:	2502      	movs	r5, #2
 8001332:	e77b      	b.n	800122c <__aeabi_dsub+0x19c>
 8001334:	003e      	movs	r6, r7
 8001336:	4661      	mov	r1, ip
 8001338:	4691      	mov	r9, r2
 800133a:	0035      	movs	r5, r6
 800133c:	e7c5      	b.n	80012ca <__aeabi_dsub+0x23a>
 800133e:	465c      	mov	r4, fp
 8001340:	2d00      	cmp	r5, #0
 8001342:	d000      	beq.n	8001346 <__aeabi_dsub+0x2b6>
 8001344:	e0e1      	b.n	800150a <__aeabi_dsub+0x47a>
 8001346:	000b      	movs	r3, r1
 8001348:	4303      	orrs	r3, r0
 800134a:	d0f3      	beq.n	8001334 <__aeabi_dsub+0x2a4>
 800134c:	1c73      	adds	r3, r6, #1
 800134e:	d100      	bne.n	8001352 <__aeabi_dsub+0x2c2>
 8001350:	e1ac      	b.n	80016ac <__aeabi_dsub+0x61c>
 8001352:	4b21      	ldr	r3, [pc, #132]	; (80013d8 <__aeabi_dsub+0x348>)
 8001354:	429f      	cmp	r7, r3
 8001356:	d100      	bne.n	800135a <__aeabi_dsub+0x2ca>
 8001358:	e13a      	b.n	80015d0 <__aeabi_dsub+0x540>
 800135a:	43f3      	mvns	r3, r6
 800135c:	2b38      	cmp	r3, #56	; 0x38
 800135e:	dd00      	ble.n	8001362 <__aeabi_dsub+0x2d2>
 8001360:	e16f      	b.n	8001642 <__aeabi_dsub+0x5b2>
 8001362:	2b1f      	cmp	r3, #31
 8001364:	dd00      	ble.n	8001368 <__aeabi_dsub+0x2d8>
 8001366:	e18c      	b.n	8001682 <__aeabi_dsub+0x5f2>
 8001368:	2520      	movs	r5, #32
 800136a:	000e      	movs	r6, r1
 800136c:	1aed      	subs	r5, r5, r3
 800136e:	40ae      	lsls	r6, r5
 8001370:	46b0      	mov	r8, r6
 8001372:	0006      	movs	r6, r0
 8001374:	46aa      	mov	sl, r5
 8001376:	40de      	lsrs	r6, r3
 8001378:	4645      	mov	r5, r8
 800137a:	4335      	orrs	r5, r6
 800137c:	002e      	movs	r6, r5
 800137e:	4655      	mov	r5, sl
 8001380:	40d9      	lsrs	r1, r3
 8001382:	40a8      	lsls	r0, r5
 8001384:	4663      	mov	r3, ip
 8001386:	1e45      	subs	r5, r0, #1
 8001388:	41a8      	sbcs	r0, r5
 800138a:	1a5b      	subs	r3, r3, r1
 800138c:	469c      	mov	ip, r3
 800138e:	4330      	orrs	r0, r6
 8001390:	1a16      	subs	r6, r2, r0
 8001392:	42b2      	cmp	r2, r6
 8001394:	4192      	sbcs	r2, r2
 8001396:	4663      	mov	r3, ip
 8001398:	4252      	negs	r2, r2
 800139a:	1a99      	subs	r1, r3, r2
 800139c:	003d      	movs	r5, r7
 800139e:	e6b4      	b.n	800110a <__aeabi_dsub+0x7a>
 80013a0:	2207      	movs	r2, #7
 80013a2:	4032      	ands	r2, r6
 80013a4:	2a00      	cmp	r2, #0
 80013a6:	d000      	beq.n	80013aa <__aeabi_dsub+0x31a>
 80013a8:	e6e4      	b.n	8001174 <__aeabi_dsub+0xe4>
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <__aeabi_dsub+0x348>)
 80013ac:	08f6      	lsrs	r6, r6, #3
 80013ae:	074f      	lsls	r7, r1, #29
 80013b0:	4337      	orrs	r7, r6
 80013b2:	08ca      	lsrs	r2, r1, #3
 80013b4:	429d      	cmp	r5, r3
 80013b6:	d000      	beq.n	80013ba <__aeabi_dsub+0x32a>
 80013b8:	e790      	b.n	80012dc <__aeabi_dsub+0x24c>
 80013ba:	003b      	movs	r3, r7
 80013bc:	4313      	orrs	r3, r2
 80013be:	d100      	bne.n	80013c2 <__aeabi_dsub+0x332>
 80013c0:	e1a6      	b.n	8001710 <__aeabi_dsub+0x680>
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	031b      	lsls	r3, r3, #12
 80013c6:	431a      	orrs	r2, r3
 80013c8:	0312      	lsls	r2, r2, #12
 80013ca:	0b12      	lsrs	r2, r2, #12
 80013cc:	4d02      	ldr	r5, [pc, #8]	; (80013d8 <__aeabi_dsub+0x348>)
 80013ce:	e789      	b.n	80012e4 <__aeabi_dsub+0x254>
 80013d0:	0015      	movs	r5, r2
 80013d2:	2200      	movs	r2, #0
 80013d4:	2700      	movs	r7, #0
 80013d6:	e785      	b.n	80012e4 <__aeabi_dsub+0x254>
 80013d8:	000007ff 	.word	0x000007ff
 80013dc:	ff7fffff 	.word	0xff7fffff
 80013e0:	800fffff 	.word	0x800fffff
 80013e4:	2e00      	cmp	r6, #0
 80013e6:	d000      	beq.n	80013ea <__aeabi_dsub+0x35a>
 80013e8:	e0c7      	b.n	800157a <__aeabi_dsub+0x4ea>
 80013ea:	1c6b      	adds	r3, r5, #1
 80013ec:	055e      	lsls	r6, r3, #21
 80013ee:	0d76      	lsrs	r6, r6, #21
 80013f0:	2e01      	cmp	r6, #1
 80013f2:	dc00      	bgt.n	80013f6 <__aeabi_dsub+0x366>
 80013f4:	e0f0      	b.n	80015d8 <__aeabi_dsub+0x548>
 80013f6:	4dc8      	ldr	r5, [pc, #800]	; (8001718 <__aeabi_dsub+0x688>)
 80013f8:	42ab      	cmp	r3, r5
 80013fa:	d100      	bne.n	80013fe <__aeabi_dsub+0x36e>
 80013fc:	e0b9      	b.n	8001572 <__aeabi_dsub+0x4e2>
 80013fe:	1885      	adds	r5, r0, r2
 8001400:	000a      	movs	r2, r1
 8001402:	4285      	cmp	r5, r0
 8001404:	4189      	sbcs	r1, r1
 8001406:	4462      	add	r2, ip
 8001408:	4249      	negs	r1, r1
 800140a:	1851      	adds	r1, r2, r1
 800140c:	2207      	movs	r2, #7
 800140e:	07ce      	lsls	r6, r1, #31
 8001410:	086d      	lsrs	r5, r5, #1
 8001412:	432e      	orrs	r6, r5
 8001414:	0849      	lsrs	r1, r1, #1
 8001416:	4032      	ands	r2, r6
 8001418:	001d      	movs	r5, r3
 800141a:	e6a9      	b.n	8001170 <__aeabi_dsub+0xe0>
 800141c:	49bf      	ldr	r1, [pc, #764]	; (800171c <__aeabi_dsub+0x68c>)
 800141e:	1aed      	subs	r5, r5, r3
 8001420:	4011      	ands	r1, r2
 8001422:	2207      	movs	r2, #7
 8001424:	4032      	ands	r2, r6
 8001426:	e6a3      	b.n	8001170 <__aeabi_dsub+0xe0>
 8001428:	0032      	movs	r2, r6
 800142a:	3828      	subs	r0, #40	; 0x28
 800142c:	4082      	lsls	r2, r0
 800142e:	2600      	movs	r6, #0
 8001430:	e686      	b.n	8001140 <__aeabi_dsub+0xb0>
 8001432:	0030      	movs	r0, r6
 8001434:	f000 fa22 	bl	800187c <__clzsi2>
 8001438:	3020      	adds	r0, #32
 800143a:	e673      	b.n	8001124 <__aeabi_dsub+0x94>
 800143c:	4663      	mov	r3, ip
 800143e:	4313      	orrs	r3, r2
 8001440:	1e5a      	subs	r2, r3, #1
 8001442:	4193      	sbcs	r3, r2
 8001444:	1ac6      	subs	r6, r0, r3
 8001446:	42b0      	cmp	r0, r6
 8001448:	4180      	sbcs	r0, r0
 800144a:	4240      	negs	r0, r0
 800144c:	1a09      	subs	r1, r1, r0
 800144e:	e65c      	b.n	800110a <__aeabi_dsub+0x7a>
 8001450:	000e      	movs	r6, r1
 8001452:	4667      	mov	r7, ip
 8001454:	4306      	orrs	r6, r0
 8001456:	4317      	orrs	r7, r2
 8001458:	2d00      	cmp	r5, #0
 800145a:	d15e      	bne.n	800151a <__aeabi_dsub+0x48a>
 800145c:	2e00      	cmp	r6, #0
 800145e:	d000      	beq.n	8001462 <__aeabi_dsub+0x3d2>
 8001460:	e0f3      	b.n	800164a <__aeabi_dsub+0x5ba>
 8001462:	2f00      	cmp	r7, #0
 8001464:	d100      	bne.n	8001468 <__aeabi_dsub+0x3d8>
 8001466:	e11e      	b.n	80016a6 <__aeabi_dsub+0x616>
 8001468:	465c      	mov	r4, fp
 800146a:	4661      	mov	r1, ip
 800146c:	4691      	mov	r9, r2
 800146e:	e72c      	b.n	80012ca <__aeabi_dsub+0x23a>
 8001470:	4fa9      	ldr	r7, [pc, #676]	; (8001718 <__aeabi_dsub+0x688>)
 8001472:	42be      	cmp	r6, r7
 8001474:	d07b      	beq.n	800156e <__aeabi_dsub+0x4de>
 8001476:	001e      	movs	r6, r3
 8001478:	e6f1      	b.n	800125e <__aeabi_dsub+0x1ce>
 800147a:	0010      	movs	r0, r2
 800147c:	3d1f      	subs	r5, #31
 800147e:	40e8      	lsrs	r0, r5
 8001480:	2b20      	cmp	r3, #32
 8001482:	d003      	beq.n	800148c <__aeabi_dsub+0x3fc>
 8001484:	2140      	movs	r1, #64	; 0x40
 8001486:	1acb      	subs	r3, r1, r3
 8001488:	409a      	lsls	r2, r3
 800148a:	4316      	orrs	r6, r2
 800148c:	1e73      	subs	r3, r6, #1
 800148e:	419e      	sbcs	r6, r3
 8001490:	2207      	movs	r2, #7
 8001492:	4306      	orrs	r6, r0
 8001494:	4032      	ands	r2, r6
 8001496:	2100      	movs	r1, #0
 8001498:	2500      	movs	r5, #0
 800149a:	e783      	b.n	80013a4 <__aeabi_dsub+0x314>
 800149c:	1a16      	subs	r6, r2, r0
 800149e:	4663      	mov	r3, ip
 80014a0:	42b2      	cmp	r2, r6
 80014a2:	4180      	sbcs	r0, r0
 80014a4:	1a59      	subs	r1, r3, r1
 80014a6:	4240      	negs	r0, r0
 80014a8:	1a0b      	subs	r3, r1, r0
 80014aa:	4698      	mov	r8, r3
 80014ac:	465c      	mov	r4, fp
 80014ae:	e632      	b.n	8001116 <__aeabi_dsub+0x86>
 80014b0:	2e1f      	cmp	r6, #31
 80014b2:	dd00      	ble.n	80014b6 <__aeabi_dsub+0x426>
 80014b4:	e0ab      	b.n	800160e <__aeabi_dsub+0x57e>
 80014b6:	2720      	movs	r7, #32
 80014b8:	1bbb      	subs	r3, r7, r6
 80014ba:	469a      	mov	sl, r3
 80014bc:	4663      	mov	r3, ip
 80014be:	4657      	mov	r7, sl
 80014c0:	40bb      	lsls	r3, r7
 80014c2:	4699      	mov	r9, r3
 80014c4:	0013      	movs	r3, r2
 80014c6:	464f      	mov	r7, r9
 80014c8:	40f3      	lsrs	r3, r6
 80014ca:	431f      	orrs	r7, r3
 80014cc:	003b      	movs	r3, r7
 80014ce:	4657      	mov	r7, sl
 80014d0:	40ba      	lsls	r2, r7
 80014d2:	1e57      	subs	r7, r2, #1
 80014d4:	41ba      	sbcs	r2, r7
 80014d6:	4313      	orrs	r3, r2
 80014d8:	4662      	mov	r2, ip
 80014da:	40f2      	lsrs	r2, r6
 80014dc:	1889      	adds	r1, r1, r2
 80014de:	e698      	b.n	8001212 <__aeabi_dsub+0x182>
 80014e0:	2720      	movs	r7, #32
 80014e2:	1bbb      	subs	r3, r7, r6
 80014e4:	469a      	mov	sl, r3
 80014e6:	4663      	mov	r3, ip
 80014e8:	4657      	mov	r7, sl
 80014ea:	40bb      	lsls	r3, r7
 80014ec:	4699      	mov	r9, r3
 80014ee:	0013      	movs	r3, r2
 80014f0:	464f      	mov	r7, r9
 80014f2:	40f3      	lsrs	r3, r6
 80014f4:	431f      	orrs	r7, r3
 80014f6:	003b      	movs	r3, r7
 80014f8:	4657      	mov	r7, sl
 80014fa:	40ba      	lsls	r2, r7
 80014fc:	1e57      	subs	r7, r2, #1
 80014fe:	41ba      	sbcs	r2, r7
 8001500:	4313      	orrs	r3, r2
 8001502:	4662      	mov	r2, ip
 8001504:	40f2      	lsrs	r2, r6
 8001506:	1a89      	subs	r1, r1, r2
 8001508:	e79c      	b.n	8001444 <__aeabi_dsub+0x3b4>
 800150a:	4b83      	ldr	r3, [pc, #524]	; (8001718 <__aeabi_dsub+0x688>)
 800150c:	429f      	cmp	r7, r3
 800150e:	d05f      	beq.n	80015d0 <__aeabi_dsub+0x540>
 8001510:	2580      	movs	r5, #128	; 0x80
 8001512:	042d      	lsls	r5, r5, #16
 8001514:	4273      	negs	r3, r6
 8001516:	4329      	orrs	r1, r5
 8001518:	e720      	b.n	800135c <__aeabi_dsub+0x2cc>
 800151a:	2e00      	cmp	r6, #0
 800151c:	d10c      	bne.n	8001538 <__aeabi_dsub+0x4a8>
 800151e:	2f00      	cmp	r7, #0
 8001520:	d100      	bne.n	8001524 <__aeabi_dsub+0x494>
 8001522:	e0d0      	b.n	80016c6 <__aeabi_dsub+0x636>
 8001524:	465c      	mov	r4, fp
 8001526:	4661      	mov	r1, ip
 8001528:	4691      	mov	r9, r2
 800152a:	4d7b      	ldr	r5, [pc, #492]	; (8001718 <__aeabi_dsub+0x688>)
 800152c:	e6cd      	b.n	80012ca <__aeabi_dsub+0x23a>
 800152e:	4f7a      	ldr	r7, [pc, #488]	; (8001718 <__aeabi_dsub+0x688>)
 8001530:	42be      	cmp	r6, r7
 8001532:	d01c      	beq.n	800156e <__aeabi_dsub+0x4de>
 8001534:	001e      	movs	r6, r3
 8001536:	e665      	b.n	8001204 <__aeabi_dsub+0x174>
 8001538:	2f00      	cmp	r7, #0
 800153a:	d018      	beq.n	800156e <__aeabi_dsub+0x4de>
 800153c:	08c0      	lsrs	r0, r0, #3
 800153e:	074e      	lsls	r6, r1, #29
 8001540:	4306      	orrs	r6, r0
 8001542:	2080      	movs	r0, #128	; 0x80
 8001544:	08c9      	lsrs	r1, r1, #3
 8001546:	0300      	lsls	r0, r0, #12
 8001548:	4201      	tst	r1, r0
 800154a:	d008      	beq.n	800155e <__aeabi_dsub+0x4ce>
 800154c:	4663      	mov	r3, ip
 800154e:	08dc      	lsrs	r4, r3, #3
 8001550:	4204      	tst	r4, r0
 8001552:	d104      	bne.n	800155e <__aeabi_dsub+0x4ce>
 8001554:	0021      	movs	r1, r4
 8001556:	46da      	mov	sl, fp
 8001558:	08d2      	lsrs	r2, r2, #3
 800155a:	075e      	lsls	r6, r3, #29
 800155c:	4316      	orrs	r6, r2
 800155e:	00f3      	lsls	r3, r6, #3
 8001560:	4699      	mov	r9, r3
 8001562:	2401      	movs	r4, #1
 8001564:	4653      	mov	r3, sl
 8001566:	00c9      	lsls	r1, r1, #3
 8001568:	0f72      	lsrs	r2, r6, #29
 800156a:	4311      	orrs	r1, r2
 800156c:	401c      	ands	r4, r3
 800156e:	4d6a      	ldr	r5, [pc, #424]	; (8001718 <__aeabi_dsub+0x688>)
 8001570:	e6ab      	b.n	80012ca <__aeabi_dsub+0x23a>
 8001572:	001d      	movs	r5, r3
 8001574:	2200      	movs	r2, #0
 8001576:	2700      	movs	r7, #0
 8001578:	e6b4      	b.n	80012e4 <__aeabi_dsub+0x254>
 800157a:	2d00      	cmp	r5, #0
 800157c:	d159      	bne.n	8001632 <__aeabi_dsub+0x5a2>
 800157e:	000b      	movs	r3, r1
 8001580:	4303      	orrs	r3, r0
 8001582:	d100      	bne.n	8001586 <__aeabi_dsub+0x4f6>
 8001584:	e6d6      	b.n	8001334 <__aeabi_dsub+0x2a4>
 8001586:	1c73      	adds	r3, r6, #1
 8001588:	d100      	bne.n	800158c <__aeabi_dsub+0x4fc>
 800158a:	e0b2      	b.n	80016f2 <__aeabi_dsub+0x662>
 800158c:	4b62      	ldr	r3, [pc, #392]	; (8001718 <__aeabi_dsub+0x688>)
 800158e:	429f      	cmp	r7, r3
 8001590:	d01e      	beq.n	80015d0 <__aeabi_dsub+0x540>
 8001592:	43f3      	mvns	r3, r6
 8001594:	2b38      	cmp	r3, #56	; 0x38
 8001596:	dc6f      	bgt.n	8001678 <__aeabi_dsub+0x5e8>
 8001598:	2b1f      	cmp	r3, #31
 800159a:	dd00      	ble.n	800159e <__aeabi_dsub+0x50e>
 800159c:	e097      	b.n	80016ce <__aeabi_dsub+0x63e>
 800159e:	2520      	movs	r5, #32
 80015a0:	000e      	movs	r6, r1
 80015a2:	1aed      	subs	r5, r5, r3
 80015a4:	40ae      	lsls	r6, r5
 80015a6:	46b0      	mov	r8, r6
 80015a8:	0006      	movs	r6, r0
 80015aa:	46aa      	mov	sl, r5
 80015ac:	40de      	lsrs	r6, r3
 80015ae:	4645      	mov	r5, r8
 80015b0:	4335      	orrs	r5, r6
 80015b2:	002e      	movs	r6, r5
 80015b4:	4655      	mov	r5, sl
 80015b6:	40a8      	lsls	r0, r5
 80015b8:	40d9      	lsrs	r1, r3
 80015ba:	1e45      	subs	r5, r0, #1
 80015bc:	41a8      	sbcs	r0, r5
 80015be:	448c      	add	ip, r1
 80015c0:	4306      	orrs	r6, r0
 80015c2:	18b6      	adds	r6, r6, r2
 80015c4:	4296      	cmp	r6, r2
 80015c6:	4192      	sbcs	r2, r2
 80015c8:	4251      	negs	r1, r2
 80015ca:	4461      	add	r1, ip
 80015cc:	003d      	movs	r5, r7
 80015ce:	e625      	b.n	800121c <__aeabi_dsub+0x18c>
 80015d0:	003d      	movs	r5, r7
 80015d2:	4661      	mov	r1, ip
 80015d4:	4691      	mov	r9, r2
 80015d6:	e678      	b.n	80012ca <__aeabi_dsub+0x23a>
 80015d8:	000b      	movs	r3, r1
 80015da:	4303      	orrs	r3, r0
 80015dc:	2d00      	cmp	r5, #0
 80015de:	d000      	beq.n	80015e2 <__aeabi_dsub+0x552>
 80015e0:	e655      	b.n	800128e <__aeabi_dsub+0x1fe>
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0f5      	beq.n	80015d2 <__aeabi_dsub+0x542>
 80015e6:	4663      	mov	r3, ip
 80015e8:	4313      	orrs	r3, r2
 80015ea:	d100      	bne.n	80015ee <__aeabi_dsub+0x55e>
 80015ec:	e66d      	b.n	80012ca <__aeabi_dsub+0x23a>
 80015ee:	1886      	adds	r6, r0, r2
 80015f0:	4286      	cmp	r6, r0
 80015f2:	4180      	sbcs	r0, r0
 80015f4:	4461      	add	r1, ip
 80015f6:	4240      	negs	r0, r0
 80015f8:	1809      	adds	r1, r1, r0
 80015fa:	2200      	movs	r2, #0
 80015fc:	020b      	lsls	r3, r1, #8
 80015fe:	d400      	bmi.n	8001602 <__aeabi_dsub+0x572>
 8001600:	e6d0      	b.n	80013a4 <__aeabi_dsub+0x314>
 8001602:	4b46      	ldr	r3, [pc, #280]	; (800171c <__aeabi_dsub+0x68c>)
 8001604:	3501      	adds	r5, #1
 8001606:	4019      	ands	r1, r3
 8001608:	e5b2      	b.n	8001170 <__aeabi_dsub+0xe0>
 800160a:	46b1      	mov	r9, r6
 800160c:	e65d      	b.n	80012ca <__aeabi_dsub+0x23a>
 800160e:	0033      	movs	r3, r6
 8001610:	4667      	mov	r7, ip
 8001612:	3b20      	subs	r3, #32
 8001614:	40df      	lsrs	r7, r3
 8001616:	003b      	movs	r3, r7
 8001618:	2e20      	cmp	r6, #32
 800161a:	d005      	beq.n	8001628 <__aeabi_dsub+0x598>
 800161c:	2740      	movs	r7, #64	; 0x40
 800161e:	1bbf      	subs	r7, r7, r6
 8001620:	4666      	mov	r6, ip
 8001622:	40be      	lsls	r6, r7
 8001624:	4332      	orrs	r2, r6
 8001626:	4690      	mov	r8, r2
 8001628:	4646      	mov	r6, r8
 800162a:	1e72      	subs	r2, r6, #1
 800162c:	4196      	sbcs	r6, r2
 800162e:	4333      	orrs	r3, r6
 8001630:	e5ef      	b.n	8001212 <__aeabi_dsub+0x182>
 8001632:	4b39      	ldr	r3, [pc, #228]	; (8001718 <__aeabi_dsub+0x688>)
 8001634:	429f      	cmp	r7, r3
 8001636:	d0cb      	beq.n	80015d0 <__aeabi_dsub+0x540>
 8001638:	2580      	movs	r5, #128	; 0x80
 800163a:	042d      	lsls	r5, r5, #16
 800163c:	4273      	negs	r3, r6
 800163e:	4329      	orrs	r1, r5
 8001640:	e7a8      	b.n	8001594 <__aeabi_dsub+0x504>
 8001642:	4308      	orrs	r0, r1
 8001644:	1e41      	subs	r1, r0, #1
 8001646:	4188      	sbcs	r0, r1
 8001648:	e6a2      	b.n	8001390 <__aeabi_dsub+0x300>
 800164a:	2f00      	cmp	r7, #0
 800164c:	d100      	bne.n	8001650 <__aeabi_dsub+0x5c0>
 800164e:	e63c      	b.n	80012ca <__aeabi_dsub+0x23a>
 8001650:	4663      	mov	r3, ip
 8001652:	1a86      	subs	r6, r0, r2
 8001654:	1acf      	subs	r7, r1, r3
 8001656:	42b0      	cmp	r0, r6
 8001658:	419b      	sbcs	r3, r3
 800165a:	425b      	negs	r3, r3
 800165c:	1afb      	subs	r3, r7, r3
 800165e:	4698      	mov	r8, r3
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	d54e      	bpl.n	8001702 <__aeabi_dsub+0x672>
 8001664:	1a16      	subs	r6, r2, r0
 8001666:	4663      	mov	r3, ip
 8001668:	42b2      	cmp	r2, r6
 800166a:	4192      	sbcs	r2, r2
 800166c:	1a59      	subs	r1, r3, r1
 800166e:	4252      	negs	r2, r2
 8001670:	1a89      	subs	r1, r1, r2
 8001672:	465c      	mov	r4, fp
 8001674:	2200      	movs	r2, #0
 8001676:	e57b      	b.n	8001170 <__aeabi_dsub+0xe0>
 8001678:	4301      	orrs	r1, r0
 800167a:	000e      	movs	r6, r1
 800167c:	1e71      	subs	r1, r6, #1
 800167e:	418e      	sbcs	r6, r1
 8001680:	e79f      	b.n	80015c2 <__aeabi_dsub+0x532>
 8001682:	001d      	movs	r5, r3
 8001684:	000e      	movs	r6, r1
 8001686:	3d20      	subs	r5, #32
 8001688:	40ee      	lsrs	r6, r5
 800168a:	46b0      	mov	r8, r6
 800168c:	2b20      	cmp	r3, #32
 800168e:	d004      	beq.n	800169a <__aeabi_dsub+0x60a>
 8001690:	2540      	movs	r5, #64	; 0x40
 8001692:	1aeb      	subs	r3, r5, r3
 8001694:	4099      	lsls	r1, r3
 8001696:	4308      	orrs	r0, r1
 8001698:	4681      	mov	r9, r0
 800169a:	4648      	mov	r0, r9
 800169c:	4643      	mov	r3, r8
 800169e:	1e41      	subs	r1, r0, #1
 80016a0:	4188      	sbcs	r0, r1
 80016a2:	4318      	orrs	r0, r3
 80016a4:	e674      	b.n	8001390 <__aeabi_dsub+0x300>
 80016a6:	2200      	movs	r2, #0
 80016a8:	2400      	movs	r4, #0
 80016aa:	e617      	b.n	80012dc <__aeabi_dsub+0x24c>
 80016ac:	1a16      	subs	r6, r2, r0
 80016ae:	4663      	mov	r3, ip
 80016b0:	42b2      	cmp	r2, r6
 80016b2:	4192      	sbcs	r2, r2
 80016b4:	1a59      	subs	r1, r3, r1
 80016b6:	4252      	negs	r2, r2
 80016b8:	1a89      	subs	r1, r1, r2
 80016ba:	003d      	movs	r5, r7
 80016bc:	e525      	b.n	800110a <__aeabi_dsub+0x7a>
 80016be:	4661      	mov	r1, ip
 80016c0:	4691      	mov	r9, r2
 80016c2:	4d15      	ldr	r5, [pc, #84]	; (8001718 <__aeabi_dsub+0x688>)
 80016c4:	e601      	b.n	80012ca <__aeabi_dsub+0x23a>
 80016c6:	2280      	movs	r2, #128	; 0x80
 80016c8:	2400      	movs	r4, #0
 80016ca:	0312      	lsls	r2, r2, #12
 80016cc:	e679      	b.n	80013c2 <__aeabi_dsub+0x332>
 80016ce:	001d      	movs	r5, r3
 80016d0:	000e      	movs	r6, r1
 80016d2:	3d20      	subs	r5, #32
 80016d4:	40ee      	lsrs	r6, r5
 80016d6:	46b0      	mov	r8, r6
 80016d8:	2b20      	cmp	r3, #32
 80016da:	d004      	beq.n	80016e6 <__aeabi_dsub+0x656>
 80016dc:	2540      	movs	r5, #64	; 0x40
 80016de:	1aeb      	subs	r3, r5, r3
 80016e0:	4099      	lsls	r1, r3
 80016e2:	4308      	orrs	r0, r1
 80016e4:	4681      	mov	r9, r0
 80016e6:	464e      	mov	r6, r9
 80016e8:	4643      	mov	r3, r8
 80016ea:	1e71      	subs	r1, r6, #1
 80016ec:	418e      	sbcs	r6, r1
 80016ee:	431e      	orrs	r6, r3
 80016f0:	e767      	b.n	80015c2 <__aeabi_dsub+0x532>
 80016f2:	1886      	adds	r6, r0, r2
 80016f4:	4296      	cmp	r6, r2
 80016f6:	419b      	sbcs	r3, r3
 80016f8:	4461      	add	r1, ip
 80016fa:	425b      	negs	r3, r3
 80016fc:	18c9      	adds	r1, r1, r3
 80016fe:	003d      	movs	r5, r7
 8001700:	e58c      	b.n	800121c <__aeabi_dsub+0x18c>
 8001702:	4647      	mov	r7, r8
 8001704:	4337      	orrs	r7, r6
 8001706:	d0ce      	beq.n	80016a6 <__aeabi_dsub+0x616>
 8001708:	2207      	movs	r2, #7
 800170a:	4641      	mov	r1, r8
 800170c:	4032      	ands	r2, r6
 800170e:	e649      	b.n	80013a4 <__aeabi_dsub+0x314>
 8001710:	2700      	movs	r7, #0
 8001712:	003a      	movs	r2, r7
 8001714:	e5e6      	b.n	80012e4 <__aeabi_dsub+0x254>
 8001716:	46c0      	nop			; (mov r8, r8)
 8001718:	000007ff 	.word	0x000007ff
 800171c:	ff7fffff 	.word	0xff7fffff

08001720 <__aeabi_d2iz>:
 8001720:	b530      	push	{r4, r5, lr}
 8001722:	4d14      	ldr	r5, [pc, #80]	; (8001774 <__aeabi_d2iz+0x54>)
 8001724:	030a      	lsls	r2, r1, #12
 8001726:	004b      	lsls	r3, r1, #1
 8001728:	0b12      	lsrs	r2, r2, #12
 800172a:	0d5b      	lsrs	r3, r3, #21
 800172c:	0fc9      	lsrs	r1, r1, #31
 800172e:	2400      	movs	r4, #0
 8001730:	42ab      	cmp	r3, r5
 8001732:	dd11      	ble.n	8001758 <__aeabi_d2iz+0x38>
 8001734:	4c10      	ldr	r4, [pc, #64]	; (8001778 <__aeabi_d2iz+0x58>)
 8001736:	42a3      	cmp	r3, r4
 8001738:	dc10      	bgt.n	800175c <__aeabi_d2iz+0x3c>
 800173a:	2480      	movs	r4, #128	; 0x80
 800173c:	0364      	lsls	r4, r4, #13
 800173e:	4322      	orrs	r2, r4
 8001740:	4c0e      	ldr	r4, [pc, #56]	; (800177c <__aeabi_d2iz+0x5c>)
 8001742:	1ae4      	subs	r4, r4, r3
 8001744:	2c1f      	cmp	r4, #31
 8001746:	dd0c      	ble.n	8001762 <__aeabi_d2iz+0x42>
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <__aeabi_d2iz+0x60>)
 800174a:	1ac3      	subs	r3, r0, r3
 800174c:	40da      	lsrs	r2, r3
 800174e:	0013      	movs	r3, r2
 8001750:	425c      	negs	r4, r3
 8001752:	2900      	cmp	r1, #0
 8001754:	d100      	bne.n	8001758 <__aeabi_d2iz+0x38>
 8001756:	001c      	movs	r4, r3
 8001758:	0020      	movs	r0, r4
 800175a:	bd30      	pop	{r4, r5, pc}
 800175c:	4b09      	ldr	r3, [pc, #36]	; (8001784 <__aeabi_d2iz+0x64>)
 800175e:	18cc      	adds	r4, r1, r3
 8001760:	e7fa      	b.n	8001758 <__aeabi_d2iz+0x38>
 8001762:	4d09      	ldr	r5, [pc, #36]	; (8001788 <__aeabi_d2iz+0x68>)
 8001764:	40e0      	lsrs	r0, r4
 8001766:	46ac      	mov	ip, r5
 8001768:	4463      	add	r3, ip
 800176a:	409a      	lsls	r2, r3
 800176c:	0013      	movs	r3, r2
 800176e:	4303      	orrs	r3, r0
 8001770:	e7ee      	b.n	8001750 <__aeabi_d2iz+0x30>
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	000003fe 	.word	0x000003fe
 8001778:	0000041d 	.word	0x0000041d
 800177c:	00000433 	.word	0x00000433
 8001780:	00000413 	.word	0x00000413
 8001784:	7fffffff 	.word	0x7fffffff
 8001788:	fffffbed 	.word	0xfffffbed

0800178c <__aeabi_i2d>:
 800178c:	b570      	push	{r4, r5, r6, lr}
 800178e:	2800      	cmp	r0, #0
 8001790:	d02d      	beq.n	80017ee <__aeabi_i2d+0x62>
 8001792:	17c3      	asrs	r3, r0, #31
 8001794:	18c5      	adds	r5, r0, r3
 8001796:	405d      	eors	r5, r3
 8001798:	0fc4      	lsrs	r4, r0, #31
 800179a:	0028      	movs	r0, r5
 800179c:	f000 f86e 	bl	800187c <__clzsi2>
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <__aeabi_i2d+0x6c>)
 80017a2:	1a1b      	subs	r3, r3, r0
 80017a4:	055b      	lsls	r3, r3, #21
 80017a6:	0d5b      	lsrs	r3, r3, #21
 80017a8:	280a      	cmp	r0, #10
 80017aa:	dd15      	ble.n	80017d8 <__aeabi_i2d+0x4c>
 80017ac:	380b      	subs	r0, #11
 80017ae:	4085      	lsls	r5, r0
 80017b0:	2200      	movs	r2, #0
 80017b2:	032d      	lsls	r5, r5, #12
 80017b4:	0b2d      	lsrs	r5, r5, #12
 80017b6:	2100      	movs	r1, #0
 80017b8:	0010      	movs	r0, r2
 80017ba:	032d      	lsls	r5, r5, #12
 80017bc:	0d0a      	lsrs	r2, r1, #20
 80017be:	0b2d      	lsrs	r5, r5, #12
 80017c0:	0512      	lsls	r2, r2, #20
 80017c2:	432a      	orrs	r2, r5
 80017c4:	4d0d      	ldr	r5, [pc, #52]	; (80017fc <__aeabi_i2d+0x70>)
 80017c6:	051b      	lsls	r3, r3, #20
 80017c8:	402a      	ands	r2, r5
 80017ca:	4313      	orrs	r3, r2
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	07e4      	lsls	r4, r4, #31
 80017d0:	085b      	lsrs	r3, r3, #1
 80017d2:	4323      	orrs	r3, r4
 80017d4:	0019      	movs	r1, r3
 80017d6:	bd70      	pop	{r4, r5, r6, pc}
 80017d8:	0002      	movs	r2, r0
 80017da:	0029      	movs	r1, r5
 80017dc:	3215      	adds	r2, #21
 80017de:	4091      	lsls	r1, r2
 80017e0:	000a      	movs	r2, r1
 80017e2:	210b      	movs	r1, #11
 80017e4:	1a08      	subs	r0, r1, r0
 80017e6:	40c5      	lsrs	r5, r0
 80017e8:	032d      	lsls	r5, r5, #12
 80017ea:	0b2d      	lsrs	r5, r5, #12
 80017ec:	e7e3      	b.n	80017b6 <__aeabi_i2d+0x2a>
 80017ee:	2400      	movs	r4, #0
 80017f0:	2300      	movs	r3, #0
 80017f2:	2500      	movs	r5, #0
 80017f4:	2200      	movs	r2, #0
 80017f6:	e7de      	b.n	80017b6 <__aeabi_i2d+0x2a>
 80017f8:	0000041e 	.word	0x0000041e
 80017fc:	800fffff 	.word	0x800fffff

08001800 <__aeabi_cdrcmple>:
 8001800:	4684      	mov	ip, r0
 8001802:	1c10      	adds	r0, r2, #0
 8001804:	4662      	mov	r2, ip
 8001806:	468c      	mov	ip, r1
 8001808:	1c19      	adds	r1, r3, #0
 800180a:	4663      	mov	r3, ip
 800180c:	e000      	b.n	8001810 <__aeabi_cdcmpeq>
 800180e:	46c0      	nop			; (mov r8, r8)

08001810 <__aeabi_cdcmpeq>:
 8001810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001812:	f000 f8f1 	bl	80019f8 <__ledf2>
 8001816:	2800      	cmp	r0, #0
 8001818:	d401      	bmi.n	800181e <__aeabi_cdcmpeq+0xe>
 800181a:	2100      	movs	r1, #0
 800181c:	42c8      	cmn	r0, r1
 800181e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001820 <__aeabi_dcmpeq>:
 8001820:	b510      	push	{r4, lr}
 8001822:	f000 f849 	bl	80018b8 <__eqdf2>
 8001826:	4240      	negs	r0, r0
 8001828:	3001      	adds	r0, #1
 800182a:	bd10      	pop	{r4, pc}

0800182c <__aeabi_dcmplt>:
 800182c:	b510      	push	{r4, lr}
 800182e:	f000 f8e3 	bl	80019f8 <__ledf2>
 8001832:	2800      	cmp	r0, #0
 8001834:	db01      	blt.n	800183a <__aeabi_dcmplt+0xe>
 8001836:	2000      	movs	r0, #0
 8001838:	bd10      	pop	{r4, pc}
 800183a:	2001      	movs	r0, #1
 800183c:	bd10      	pop	{r4, pc}
 800183e:	46c0      	nop			; (mov r8, r8)

08001840 <__aeabi_dcmple>:
 8001840:	b510      	push	{r4, lr}
 8001842:	f000 f8d9 	bl	80019f8 <__ledf2>
 8001846:	2800      	cmp	r0, #0
 8001848:	dd01      	ble.n	800184e <__aeabi_dcmple+0xe>
 800184a:	2000      	movs	r0, #0
 800184c:	bd10      	pop	{r4, pc}
 800184e:	2001      	movs	r0, #1
 8001850:	bd10      	pop	{r4, pc}
 8001852:	46c0      	nop			; (mov r8, r8)

08001854 <__aeabi_dcmpgt>:
 8001854:	b510      	push	{r4, lr}
 8001856:	f000 f86b 	bl	8001930 <__gedf2>
 800185a:	2800      	cmp	r0, #0
 800185c:	dc01      	bgt.n	8001862 <__aeabi_dcmpgt+0xe>
 800185e:	2000      	movs	r0, #0
 8001860:	bd10      	pop	{r4, pc}
 8001862:	2001      	movs	r0, #1
 8001864:	bd10      	pop	{r4, pc}
 8001866:	46c0      	nop			; (mov r8, r8)

08001868 <__aeabi_dcmpge>:
 8001868:	b510      	push	{r4, lr}
 800186a:	f000 f861 	bl	8001930 <__gedf2>
 800186e:	2800      	cmp	r0, #0
 8001870:	da01      	bge.n	8001876 <__aeabi_dcmpge+0xe>
 8001872:	2000      	movs	r0, #0
 8001874:	bd10      	pop	{r4, pc}
 8001876:	2001      	movs	r0, #1
 8001878:	bd10      	pop	{r4, pc}
 800187a:	46c0      	nop			; (mov r8, r8)

0800187c <__clzsi2>:
 800187c:	211c      	movs	r1, #28
 800187e:	2301      	movs	r3, #1
 8001880:	041b      	lsls	r3, r3, #16
 8001882:	4298      	cmp	r0, r3
 8001884:	d301      	bcc.n	800188a <__clzsi2+0xe>
 8001886:	0c00      	lsrs	r0, r0, #16
 8001888:	3910      	subs	r1, #16
 800188a:	0a1b      	lsrs	r3, r3, #8
 800188c:	4298      	cmp	r0, r3
 800188e:	d301      	bcc.n	8001894 <__clzsi2+0x18>
 8001890:	0a00      	lsrs	r0, r0, #8
 8001892:	3908      	subs	r1, #8
 8001894:	091b      	lsrs	r3, r3, #4
 8001896:	4298      	cmp	r0, r3
 8001898:	d301      	bcc.n	800189e <__clzsi2+0x22>
 800189a:	0900      	lsrs	r0, r0, #4
 800189c:	3904      	subs	r1, #4
 800189e:	a202      	add	r2, pc, #8	; (adr r2, 80018a8 <__clzsi2+0x2c>)
 80018a0:	5c10      	ldrb	r0, [r2, r0]
 80018a2:	1840      	adds	r0, r0, r1
 80018a4:	4770      	bx	lr
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	02020304 	.word	0x02020304
 80018ac:	01010101 	.word	0x01010101
	...

080018b8 <__eqdf2>:
 80018b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ba:	464f      	mov	r7, r9
 80018bc:	4646      	mov	r6, r8
 80018be:	46d6      	mov	lr, sl
 80018c0:	4684      	mov	ip, r0
 80018c2:	b5c0      	push	{r6, r7, lr}
 80018c4:	4680      	mov	r8, r0
 80018c6:	4e19      	ldr	r6, [pc, #100]	; (800192c <__eqdf2+0x74>)
 80018c8:	0318      	lsls	r0, r3, #12
 80018ca:	030f      	lsls	r7, r1, #12
 80018cc:	004d      	lsls	r5, r1, #1
 80018ce:	0b00      	lsrs	r0, r0, #12
 80018d0:	005c      	lsls	r4, r3, #1
 80018d2:	4682      	mov	sl, r0
 80018d4:	0b3f      	lsrs	r7, r7, #12
 80018d6:	0d6d      	lsrs	r5, r5, #21
 80018d8:	0fc9      	lsrs	r1, r1, #31
 80018da:	4691      	mov	r9, r2
 80018dc:	0d64      	lsrs	r4, r4, #21
 80018de:	0fdb      	lsrs	r3, r3, #31
 80018e0:	2001      	movs	r0, #1
 80018e2:	42b5      	cmp	r5, r6
 80018e4:	d00a      	beq.n	80018fc <__eqdf2+0x44>
 80018e6:	42b4      	cmp	r4, r6
 80018e8:	d003      	beq.n	80018f2 <__eqdf2+0x3a>
 80018ea:	42a5      	cmp	r5, r4
 80018ec:	d101      	bne.n	80018f2 <__eqdf2+0x3a>
 80018ee:	4557      	cmp	r7, sl
 80018f0:	d00c      	beq.n	800190c <__eqdf2+0x54>
 80018f2:	bc1c      	pop	{r2, r3, r4}
 80018f4:	4690      	mov	r8, r2
 80018f6:	4699      	mov	r9, r3
 80018f8:	46a2      	mov	sl, r4
 80018fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018fc:	4666      	mov	r6, ip
 80018fe:	433e      	orrs	r6, r7
 8001900:	d1f7      	bne.n	80018f2 <__eqdf2+0x3a>
 8001902:	42ac      	cmp	r4, r5
 8001904:	d1f5      	bne.n	80018f2 <__eqdf2+0x3a>
 8001906:	4654      	mov	r4, sl
 8001908:	4314      	orrs	r4, r2
 800190a:	d1f2      	bne.n	80018f2 <__eqdf2+0x3a>
 800190c:	2001      	movs	r0, #1
 800190e:	45c8      	cmp	r8, r9
 8001910:	d1ef      	bne.n	80018f2 <__eqdf2+0x3a>
 8001912:	4299      	cmp	r1, r3
 8001914:	d007      	beq.n	8001926 <__eqdf2+0x6e>
 8001916:	2d00      	cmp	r5, #0
 8001918:	d1eb      	bne.n	80018f2 <__eqdf2+0x3a>
 800191a:	4663      	mov	r3, ip
 800191c:	431f      	orrs	r7, r3
 800191e:	0038      	movs	r0, r7
 8001920:	1e47      	subs	r7, r0, #1
 8001922:	41b8      	sbcs	r0, r7
 8001924:	e7e5      	b.n	80018f2 <__eqdf2+0x3a>
 8001926:	2000      	movs	r0, #0
 8001928:	e7e3      	b.n	80018f2 <__eqdf2+0x3a>
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	000007ff 	.word	0x000007ff

08001930 <__gedf2>:
 8001930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001932:	464f      	mov	r7, r9
 8001934:	4646      	mov	r6, r8
 8001936:	46d6      	mov	lr, sl
 8001938:	004d      	lsls	r5, r1, #1
 800193a:	b5c0      	push	{r6, r7, lr}
 800193c:	030e      	lsls	r6, r1, #12
 800193e:	0fc9      	lsrs	r1, r1, #31
 8001940:	468a      	mov	sl, r1
 8001942:	492c      	ldr	r1, [pc, #176]	; (80019f4 <__gedf2+0xc4>)
 8001944:	031f      	lsls	r7, r3, #12
 8001946:	005c      	lsls	r4, r3, #1
 8001948:	4680      	mov	r8, r0
 800194a:	0b36      	lsrs	r6, r6, #12
 800194c:	0d6d      	lsrs	r5, r5, #21
 800194e:	4691      	mov	r9, r2
 8001950:	0b3f      	lsrs	r7, r7, #12
 8001952:	0d64      	lsrs	r4, r4, #21
 8001954:	0fdb      	lsrs	r3, r3, #31
 8001956:	428d      	cmp	r5, r1
 8001958:	d01e      	beq.n	8001998 <__gedf2+0x68>
 800195a:	428c      	cmp	r4, r1
 800195c:	d016      	beq.n	800198c <__gedf2+0x5c>
 800195e:	2d00      	cmp	r5, #0
 8001960:	d11e      	bne.n	80019a0 <__gedf2+0x70>
 8001962:	4330      	orrs	r0, r6
 8001964:	4684      	mov	ip, r0
 8001966:	2c00      	cmp	r4, #0
 8001968:	d101      	bne.n	800196e <__gedf2+0x3e>
 800196a:	433a      	orrs	r2, r7
 800196c:	d023      	beq.n	80019b6 <__gedf2+0x86>
 800196e:	4662      	mov	r2, ip
 8001970:	2a00      	cmp	r2, #0
 8001972:	d01a      	beq.n	80019aa <__gedf2+0x7a>
 8001974:	459a      	cmp	sl, r3
 8001976:	d029      	beq.n	80019cc <__gedf2+0x9c>
 8001978:	4651      	mov	r1, sl
 800197a:	2002      	movs	r0, #2
 800197c:	3901      	subs	r1, #1
 800197e:	4008      	ands	r0, r1
 8001980:	3801      	subs	r0, #1
 8001982:	bc1c      	pop	{r2, r3, r4}
 8001984:	4690      	mov	r8, r2
 8001986:	4699      	mov	r9, r3
 8001988:	46a2      	mov	sl, r4
 800198a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800198c:	0039      	movs	r1, r7
 800198e:	4311      	orrs	r1, r2
 8001990:	d0e5      	beq.n	800195e <__gedf2+0x2e>
 8001992:	2002      	movs	r0, #2
 8001994:	4240      	negs	r0, r0
 8001996:	e7f4      	b.n	8001982 <__gedf2+0x52>
 8001998:	4330      	orrs	r0, r6
 800199a:	d1fa      	bne.n	8001992 <__gedf2+0x62>
 800199c:	42ac      	cmp	r4, r5
 800199e:	d00f      	beq.n	80019c0 <__gedf2+0x90>
 80019a0:	2c00      	cmp	r4, #0
 80019a2:	d10f      	bne.n	80019c4 <__gedf2+0x94>
 80019a4:	433a      	orrs	r2, r7
 80019a6:	d0e7      	beq.n	8001978 <__gedf2+0x48>
 80019a8:	e00c      	b.n	80019c4 <__gedf2+0x94>
 80019aa:	2201      	movs	r2, #1
 80019ac:	3b01      	subs	r3, #1
 80019ae:	4393      	bics	r3, r2
 80019b0:	0018      	movs	r0, r3
 80019b2:	3001      	adds	r0, #1
 80019b4:	e7e5      	b.n	8001982 <__gedf2+0x52>
 80019b6:	4663      	mov	r3, ip
 80019b8:	2000      	movs	r0, #0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0e1      	beq.n	8001982 <__gedf2+0x52>
 80019be:	e7db      	b.n	8001978 <__gedf2+0x48>
 80019c0:	433a      	orrs	r2, r7
 80019c2:	d1e6      	bne.n	8001992 <__gedf2+0x62>
 80019c4:	459a      	cmp	sl, r3
 80019c6:	d1d7      	bne.n	8001978 <__gedf2+0x48>
 80019c8:	42a5      	cmp	r5, r4
 80019ca:	dcd5      	bgt.n	8001978 <__gedf2+0x48>
 80019cc:	42a5      	cmp	r5, r4
 80019ce:	db05      	blt.n	80019dc <__gedf2+0xac>
 80019d0:	42be      	cmp	r6, r7
 80019d2:	d8d1      	bhi.n	8001978 <__gedf2+0x48>
 80019d4:	d008      	beq.n	80019e8 <__gedf2+0xb8>
 80019d6:	2000      	movs	r0, #0
 80019d8:	42be      	cmp	r6, r7
 80019da:	d2d2      	bcs.n	8001982 <__gedf2+0x52>
 80019dc:	4650      	mov	r0, sl
 80019de:	2301      	movs	r3, #1
 80019e0:	3801      	subs	r0, #1
 80019e2:	4398      	bics	r0, r3
 80019e4:	3001      	adds	r0, #1
 80019e6:	e7cc      	b.n	8001982 <__gedf2+0x52>
 80019e8:	45c8      	cmp	r8, r9
 80019ea:	d8c5      	bhi.n	8001978 <__gedf2+0x48>
 80019ec:	2000      	movs	r0, #0
 80019ee:	45c8      	cmp	r8, r9
 80019f0:	d3f4      	bcc.n	80019dc <__gedf2+0xac>
 80019f2:	e7c6      	b.n	8001982 <__gedf2+0x52>
 80019f4:	000007ff 	.word	0x000007ff

080019f8 <__ledf2>:
 80019f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019fa:	464f      	mov	r7, r9
 80019fc:	4646      	mov	r6, r8
 80019fe:	46d6      	mov	lr, sl
 8001a00:	004d      	lsls	r5, r1, #1
 8001a02:	b5c0      	push	{r6, r7, lr}
 8001a04:	030e      	lsls	r6, r1, #12
 8001a06:	0fc9      	lsrs	r1, r1, #31
 8001a08:	468a      	mov	sl, r1
 8001a0a:	492e      	ldr	r1, [pc, #184]	; (8001ac4 <__ledf2+0xcc>)
 8001a0c:	031f      	lsls	r7, r3, #12
 8001a0e:	005c      	lsls	r4, r3, #1
 8001a10:	4680      	mov	r8, r0
 8001a12:	0b36      	lsrs	r6, r6, #12
 8001a14:	0d6d      	lsrs	r5, r5, #21
 8001a16:	4691      	mov	r9, r2
 8001a18:	0b3f      	lsrs	r7, r7, #12
 8001a1a:	0d64      	lsrs	r4, r4, #21
 8001a1c:	0fdb      	lsrs	r3, r3, #31
 8001a1e:	428d      	cmp	r5, r1
 8001a20:	d018      	beq.n	8001a54 <__ledf2+0x5c>
 8001a22:	428c      	cmp	r4, r1
 8001a24:	d011      	beq.n	8001a4a <__ledf2+0x52>
 8001a26:	2d00      	cmp	r5, #0
 8001a28:	d118      	bne.n	8001a5c <__ledf2+0x64>
 8001a2a:	4330      	orrs	r0, r6
 8001a2c:	4684      	mov	ip, r0
 8001a2e:	2c00      	cmp	r4, #0
 8001a30:	d11e      	bne.n	8001a70 <__ledf2+0x78>
 8001a32:	433a      	orrs	r2, r7
 8001a34:	d11c      	bne.n	8001a70 <__ledf2+0x78>
 8001a36:	4663      	mov	r3, ip
 8001a38:	2000      	movs	r0, #0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d030      	beq.n	8001aa0 <__ledf2+0xa8>
 8001a3e:	4651      	mov	r1, sl
 8001a40:	2002      	movs	r0, #2
 8001a42:	3901      	subs	r1, #1
 8001a44:	4008      	ands	r0, r1
 8001a46:	3801      	subs	r0, #1
 8001a48:	e02a      	b.n	8001aa0 <__ledf2+0xa8>
 8001a4a:	0039      	movs	r1, r7
 8001a4c:	4311      	orrs	r1, r2
 8001a4e:	d0ea      	beq.n	8001a26 <__ledf2+0x2e>
 8001a50:	2002      	movs	r0, #2
 8001a52:	e025      	b.n	8001aa0 <__ledf2+0xa8>
 8001a54:	4330      	orrs	r0, r6
 8001a56:	d1fb      	bne.n	8001a50 <__ledf2+0x58>
 8001a58:	42ac      	cmp	r4, r5
 8001a5a:	d026      	beq.n	8001aaa <__ledf2+0xb2>
 8001a5c:	2c00      	cmp	r4, #0
 8001a5e:	d126      	bne.n	8001aae <__ledf2+0xb6>
 8001a60:	433a      	orrs	r2, r7
 8001a62:	d124      	bne.n	8001aae <__ledf2+0xb6>
 8001a64:	4651      	mov	r1, sl
 8001a66:	2002      	movs	r0, #2
 8001a68:	3901      	subs	r1, #1
 8001a6a:	4008      	ands	r0, r1
 8001a6c:	3801      	subs	r0, #1
 8001a6e:	e017      	b.n	8001aa0 <__ledf2+0xa8>
 8001a70:	4662      	mov	r2, ip
 8001a72:	2a00      	cmp	r2, #0
 8001a74:	d00f      	beq.n	8001a96 <__ledf2+0x9e>
 8001a76:	459a      	cmp	sl, r3
 8001a78:	d1e1      	bne.n	8001a3e <__ledf2+0x46>
 8001a7a:	42a5      	cmp	r5, r4
 8001a7c:	db05      	blt.n	8001a8a <__ledf2+0x92>
 8001a7e:	42be      	cmp	r6, r7
 8001a80:	d8dd      	bhi.n	8001a3e <__ledf2+0x46>
 8001a82:	d019      	beq.n	8001ab8 <__ledf2+0xc0>
 8001a84:	2000      	movs	r0, #0
 8001a86:	42be      	cmp	r6, r7
 8001a88:	d20a      	bcs.n	8001aa0 <__ledf2+0xa8>
 8001a8a:	4650      	mov	r0, sl
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	3801      	subs	r0, #1
 8001a90:	4398      	bics	r0, r3
 8001a92:	3001      	adds	r0, #1
 8001a94:	e004      	b.n	8001aa0 <__ledf2+0xa8>
 8001a96:	2201      	movs	r2, #1
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	4393      	bics	r3, r2
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	3001      	adds	r0, #1
 8001aa0:	bc1c      	pop	{r2, r3, r4}
 8001aa2:	4690      	mov	r8, r2
 8001aa4:	4699      	mov	r9, r3
 8001aa6:	46a2      	mov	sl, r4
 8001aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aaa:	433a      	orrs	r2, r7
 8001aac:	d1d0      	bne.n	8001a50 <__ledf2+0x58>
 8001aae:	459a      	cmp	sl, r3
 8001ab0:	d1c5      	bne.n	8001a3e <__ledf2+0x46>
 8001ab2:	42a5      	cmp	r5, r4
 8001ab4:	dcc3      	bgt.n	8001a3e <__ledf2+0x46>
 8001ab6:	e7e0      	b.n	8001a7a <__ledf2+0x82>
 8001ab8:	45c8      	cmp	r8, r9
 8001aba:	d8c0      	bhi.n	8001a3e <__ledf2+0x46>
 8001abc:	2000      	movs	r0, #0
 8001abe:	45c8      	cmp	r8, r9
 8001ac0:	d3e3      	bcc.n	8001a8a <__ledf2+0x92>
 8001ac2:	e7ed      	b.n	8001aa0 <__ledf2+0xa8>
 8001ac4:	000007ff 	.word	0x000007ff

08001ac8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001acc:	f000 fe62 	bl	8002794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ad0:	f000 f80d 	bl	8001aee <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ad4:	f000 f9b0 	bl	8001e38 <_ZL12MX_GPIO_Initv>
  MX_ADC_Init();
 8001ad8:	f000 f878 	bl	8001bcc <_ZL11MX_ADC_Initv>
  MX_I2C1_Init();
 8001adc:	f000 f8ea 	bl	8001cb4 <_ZL12MX_I2C1_Initv>
  MX_SPI1_Init();
 8001ae0:	f000 f934 	bl	8001d4c <_ZL12MX_SPI1_Initv>
  MX_USART1_UART_Init();
 8001ae4:	f000 f974 	bl	8001dd0 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */

    run();
 8001ae8:	f000 fb4c 	bl	8002184 <_Z3runv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
 8001aec:	e7fe      	b.n	8001aec <main+0x24>

08001aee <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aee:	b590      	push	{r4, r7, lr}
 8001af0:	b095      	sub	sp, #84	; 0x54
 8001af2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001af4:	2420      	movs	r4, #32
 8001af6:	193b      	adds	r3, r7, r4
 8001af8:	0018      	movs	r0, r3
 8001afa:	2330      	movs	r3, #48	; 0x30
 8001afc:	001a      	movs	r2, r3
 8001afe:	2100      	movs	r1, #0
 8001b00:	f003 fd5e 	bl	80055c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b04:	2310      	movs	r3, #16
 8001b06:	18fb      	adds	r3, r7, r3
 8001b08:	0018      	movs	r0, r3
 8001b0a:	2310      	movs	r3, #16
 8001b0c:	001a      	movs	r2, r3
 8001b0e:	2100      	movs	r1, #0
 8001b10:	f003 fd56 	bl	80055c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b14:	003b      	movs	r3, r7
 8001b16:	0018      	movs	r0, r3
 8001b18:	2310      	movs	r3, #16
 8001b1a:	001a      	movs	r2, r3
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	f003 fd4f 	bl	80055c0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001b22:	0021      	movs	r1, r4
 8001b24:	187b      	adds	r3, r7, r1
 8001b26:	2213      	movs	r2, #19
 8001b28:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b2a:	187b      	adds	r3, r7, r1
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b30:	187b      	adds	r3, r7, r1
 8001b32:	2201      	movs	r2, #1
 8001b34:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001b36:	187b      	adds	r3, r7, r1
 8001b38:	2201      	movs	r2, #1
 8001b3a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b3c:	187b      	adds	r3, r7, r1
 8001b3e:	2210      	movs	r2, #16
 8001b40:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001b42:	187b      	adds	r3, r7, r1
 8001b44:	2210      	movs	r2, #16
 8001b46:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b48:	187b      	adds	r3, r7, r1
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b4e:	187b      	adds	r3, r7, r1
 8001b50:	0018      	movs	r0, r3
 8001b52:	f001 fc4b 	bl	80033ec <HAL_RCC_OscConfig>
 8001b56:	0003      	movs	r3, r0
 8001b58:	1e5a      	subs	r2, r3, #1
 8001b5a:	4193      	sbcs	r3, r2
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <_Z18SystemClock_Configv+0x78>
  {
    Error_Handler();
 8001b62:	f000 fa1d 	bl	8001fa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b66:	2110      	movs	r1, #16
 8001b68:	187b      	adds	r3, r7, r1
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001b6e:	187b      	adds	r3, r7, r1
 8001b70:	2201      	movs	r2, #1
 8001b72:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b74:	187b      	adds	r3, r7, r1
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b7a:	187b      	adds	r3, r7, r1
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b80:	187b      	adds	r3, r7, r1
 8001b82:	2100      	movs	r1, #0
 8001b84:	0018      	movs	r0, r3
 8001b86:	f001 ff4d 	bl	8003a24 <HAL_RCC_ClockConfig>
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	1e5a      	subs	r2, r3, #1
 8001b8e:	4193      	sbcs	r3, r2
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8001b96:	f000 fa03 	bl	8001fa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001b9a:	003b      	movs	r3, r7
 8001b9c:	2221      	movs	r2, #33	; 0x21
 8001b9e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001ba0:	003b      	movs	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ba6:	003b      	movs	r3, r7
 8001ba8:	2200      	movs	r2, #0
 8001baa:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bac:	003b      	movs	r3, r7
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f002 f88a 	bl	8003cc8 <HAL_RCCEx_PeriphCLKConfig>
 8001bb4:	0003      	movs	r3, r0
 8001bb6:	1e5a      	subs	r2, r3, #1
 8001bb8:	4193      	sbcs	r3, r2
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 8001bc0:	f000 f9ee 	bl	8001fa0 <Error_Handler>
  }
}
 8001bc4:	46c0      	nop			; (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b015      	add	sp, #84	; 0x54
 8001bca:	bd90      	pop	{r4, r7, pc}

08001bcc <_ZL11MX_ADC_Initv>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bd2:	1d3b      	adds	r3, r7, #4
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	230c      	movs	r3, #12
 8001bd8:	001a      	movs	r2, r3
 8001bda:	2100      	movs	r1, #0
 8001bdc:	f003 fcf0 	bl	80055c0 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001be0:	4b32      	ldr	r3, [pc, #200]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001be2:	4a33      	ldr	r2, [pc, #204]	; (8001cb0 <_ZL11MX_ADC_Initv+0xe4>)
 8001be4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001be6:	4b31      	ldr	r3, [pc, #196]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001bec:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bf2:	4b2e      	ldr	r3, [pc, #184]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001bf8:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bfe:	4b2b      	ldr	r3, [pc, #172]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c00:	2204      	movs	r2, #4
 8001c02:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001c04:	4b29      	ldr	r3, [pc, #164]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001c0a:	4b28      	ldr	r3, [pc, #160]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001c10:	4b26      	ldr	r3, [pc, #152]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001c16:	4b25      	ldr	r3, [pc, #148]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c1c:	4b23      	ldr	r3, [pc, #140]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c1e:	22c2      	movs	r2, #194	; 0xc2
 8001c20:	32ff      	adds	r2, #255	; 0xff
 8001c22:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c24:	4b21      	ldr	r3, [pc, #132]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001c2a:	4b20      	ldr	r3, [pc, #128]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c2c:	2224      	movs	r2, #36	; 0x24
 8001c2e:	2100      	movs	r1, #0
 8001c30:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c32:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001c38:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f000 fe30 	bl	80028a0 <HAL_ADC_Init>
 8001c40:	0003      	movs	r3, r0
 8001c42:	1e5a      	subs	r2, r3, #1
 8001c44:	4193      	sbcs	r3, r2
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <_ZL11MX_ADC_Initv+0x84>
  {
    Error_Handler();
 8001c4c:	f000 f9a8 	bl	8001fa0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	2280      	movs	r2, #128	; 0x80
 8001c5a:	0152      	lsls	r2, r2, #5
 8001c5c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	2280      	movs	r2, #128	; 0x80
 8001c62:	0552      	lsls	r2, r2, #21
 8001c64:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001c66:	1d3a      	adds	r2, r7, #4
 8001c68:	4b10      	ldr	r3, [pc, #64]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c6a:	0011      	movs	r1, r2
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f000 ff57 	bl	8002b20 <HAL_ADC_ConfigChannel>
 8001c72:	0003      	movs	r3, r0
 8001c74:	1e5a      	subs	r2, r3, #1
 8001c76:	4193      	sbcs	r3, r2
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <_ZL11MX_ADC_Initv+0xb6>
  {
    Error_Handler();
 8001c7e:	f000 f98f 	bl	8001fa0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2201      	movs	r2, #1
 8001c86:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001c88:	1d3a      	adds	r2, r7, #4
 8001c8a:	4b08      	ldr	r3, [pc, #32]	; (8001cac <_ZL11MX_ADC_Initv+0xe0>)
 8001c8c:	0011      	movs	r1, r2
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f000 ff46 	bl	8002b20 <HAL_ADC_ConfigChannel>
 8001c94:	0003      	movs	r3, r0
 8001c96:	1e5a      	subs	r2, r3, #1
 8001c98:	4193      	sbcs	r3, r2
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <_ZL11MX_ADC_Initv+0xd8>
  {
    Error_Handler();
 8001ca0:	f000 f97e 	bl	8001fa0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001ca4:	46c0      	nop			; (mov r8, r8)
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b004      	add	sp, #16
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000028 	.word	0x20000028
 8001cb0:	40012400 	.word	0x40012400

08001cb4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cb8:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cba:	4a22      	ldr	r2, [pc, #136]	; (8001d44 <_ZL12MX_I2C1_Initv+0x90>)
 8001cbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001cbe:	4b20      	ldr	r3, [pc, #128]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cc0:	4a21      	ldr	r2, [pc, #132]	; (8001d48 <_ZL12MX_I2C1_Initv+0x94>)
 8001cc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cc4:	4b1e      	ldr	r3, [pc, #120]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cca:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd0:	4b1b      	ldr	r3, [pc, #108]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001cd6:	4b1a      	ldr	r3, [pc, #104]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cdc:	4b18      	ldr	r3, [pc, #96]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce2:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ce8:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cee:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f001 fa4d 	bl	8003190 <HAL_I2C_Init>
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	1e5a      	subs	r2, r3, #1
 8001cfa:	4193      	sbcs	r3, r2
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 8001d02:	f000 f94d 	bl	8001fa0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d06:	4b0e      	ldr	r3, [pc, #56]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001d08:	2100      	movs	r1, #0
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	f001 fad6 	bl	80032bc <HAL_I2CEx_ConfigAnalogFilter>
 8001d10:	0003      	movs	r3, r0
 8001d12:	1e5a      	subs	r2, r3, #1
 8001d14:	4193      	sbcs	r3, r2
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8001d1c:	f000 f940 	bl	8001fa0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <_ZL12MX_I2C1_Initv+0x8c>)
 8001d22:	2100      	movs	r1, #0
 8001d24:	0018      	movs	r0, r3
 8001d26:	f001 fb15 	bl	8003354 <HAL_I2CEx_ConfigDigitalFilter>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	1e5a      	subs	r2, r3, #1
 8001d2e:	4193      	sbcs	r3, r2
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8001d36:	f000 f933 	bl	8001fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	20000068 	.word	0x20000068
 8001d44:	40005400 	.word	0x40005400
 8001d48:	2000090e 	.word	0x2000090e

08001d4c <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d50:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d52:	4a1e      	ldr	r2, [pc, #120]	; (8001dcc <_ZL12MX_SPI1_Initv+0x80>)
 8001d54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d58:	2282      	movs	r2, #130	; 0x82
 8001d5a:	0052      	lsls	r2, r2, #1
 8001d5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d5e:	4b1a      	ldr	r3, [pc, #104]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d64:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d66:	22e0      	movs	r2, #224	; 0xe0
 8001d68:	00d2      	lsls	r2, r2, #3
 8001d6a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001d6c:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d6e:	2202      	movs	r2, #2
 8001d70:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d7a:	2280      	movs	r2, #128	; 0x80
 8001d7c:	0092      	lsls	r2, r2, #2
 8001d7e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d82:	2238      	movs	r2, #56	; 0x38
 8001d84:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d8c:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001d98:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001da4:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001daa:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001dac:	0018      	movs	r0, r3
 8001dae:	f002 f859 	bl	8003e64 <HAL_SPI_Init>
 8001db2:	0003      	movs	r3, r0
 8001db4:	1e5a      	subs	r2, r3, #1
 8001db6:	4193      	sbcs	r3, r2
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <_ZL12MX_SPI1_Initv+0x76>
  {
    Error_Handler();
 8001dbe:	f000 f8ef 	bl	8001fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dc2:	46c0      	nop			; (mov r8, r8)
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200000b4 	.word	0x200000b4
 8001dcc:	40013000 	.word	0x40013000

08001dd0 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dd4:	4b16      	ldr	r3, [pc, #88]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001dd6:	4a17      	ldr	r2, [pc, #92]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001dd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001dda:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001ddc:	2296      	movs	r2, #150	; 0x96
 8001dde:	0212      	lsls	r2, r2, #8
 8001de0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001de2:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dee:	4b10      	ldr	r3, [pc, #64]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001df4:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001df6:	220c      	movs	r2, #12
 8001df8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfa:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e00:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e12:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <_ZL19MX_USART1_UART_Initv+0x60>)
 8001e14:	0018      	movs	r0, r3
 8001e16:	f002 ff47 	bl	8004ca8 <HAL_UART_Init>
 8001e1a:	0003      	movs	r3, r0
 8001e1c:	1e5a      	subs	r2, r3, #1
 8001e1e:	4193      	sbcs	r3, r2
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <_ZL19MX_USART1_UART_Initv+0x5a>
  {
    Error_Handler();
 8001e26:	f000 f8bb 	bl	8001fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20000118 	.word	0x20000118
 8001e34:	40013800 	.word	0x40013800

08001e38 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b08b      	sub	sp, #44	; 0x2c
 8001e3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3e:	2414      	movs	r4, #20
 8001e40:	193b      	adds	r3, r7, r4
 8001e42:	0018      	movs	r0, r3
 8001e44:	2314      	movs	r3, #20
 8001e46:	001a      	movs	r2, r3
 8001e48:	2100      	movs	r1, #0
 8001e4a:	f003 fbb9 	bl	80055c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e4e:	4b4f      	ldr	r3, [pc, #316]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e50:	695a      	ldr	r2, [r3, #20]
 8001e52:	4b4e      	ldr	r3, [pc, #312]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e54:	2180      	movs	r1, #128	; 0x80
 8001e56:	0309      	lsls	r1, r1, #12
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	615a      	str	r2, [r3, #20]
 8001e5c:	4b4b      	ldr	r3, [pc, #300]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	031b      	lsls	r3, r3, #12
 8001e64:	4013      	ands	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e6a:	4b48      	ldr	r3, [pc, #288]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e6c:	695a      	ldr	r2, [r3, #20]
 8001e6e:	4b47      	ldr	r3, [pc, #284]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e70:	2180      	movs	r1, #128	; 0x80
 8001e72:	03c9      	lsls	r1, r1, #15
 8001e74:	430a      	orrs	r2, r1
 8001e76:	615a      	str	r2, [r3, #20]
 8001e78:	4b44      	ldr	r3, [pc, #272]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e7a:	695a      	ldr	r2, [r3, #20]
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	03db      	lsls	r3, r3, #15
 8001e80:	4013      	ands	r3, r2
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	4b41      	ldr	r3, [pc, #260]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e88:	695a      	ldr	r2, [r3, #20]
 8001e8a:	4b40      	ldr	r3, [pc, #256]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e8c:	2180      	movs	r1, #128	; 0x80
 8001e8e:	0289      	lsls	r1, r1, #10
 8001e90:	430a      	orrs	r2, r1
 8001e92:	615a      	str	r2, [r3, #20]
 8001e94:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001e96:	695a      	ldr	r2, [r3, #20]
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	029b      	lsls	r3, r3, #10
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea2:	4b3a      	ldr	r3, [pc, #232]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001ea4:	695a      	ldr	r2, [r3, #20]
 8001ea6:	4b39      	ldr	r3, [pc, #228]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001ea8:	2180      	movs	r1, #128	; 0x80
 8001eaa:	02c9      	lsls	r1, r1, #11
 8001eac:	430a      	orrs	r2, r1
 8001eae:	615a      	str	r2, [r3, #20]
 8001eb0:	4b36      	ldr	r3, [pc, #216]	; (8001f8c <_ZL12MX_GPIO_Initv+0x154>)
 8001eb2:	695a      	ldr	r2, [r3, #20]
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	02db      	lsls	r3, r3, #11
 8001eb8:	4013      	ands	r3, r2
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001ebe:	23e0      	movs	r3, #224	; 0xe0
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	4833      	ldr	r0, [pc, #204]	; (8001f90 <_ZL12MX_GPIO_Initv+0x158>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	f001 f944 	bl	8003154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 8001ecc:	4931      	ldr	r1, [pc, #196]	; (8001f94 <_ZL12MX_GPIO_Initv+0x15c>)
 8001ece:	2390      	movs	r3, #144	; 0x90
 8001ed0:	05db      	lsls	r3, r3, #23
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f001 f93d 	bl	8003154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001eda:	492f      	ldr	r1, [pc, #188]	; (8001f98 <_ZL12MX_GPIO_Initv+0x160>)
 8001edc:	4b2f      	ldr	r3, [pc, #188]	; (8001f9c <_ZL12MX_GPIO_Initv+0x164>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f001 f937 	bl	8003154 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001ee6:	193b      	adds	r3, r7, r4
 8001ee8:	22e0      	movs	r2, #224	; 0xe0
 8001eea:	0212      	lsls	r2, r2, #8
 8001eec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eee:	193b      	adds	r3, r7, r4
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ef4:	193b      	adds	r3, r7, r4
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	193b      	adds	r3, r7, r4
 8001efc:	2200      	movs	r2, #0
 8001efe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f00:	193b      	adds	r3, r7, r4
 8001f02:	4a23      	ldr	r2, [pc, #140]	; (8001f90 <_ZL12MX_GPIO_Initv+0x158>)
 8001f04:	0019      	movs	r1, r3
 8001f06:	0010      	movs	r0, r2
 8001f08:	f000 ffb4 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f0c:	193b      	adds	r3, r7, r4
 8001f0e:	2210      	movs	r2, #16
 8001f10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f12:	193b      	adds	r3, r7, r4
 8001f14:	2201      	movs	r2, #1
 8001f16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	193b      	adds	r3, r7, r4
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1e:	193b      	adds	r3, r7, r4
 8001f20:	2200      	movs	r2, #0
 8001f22:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f24:	193a      	adds	r2, r7, r4
 8001f26:	2390      	movs	r3, #144	; 0x90
 8001f28:	05db      	lsls	r3, r3, #23
 8001f2a:	0011      	movs	r1, r2
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f000 ffa1 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001f32:	0021      	movs	r1, r4
 8001f34:	187b      	adds	r3, r7, r1
 8001f36:	4a18      	ldr	r2, [pc, #96]	; (8001f98 <_ZL12MX_GPIO_Initv+0x160>)
 8001f38:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3a:	187b      	adds	r3, r7, r1
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001f40:	187b      	adds	r3, r7, r1
 8001f42:	2202      	movs	r2, #2
 8001f44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	187b      	adds	r3, r7, r1
 8001f48:	2200      	movs	r2, #0
 8001f4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4c:	000c      	movs	r4, r1
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <_ZL12MX_GPIO_Initv+0x164>)
 8001f52:	0019      	movs	r1, r3
 8001f54:	0010      	movs	r0, r2
 8001f56:	f000 ff8d 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001f5a:	0021      	movs	r1, r4
 8001f5c:	187b      	adds	r3, r7, r1
 8001f5e:	2298      	movs	r2, #152	; 0x98
 8001f60:	0212      	lsls	r2, r2, #8
 8001f62:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f64:	187b      	adds	r3, r7, r1
 8001f66:	2201      	movs	r2, #1
 8001f68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001f6a:	187b      	adds	r3, r7, r1
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f70:	187b      	adds	r3, r7, r1
 8001f72:	2200      	movs	r2, #0
 8001f74:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f76:	187a      	adds	r2, r7, r1
 8001f78:	2390      	movs	r3, #144	; 0x90
 8001f7a:	05db      	lsls	r3, r3, #23
 8001f7c:	0011      	movs	r1, r2
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f000 ff78 	bl	8002e74 <HAL_GPIO_Init>

}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	b00b      	add	sp, #44	; 0x2c
 8001f8a:	bd90      	pop	{r4, r7, pc}
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	48000800 	.word	0x48000800
 8001f94:	00009810 	.word	0x00009810
 8001f98:	0000ff3f 	.word	0x0000ff3f
 8001f9c:	48000400 	.word	0x48000400

08001fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fa4:	46c0      	nop			; (mov r8, r8)
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <_ZN3pinC1EP12GPIO_TypeDeft>:
#include "stm32f0xx_hal.h"

class pin
{
public:
	pin(GPIO_TypeDef* port, uint16_t pinNum) : m_port(port), m_pinNum(pinNum){};
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b084      	sub	sp, #16
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	60f8      	str	r0, [r7, #12]
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	1dbb      	adds	r3, r7, #6
 8001fb6:	801a      	strh	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	68ba      	ldr	r2, [r7, #8]
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1dba      	adds	r2, r7, #6
 8001fc2:	8812      	ldrh	r2, [r2, #0]
 8001fc4:	809a      	strh	r2, [r3, #4]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	0018      	movs	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	b004      	add	sp, #16
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <_ZN3pin6setLowEv>:
	const void toggle(){ HAL_GPIO_TogglePin(m_port, m_pinNum); }
	const void setLow(){ HAL_GPIO_WritePin(m_port, m_pinNum, GPIO_PIN_RESET); }
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6818      	ldr	r0, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	889b      	ldrh	r3, [r3, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	0019      	movs	r1, r3
 8001fe4:	f001 f8b6 	bl	8003154 <HAL_GPIO_WritePin>
 8001fe8:	46c0      	nop			; (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b002      	add	sp, #8
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <_ZN3pin7setHighEv>:
	const void setHigh(){ HAL_GPIO_WritePin(m_port, m_pinNum, GPIO_PIN_SET); }
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	889b      	ldrh	r3, [r3, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	0019      	movs	r1, r3
 8002004:	f001 f8a6 	bl	8003154 <HAL_GPIO_WritePin>
 8002008:	46c0      	nop			; (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	b002      	add	sp, #8
 800200e:	bd80      	pop	{r7, pc}

08002010 <_ZN6LIS3DHC1Ev>:

#include <array>

class LIS3DH{
public:
	LIS3DH() : m_CS_PIN(pin(GPIOA, GPIO_PIN_4)) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	2390      	movs	r3, #144	; 0x90
 800201c:	05db      	lsls	r3, r3, #23
 800201e:	2210      	movs	r2, #16
 8002020:	0019      	movs	r1, r3
 8002022:	f7ff ffc2 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
		m_CS_PIN.setHigh();
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	0018      	movs	r0, r3
 800202a:	f7ff ffe1 	bl	8001ff0 <_ZN3pin7setHighEv>
//		With these disabled then the board will show 00110011 from LEDS[7:0]
//		Shit breaks when writing to any register, even if you dont change anything.

		write({0x20, 0x77});
 800202e:	2108      	movs	r1, #8
 8002030:	187b      	adds	r3, r7, r1
 8002032:	4a0c      	ldr	r2, [pc, #48]	; (8002064 <_ZN6LIS3DHC1Ev+0x54>)
 8002034:	8812      	ldrh	r2, [r2, #0]
 8002036:	801a      	strh	r2, [r3, #0]
 8002038:	187b      	adds	r3, r7, r1
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6819      	ldr	r1, [r3, #0]
 800203e:	0010      	movs	r0, r2
 8002040:	f000 f85c 	bl	80020fc <_ZN6LIS3DH5writeESt5arrayIhLj2EE>
		write({0x23, 0x08});
 8002044:	210c      	movs	r1, #12
 8002046:	187b      	adds	r3, r7, r1
 8002048:	4a07      	ldr	r2, [pc, #28]	; (8002068 <_ZN6LIS3DHC1Ev+0x58>)
 800204a:	8812      	ldrh	r2, [r2, #0]
 800204c:	801a      	strh	r2, [r3, #0]
 800204e:	187b      	adds	r3, r7, r1
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	6819      	ldr	r1, [r3, #0]
 8002054:	0010      	movs	r0, r2
 8002056:	f000 f851 	bl	80020fc <_ZN6LIS3DH5writeESt5arrayIhLj2EE>
	};
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	0018      	movs	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	b004      	add	sp, #16
 8002062:	bd80      	pop	{r7, pc}
 8002064:	080055e8 	.word	0x080055e8
 8002068:	080055ec 	.word	0x080055ec

0800206c <_ZN6LIS3DH4readEPhS0_j>:

	void read(uint8_t* txBuff, uint8_t* rxBuff, size_t len){
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	603b      	str	r3, [r7, #0]

		txBuff[0] = txBuff[0] | 0x80;
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2280      	movs	r2, #128	; 0x80
 8002080:	4252      	negs	r2, r2
 8002082:	4313      	orrs	r3, r2
 8002084:	b2da      	uxtb	r2, r3
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	701a      	strb	r2, [r3, #0]

		m_CS_PIN.setLow();
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	0018      	movs	r0, r3
 800208e:	f7ff ff9f 	bl	8001fd0 <_ZN3pin6setLowEv>
		HAL_Delay(1);
 8002092:	2001      	movs	r0, #1
 8002094:	f000 fbe2 	bl	800285c <HAL_Delay>
		HAL_SPI_Transmit(&hspi1, txBuff, len, 1000);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	b29a      	uxth	r2, r3
 800209c:	23fa      	movs	r3, #250	; 0xfa
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	68b9      	ldr	r1, [r7, #8]
 80020a2:	4810      	ldr	r0, [pc, #64]	; (80020e4 <_ZN6LIS3DH4readEPhS0_j+0x78>)
 80020a4:	f001 ff78 	bl	8003f98 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, rxBuff, len, 1000);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	23fa      	movs	r3, #250	; 0xfa
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	6879      	ldr	r1, [r7, #4]
 80020b2:	480c      	ldr	r0, [pc, #48]	; (80020e4 <_ZN6LIS3DH4readEPhS0_j+0x78>)
 80020b4:	f002 f8f2 	bl	800429c <HAL_SPI_Receive>
		while( (&hspi1)->State == HAL_SPI_STATE_BUSY );
 80020b8:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <_ZN6LIS3DH4readEPhS0_j+0x78>)
 80020ba:	225d      	movs	r2, #93	; 0x5d
 80020bc:	5c9b      	ldrb	r3, [r3, r2]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	3b02      	subs	r3, #2
 80020c2:	425a      	negs	r2, r3
 80020c4:	4153      	adcs	r3, r2
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d000      	beq.n	80020ce <_ZN6LIS3DH4readEPhS0_j+0x62>
 80020cc:	e7f4      	b.n	80020b8 <_ZN6LIS3DH4readEPhS0_j+0x4c>
		m_CS_PIN.setHigh();
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	0018      	movs	r0, r3
 80020d2:	f7ff ff8d 	bl	8001ff0 <_ZN3pin7setHighEv>
		HAL_Delay(1);
 80020d6:	2001      	movs	r0, #1
 80020d8:	f000 fbc0 	bl	800285c <HAL_Delay>

	}
 80020dc:	46c0      	nop			; (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b004      	add	sp, #16
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	200000b4 	.word	0x200000b4

080020e8 <_ZNKSt5arrayIhLj2EE4sizeEv>:
      crend() const noexcept
      { return const_reverse_iterator(begin()); }

      // Capacity.
      constexpr size_type
      size() const noexcept { return _Nm; }
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	2302      	movs	r3, #2
 80020f2:	0018      	movs	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	b002      	add	sp, #8
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <_ZN6LIS3DH5writeESt5arrayIhLj2EE>:

	void write(std::array<uint8_t, 2> txBuff){
 80020fc:	b590      	push	{r4, r7, lr}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	003b      	movs	r3, r7
 8002106:	8019      	strh	r1, [r3, #0]

		m_CS_PIN.setLow();
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	0018      	movs	r0, r3
 800210c:	f7ff ff60 	bl	8001fd0 <_ZN3pin6setLowEv>
		HAL_Delay(1);
 8002110:	2001      	movs	r0, #1
 8002112:	f000 fba3 	bl	800285c <HAL_Delay>
		HAL_SPI_Transmit(&hspi1, txBuff.data(), txBuff.size(), 1000);
 8002116:	003b      	movs	r3, r7
 8002118:	0018      	movs	r0, r3
 800211a:	f000 f97d 	bl	8002418 <_ZNSt5arrayIhLj2EE4dataEv>
 800211e:	0004      	movs	r4, r0
 8002120:	003b      	movs	r3, r7
 8002122:	0018      	movs	r0, r3
 8002124:	f7ff ffe0 	bl	80020e8 <_ZNKSt5arrayIhLj2EE4sizeEv>
 8002128:	0003      	movs	r3, r0
 800212a:	b29a      	uxth	r2, r3
 800212c:	23fa      	movs	r3, #250	; 0xfa
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	480c      	ldr	r0, [pc, #48]	; (8002164 <_ZN6LIS3DH5writeESt5arrayIhLj2EE+0x68>)
 8002132:	0021      	movs	r1, r4
 8002134:	f001 ff30 	bl	8003f98 <HAL_SPI_Transmit>
		while( (&hspi1)->State == HAL_SPI_STATE_BUSY );
 8002138:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <_ZN6LIS3DH5writeESt5arrayIhLj2EE+0x68>)
 800213a:	225d      	movs	r2, #93	; 0x5d
 800213c:	5c9b      	ldrb	r3, [r3, r2]
 800213e:	b2db      	uxtb	r3, r3
 8002140:	3b02      	subs	r3, #2
 8002142:	425a      	negs	r2, r3
 8002144:	4153      	adcs	r3, r2
 8002146:	b2db      	uxtb	r3, r3
 8002148:	2b00      	cmp	r3, #0
 800214a:	d000      	beq.n	800214e <_ZN6LIS3DH5writeESt5arrayIhLj2EE+0x52>
 800214c:	e7f4      	b.n	8002138 <_ZN6LIS3DH5writeESt5arrayIhLj2EE+0x3c>
		m_CS_PIN.setHigh();
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	0018      	movs	r0, r3
 8002152:	f7ff ff4d 	bl	8001ff0 <_ZN3pin7setHighEv>

		HAL_Delay(100);
 8002156:	2064      	movs	r0, #100	; 0x64
 8002158:	f000 fb80 	bl	800285c <HAL_Delay>

	}
 800215c:	46c0      	nop			; (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b003      	add	sp, #12
 8002162:	bd90      	pop	{r4, r7, pc}
 8002164:	200000b4 	.word	0x200000b4

08002168 <_ZSt4atanf>:
  using ::atan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan(float __x)
  { return __builtin_atanf(__x); }
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	1c18      	adds	r0, r3, #0
 8002174:	f003 f8ea 	bl	800534c <atanf>
 8002178:	1c03      	adds	r3, r0, #0
 800217a:	1c18      	adds	r0, r3, #0
 800217c:	46bd      	mov	sp, r7
 800217e:	b002      	add	sp, #8
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <_Z3runv>:
#include <run.h>
#include <LIS3DH.h>
#include <math.h>

void run(){
 8002184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002186:	b0b1      	sub	sp, #196	; 0xc4
 8002188:	af00      	add	r7, sp, #0
				pin(GPIOB, GPIO_PIN_8),
				pin(GPIOB, GPIO_PIN_5),
				pin(GPIOB, GPIO_PIN_4),
				pin(GPIOB, GPIO_PIN_3),
				pin(GPIOA, GPIO_PIN_15),
				pin(GPIOA, GPIO_PIN_12)};
 800218a:	2318      	movs	r3, #24
 800218c:	18fc      	adds	r4, r7, r3
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	011a      	lsls	r2, r3, #4
 8002192:	2390      	movs	r3, #144	; 0x90
 8002194:	05db      	lsls	r3, r3, #23
 8002196:	0019      	movs	r1, r3
 8002198:	0020      	movs	r0, r4
 800219a:	f7ff ff06 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 800219e:	3408      	adds	r4, #8
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	021b      	lsls	r3, r3, #8
 80021a4:	4999      	ldr	r1, [pc, #612]	; (800240c <_Z3runv+0x288>)
 80021a6:	001a      	movs	r2, r3
 80021a8:	0020      	movs	r0, r4
 80021aa:	f7ff fefe 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80021ae:	3408      	adds	r4, #8
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	01db      	lsls	r3, r3, #7
 80021b4:	4995      	ldr	r1, [pc, #596]	; (800240c <_Z3runv+0x288>)
 80021b6:	001a      	movs	r2, r3
 80021b8:	0020      	movs	r0, r4
 80021ba:	f7ff fef6 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80021be:	3408      	adds	r4, #8
 80021c0:	2380      	movs	r3, #128	; 0x80
 80021c2:	019b      	lsls	r3, r3, #6
 80021c4:	4991      	ldr	r1, [pc, #580]	; (800240c <_Z3runv+0x288>)
 80021c6:	001a      	movs	r2, r3
 80021c8:	0020      	movs	r0, r4
 80021ca:	f7ff feee 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80021ce:	3408      	adds	r4, #8
 80021d0:	2380      	movs	r3, #128	; 0x80
 80021d2:	015b      	lsls	r3, r3, #5
 80021d4:	498d      	ldr	r1, [pc, #564]	; (800240c <_Z3runv+0x288>)
 80021d6:	001a      	movs	r2, r3
 80021d8:	0020      	movs	r0, r4
 80021da:	f7ff fee6 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80021de:	3408      	adds	r4, #8
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	4989      	ldr	r1, [pc, #548]	; (800240c <_Z3runv+0x288>)
 80021e6:	001a      	movs	r2, r3
 80021e8:	0020      	movs	r0, r4
 80021ea:	f7ff fede 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80021ee:	3408      	adds	r4, #8
 80021f0:	2380      	movs	r3, #128	; 0x80
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4985      	ldr	r1, [pc, #532]	; (800240c <_Z3runv+0x288>)
 80021f6:	001a      	movs	r2, r3
 80021f8:	0020      	movs	r0, r4
 80021fa:	f7ff fed6 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80021fe:	3408      	adds	r4, #8
 8002200:	4b82      	ldr	r3, [pc, #520]	; (800240c <_Z3runv+0x288>)
 8002202:	2204      	movs	r2, #4
 8002204:	0019      	movs	r1, r3
 8002206:	0020      	movs	r0, r4
 8002208:	f7ff fecf 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 800220c:	3408      	adds	r4, #8
 800220e:	4b7f      	ldr	r3, [pc, #508]	; (800240c <_Z3runv+0x288>)
 8002210:	2202      	movs	r2, #2
 8002212:	0019      	movs	r1, r3
 8002214:	0020      	movs	r0, r4
 8002216:	f7ff fec8 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 800221a:	3408      	adds	r4, #8
 800221c:	4b7b      	ldr	r3, [pc, #492]	; (800240c <_Z3runv+0x288>)
 800221e:	2201      	movs	r2, #1
 8002220:	0019      	movs	r1, r3
 8002222:	0020      	movs	r0, r4
 8002224:	f7ff fec1 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002228:	3408      	adds	r4, #8
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	021b      	lsls	r3, r3, #8
 800222e:	4978      	ldr	r1, [pc, #480]	; (8002410 <_Z3runv+0x28c>)
 8002230:	001a      	movs	r2, r3
 8002232:	0020      	movs	r0, r4
 8002234:	f7ff feb9 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002238:	3408      	adds	r4, #8
 800223a:	2380      	movs	r3, #128	; 0x80
 800223c:	01db      	lsls	r3, r3, #7
 800223e:	4974      	ldr	r1, [pc, #464]	; (8002410 <_Z3runv+0x28c>)
 8002240:	001a      	movs	r2, r3
 8002242:	0020      	movs	r0, r4
 8002244:	f7ff feb1 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002248:	3408      	adds	r4, #8
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	019b      	lsls	r3, r3, #6
 800224e:	4970      	ldr	r1, [pc, #448]	; (8002410 <_Z3runv+0x28c>)
 8002250:	001a      	movs	r2, r3
 8002252:	0020      	movs	r0, r4
 8002254:	f7ff fea9 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002258:	3408      	adds	r4, #8
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	496b      	ldr	r1, [pc, #428]	; (800240c <_Z3runv+0x288>)
 8002260:	001a      	movs	r2, r3
 8002262:	0020      	movs	r0, r4
 8002264:	f7ff fea1 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002268:	3408      	adds	r4, #8
 800226a:	2380      	movs	r3, #128	; 0x80
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4967      	ldr	r1, [pc, #412]	; (800240c <_Z3runv+0x288>)
 8002270:	001a      	movs	r2, r3
 8002272:	0020      	movs	r0, r4
 8002274:	f7ff fe99 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002278:	3408      	adds	r4, #8
 800227a:	4b64      	ldr	r3, [pc, #400]	; (800240c <_Z3runv+0x288>)
 800227c:	2220      	movs	r2, #32
 800227e:	0019      	movs	r1, r3
 8002280:	0020      	movs	r0, r4
 8002282:	f7ff fe92 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002286:	3408      	adds	r4, #8
 8002288:	4b60      	ldr	r3, [pc, #384]	; (800240c <_Z3runv+0x288>)
 800228a:	2210      	movs	r2, #16
 800228c:	0019      	movs	r1, r3
 800228e:	0020      	movs	r0, r4
 8002290:	f7ff fe8b 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 8002294:	3408      	adds	r4, #8
 8002296:	4b5d      	ldr	r3, [pc, #372]	; (800240c <_Z3runv+0x288>)
 8002298:	2208      	movs	r2, #8
 800229a:	0019      	movs	r1, r3
 800229c:	0020      	movs	r0, r4
 800229e:	f7ff fe84 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80022a2:	3408      	adds	r4, #8
 80022a4:	2380      	movs	r3, #128	; 0x80
 80022a6:	021a      	lsls	r2, r3, #8
 80022a8:	2390      	movs	r3, #144	; 0x90
 80022aa:	05db      	lsls	r3, r3, #23
 80022ac:	0019      	movs	r1, r3
 80022ae:	0020      	movs	r0, r4
 80022b0:	f7ff fe7b 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>
 80022b4:	0020      	movs	r0, r4
 80022b6:	3008      	adds	r0, #8
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	015a      	lsls	r2, r3, #5
 80022bc:	2390      	movs	r3, #144	; 0x90
 80022be:	05db      	lsls	r3, r3, #23
 80022c0:	0019      	movs	r1, r3
 80022c2:	f7ff fe72 	bl	8001faa <_ZN3pinC1EP12GPIO_TypeDeft>

	for(size_t i = 0; i<19; i++){
 80022c6:	2300      	movs	r3, #0
 80022c8:	22bc      	movs	r2, #188	; 0xbc
 80022ca:	18ba      	adds	r2, r7, r2
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	23bc      	movs	r3, #188	; 0xbc
 80022d0:	18fb      	adds	r3, r7, r3
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b12      	cmp	r3, #18
 80022d6:	d80f      	bhi.n	80022f8 <_Z3runv+0x174>
		LEDS[i].setLow();
 80022d8:	2318      	movs	r3, #24
 80022da:	18fa      	adds	r2, r7, r3
 80022dc:	24bc      	movs	r4, #188	; 0xbc
 80022de:	193b      	adds	r3, r7, r4
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	18d3      	adds	r3, r2, r3
 80022e6:	0018      	movs	r0, r3
 80022e8:	f7ff fe72 	bl	8001fd0 <_ZN3pin6setLowEv>
	for(size_t i = 0; i<19; i++){
 80022ec:	193b      	adds	r3, r7, r4
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	3301      	adds	r3, #1
 80022f2:	193a      	adds	r2, r7, r4
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	e7ea      	b.n	80022ce <_Z3runv+0x14a>
	}

	HAL_Delay(3000);
 80022f8:	4b46      	ldr	r3, [pc, #280]	; (8002414 <_Z3runv+0x290>)
 80022fa:	0018      	movs	r0, r3
 80022fc:	f000 faae 	bl	800285c <HAL_Delay>

	uint8_t x[1] = {0};
 8002300:	2314      	movs	r3, #20
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
	uint8_t y[1] = {0};
 8002308:	2310      	movs	r3, #16
 800230a:	18fb      	adds	r3, r7, r3
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
	uint8_t txBuff[1] = {0};
 8002310:	230c      	movs	r3, #12
 8002312:	18fb      	adds	r3, r7, r3
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]

	LIS3DH accellerometer;
 8002318:	1d3b      	adds	r3, r7, #4
 800231a:	0018      	movs	r0, r3
 800231c:	f7ff fe78 	bl	8002010 <_ZN6LIS3DHC1Ev>
//	accellerometer.write();
	uint8_t lastLed;
	while (1){
		LEDS[19].setHigh();
 8002320:	2518      	movs	r5, #24
 8002322:	197b      	adds	r3, r7, r5
 8002324:	3398      	adds	r3, #152	; 0x98
 8002326:	0018      	movs	r0, r3
 8002328:	f7ff fe62 	bl	8001ff0 <_ZN3pin7setHighEv>
		txBuff[0] = 0x29;
 800232c:	210c      	movs	r1, #12
 800232e:	187b      	adds	r3, r7, r1
 8002330:	2229      	movs	r2, #41	; 0x29
 8002332:	701a      	strb	r2, [r3, #0]
		accellerometer.read(txBuff, x, 1);
 8002334:	2614      	movs	r6, #20
 8002336:	19ba      	adds	r2, r7, r6
 8002338:	000c      	movs	r4, r1
 800233a:	1879      	adds	r1, r7, r1
 800233c:	1d38      	adds	r0, r7, #4
 800233e:	2301      	movs	r3, #1
 8002340:	f7ff fe94 	bl	800206c <_ZN6LIS3DH4readEPhS0_j>
		txBuff[0] = 0x2B;
 8002344:	0021      	movs	r1, r4
 8002346:	187b      	adds	r3, r7, r1
 8002348:	222b      	movs	r2, #43	; 0x2b
 800234a:	701a      	strb	r2, [r3, #0]
		accellerometer.read(txBuff, y, 1);
 800234c:	2310      	movs	r3, #16
 800234e:	18fa      	adds	r2, r7, r3
 8002350:	1879      	adds	r1, r7, r1
 8002352:	1d38      	adds	r0, r7, #4
 8002354:	2301      	movs	r3, #1
 8002356:	f7ff fe89 	bl	800206c <_ZN6LIS3DH4readEPhS0_j>
		LEDS[19].setLow();
 800235a:	197b      	adds	r3, r7, r5
 800235c:	3398      	adds	r3, #152	; 0x98
 800235e:	0018      	movs	r0, r3
 8002360:	f7ff fe36 	bl	8001fd0 <_ZN3pin6setLowEv>

		uint8_t angle = (uint8_t)std::atan(float(x[0])/float(y[0]));
 8002364:	19bb      	adds	r3, r7, r6
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	0018      	movs	r0, r3
 800236a:	f7fe fe51 	bl	8001010 <__aeabi_ui2f>
 800236e:	1c04      	adds	r4, r0, #0
 8002370:	2310      	movs	r3, #16
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	0018      	movs	r0, r3
 8002378:	f7fe fe4a 	bl	8001010 <__aeabi_ui2f>
 800237c:	1c03      	adds	r3, r0, #0
 800237e:	1c19      	adds	r1, r3, #0
 8002380:	1c20      	adds	r0, r4, #0
 8002382:	f7fe f957 	bl	8000634 <__aeabi_fdiv>
 8002386:	1c03      	adds	r3, r0, #0
 8002388:	1c18      	adds	r0, r3, #0
 800238a:	f7ff feed 	bl	8002168 <_ZSt4atanf>
 800238e:	1c03      	adds	r3, r0, #0
 8002390:	25ba      	movs	r5, #186	; 0xba
 8002392:	197c      	adds	r4, r7, r5
 8002394:	1c18      	adds	r0, r3, #0
 8002396:	f7fd ff7d 	bl	8000294 <__aeabi_f2uiz>
 800239a:	0003      	movs	r3, r0
 800239c:	7023      	strb	r3, [r4, #0]
		uint8_t currLed = floor(angle/20);
 800239e:	197b      	adds	r3, r7, r5
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2114      	movs	r1, #20
 80023a4:	0018      	movs	r0, r3
 80023a6:	f7fd feaf 	bl	8000108 <__udivsi3>
 80023aa:	0003      	movs	r3, r0
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	0018      	movs	r0, r3
 80023b0:	f000 f83f 	bl	8002432 <_ZSt5floorIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80023b4:	0002      	movs	r2, r0
 80023b6:	000b      	movs	r3, r1
 80023b8:	25b9      	movs	r5, #185	; 0xb9
 80023ba:	197c      	adds	r4, r7, r5
 80023bc:	0010      	movs	r0, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	f7fd ff80 	bl	80002c4 <__aeabi_d2uiz>
 80023c4:	0003      	movs	r3, r0
 80023c6:	7023      	strb	r3, [r4, #0]
		if(currLed != lastLed){
 80023c8:	197a      	adds	r2, r7, r5
 80023ca:	23bb      	movs	r3, #187	; 0xbb
 80023cc:	18fb      	adds	r3, r7, r3
 80023ce:	7812      	ldrb	r2, [r2, #0]
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d016      	beq.n	8002404 <_Z3runv+0x280>
			LEDS[currLed].setHigh();
 80023d6:	24b9      	movs	r4, #185	; 0xb9
 80023d8:	193b      	adds	r3, r7, r4
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2518      	movs	r5, #24
 80023de:	197a      	adds	r2, r7, r5
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	18d3      	adds	r3, r2, r3
 80023e4:	0018      	movs	r0, r3
 80023e6:	f7ff fe03 	bl	8001ff0 <_ZN3pin7setHighEv>
			LEDS[lastLed].setLow();
 80023ea:	26bb      	movs	r6, #187	; 0xbb
 80023ec:	19bb      	adds	r3, r7, r6
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	197a      	adds	r2, r7, r5
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	18d3      	adds	r3, r2, r3
 80023f6:	0018      	movs	r0, r3
 80023f8:	f7ff fdea 	bl	8001fd0 <_ZN3pin6setLowEv>
			lastLed = currLed;
 80023fc:	19bb      	adds	r3, r7, r6
 80023fe:	193a      	adds	r2, r7, r4
 8002400:	7812      	ldrb	r2, [r2, #0]
 8002402:	701a      	strb	r2, [r3, #0]
//			}else{
//				LEDS[i].setLow();
//			}
//		}
//		LEDS[18].toggle();
		HAL_Delay(10);
 8002404:	200a      	movs	r0, #10
 8002406:	f000 fa29 	bl	800285c <HAL_Delay>
//		cnt = (cnt+1)%20;
	}
 800240a:	e789      	b.n	8002320 <_Z3runv+0x19c>
 800240c:	48000400 	.word	0x48000400
 8002410:	48000800 	.word	0x48000800
 8002414:	00000bb8 	.word	0x00000bb8

08002418 <_ZNSt5arrayIhLj2EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	0018      	movs	r0, r3
 8002424:	f000 f813 	bl	800244e <_ZNSt14__array_traitsIhLj2EE6_S_ptrERA2_Kh>
 8002428:	0003      	movs	r3, r0
 800242a:	0018      	movs	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}

08002432 <_ZSt5floorIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                    double>::__type
    floor(_Tp __x)
 8002432:	b590      	push	{r4, r7, lr}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
    { return __builtin_floor(__x); }
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7ff f9a6 	bl	800178c <__aeabi_i2d>
 8002440:	0003      	movs	r3, r0
 8002442:	000c      	movs	r4, r1
 8002444:	0018      	movs	r0, r3
 8002446:	0021      	movs	r1, r4
 8002448:	46bd      	mov	sp, r7
 800244a:	b003      	add	sp, #12
 800244c:	bd90      	pop	{r4, r7, pc}

0800244e <_ZNSt14__array_traitsIhLj2EE6_S_ptrERA2_Kh>:
      _S_ptr(const _Type& __t) noexcept
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	0018      	movs	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	b002      	add	sp, #8
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002466:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <HAL_MspInit+0x44>)
 8002468:	699a      	ldr	r2, [r3, #24]
 800246a:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <HAL_MspInit+0x44>)
 800246c:	2101      	movs	r1, #1
 800246e:	430a      	orrs	r2, r1
 8002470:	619a      	str	r2, [r3, #24]
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <HAL_MspInit+0x44>)
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	2201      	movs	r2, #1
 8002478:	4013      	ands	r3, r2
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_MspInit+0x44>)
 8002480:	69da      	ldr	r2, [r3, #28]
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_MspInit+0x44>)
 8002484:	2180      	movs	r1, #128	; 0x80
 8002486:	0549      	lsls	r1, r1, #21
 8002488:	430a      	orrs	r2, r1
 800248a:	61da      	str	r2, [r3, #28]
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <HAL_MspInit+0x44>)
 800248e:	69da      	ldr	r2, [r3, #28]
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	055b      	lsls	r3, r3, #21
 8002494:	4013      	ands	r3, r2
 8002496:	603b      	str	r3, [r7, #0]
 8002498:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b002      	add	sp, #8
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	40021000 	.word	0x40021000

080024a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08a      	sub	sp, #40	; 0x28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b0:	2314      	movs	r3, #20
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	0018      	movs	r0, r3
 80024b6:	2314      	movs	r3, #20
 80024b8:	001a      	movs	r2, r3
 80024ba:	2100      	movs	r1, #0
 80024bc:	f003 f880 	bl	80055c0 <memset>
  if(hadc->Instance==ADC1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a19      	ldr	r2, [pc, #100]	; (800252c <HAL_ADC_MspInit+0x84>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d12c      	bne.n	8002524 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024ca:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HAL_ADC_MspInit+0x88>)
 80024cc:	699a      	ldr	r2, [r3, #24]
 80024ce:	4b18      	ldr	r3, [pc, #96]	; (8002530 <HAL_ADC_MspInit+0x88>)
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0089      	lsls	r1, r1, #2
 80024d4:	430a      	orrs	r2, r1
 80024d6:	619a      	str	r2, [r3, #24]
 80024d8:	4b15      	ldr	r3, [pc, #84]	; (8002530 <HAL_ADC_MspInit+0x88>)
 80024da:	699a      	ldr	r2, [r3, #24]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
 80024e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_ADC_MspInit+0x88>)
 80024e8:	695a      	ldr	r2, [r3, #20]
 80024ea:	4b11      	ldr	r3, [pc, #68]	; (8002530 <HAL_ADC_MspInit+0x88>)
 80024ec:	2180      	movs	r1, #128	; 0x80
 80024ee:	0289      	lsls	r1, r1, #10
 80024f0:	430a      	orrs	r2, r1
 80024f2:	615a      	str	r2, [r3, #20]
 80024f4:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <HAL_ADC_MspInit+0x88>)
 80024f6:	695a      	ldr	r2, [r3, #20]
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	029b      	lsls	r3, r3, #10
 80024fc:	4013      	ands	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002502:	2114      	movs	r1, #20
 8002504:	187b      	adds	r3, r7, r1
 8002506:	2203      	movs	r2, #3
 8002508:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800250a:	187b      	adds	r3, r7, r1
 800250c:	2203      	movs	r2, #3
 800250e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	187b      	adds	r3, r7, r1
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002516:	187a      	adds	r2, r7, r1
 8002518:	2390      	movs	r3, #144	; 0x90
 800251a:	05db      	lsls	r3, r3, #23
 800251c:	0011      	movs	r1, r2
 800251e:	0018      	movs	r0, r3
 8002520:	f000 fca8 	bl	8002e74 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002524:	46c0      	nop			; (mov r8, r8)
 8002526:	46bd      	mov	sp, r7
 8002528:	b00a      	add	sp, #40	; 0x28
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40012400 	.word	0x40012400
 8002530:	40021000 	.word	0x40021000

08002534 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	; 0x28
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	2314      	movs	r3, #20
 800253e:	18fb      	adds	r3, r7, r3
 8002540:	0018      	movs	r0, r3
 8002542:	2314      	movs	r3, #20
 8002544:	001a      	movs	r2, r3
 8002546:	2100      	movs	r1, #0
 8002548:	f003 f83a 	bl	80055c0 <memset>
  if(hi2c->Instance==I2C1)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a1c      	ldr	r2, [pc, #112]	; (80025c4 <HAL_I2C_MspInit+0x90>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d131      	bne.n	80025ba <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002556:	4b1c      	ldr	r3, [pc, #112]	; (80025c8 <HAL_I2C_MspInit+0x94>)
 8002558:	695a      	ldr	r2, [r3, #20]
 800255a:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <HAL_I2C_MspInit+0x94>)
 800255c:	2180      	movs	r1, #128	; 0x80
 800255e:	02c9      	lsls	r1, r1, #11
 8002560:	430a      	orrs	r2, r1
 8002562:	615a      	str	r2, [r3, #20]
 8002564:	4b18      	ldr	r3, [pc, #96]	; (80025c8 <HAL_I2C_MspInit+0x94>)
 8002566:	695a      	ldr	r2, [r3, #20]
 8002568:	2380      	movs	r3, #128	; 0x80
 800256a:	02db      	lsls	r3, r3, #11
 800256c:	4013      	ands	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002572:	2114      	movs	r1, #20
 8002574:	187b      	adds	r3, r7, r1
 8002576:	22c0      	movs	r2, #192	; 0xc0
 8002578:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800257a:	187b      	adds	r3, r7, r1
 800257c:	2212      	movs	r2, #18
 800257e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002580:	187b      	adds	r3, r7, r1
 8002582:	2201      	movs	r2, #1
 8002584:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002586:	187b      	adds	r3, r7, r1
 8002588:	2203      	movs	r2, #3
 800258a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800258c:	187b      	adds	r3, r7, r1
 800258e:	2201      	movs	r2, #1
 8002590:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002592:	187b      	adds	r3, r7, r1
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <HAL_I2C_MspInit+0x98>)
 8002596:	0019      	movs	r1, r3
 8002598:	0010      	movs	r0, r2
 800259a:	f000 fc6b 	bl	8002e74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800259e:	4b0a      	ldr	r3, [pc, #40]	; (80025c8 <HAL_I2C_MspInit+0x94>)
 80025a0:	69da      	ldr	r2, [r3, #28]
 80025a2:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <HAL_I2C_MspInit+0x94>)
 80025a4:	2180      	movs	r1, #128	; 0x80
 80025a6:	0389      	lsls	r1, r1, #14
 80025a8:	430a      	orrs	r2, r1
 80025aa:	61da      	str	r2, [r3, #28]
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <HAL_I2C_MspInit+0x94>)
 80025ae:	69da      	ldr	r2, [r3, #28]
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	039b      	lsls	r3, r3, #14
 80025b4:	4013      	ands	r3, r2
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	46bd      	mov	sp, r7
 80025be:	b00a      	add	sp, #40	; 0x28
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	40005400 	.word	0x40005400
 80025c8:	40021000 	.word	0x40021000
 80025cc:	48000400 	.word	0x48000400

080025d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	; 0x28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d8:	2314      	movs	r3, #20
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	0018      	movs	r0, r3
 80025de:	2314      	movs	r3, #20
 80025e0:	001a      	movs	r2, r3
 80025e2:	2100      	movs	r1, #0
 80025e4:	f002 ffec 	bl	80055c0 <memset>
  if(hspi->Instance==SPI1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a1c      	ldr	r2, [pc, #112]	; (8002660 <HAL_SPI_MspInit+0x90>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d132      	bne.n	8002658 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_SPI_MspInit+0x94>)
 80025f4:	699a      	ldr	r2, [r3, #24]
 80025f6:	4b1b      	ldr	r3, [pc, #108]	; (8002664 <HAL_SPI_MspInit+0x94>)
 80025f8:	2180      	movs	r1, #128	; 0x80
 80025fa:	0149      	lsls	r1, r1, #5
 80025fc:	430a      	orrs	r2, r1
 80025fe:	619a      	str	r2, [r3, #24]
 8002600:	4b18      	ldr	r3, [pc, #96]	; (8002664 <HAL_SPI_MspInit+0x94>)
 8002602:	699a      	ldr	r2, [r3, #24]
 8002604:	2380      	movs	r3, #128	; 0x80
 8002606:	015b      	lsls	r3, r3, #5
 8002608:	4013      	ands	r3, r2
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260e:	4b15      	ldr	r3, [pc, #84]	; (8002664 <HAL_SPI_MspInit+0x94>)
 8002610:	695a      	ldr	r2, [r3, #20]
 8002612:	4b14      	ldr	r3, [pc, #80]	; (8002664 <HAL_SPI_MspInit+0x94>)
 8002614:	2180      	movs	r1, #128	; 0x80
 8002616:	0289      	lsls	r1, r1, #10
 8002618:	430a      	orrs	r2, r1
 800261a:	615a      	str	r2, [r3, #20]
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <HAL_SPI_MspInit+0x94>)
 800261e:	695a      	ldr	r2, [r3, #20]
 8002620:	2380      	movs	r3, #128	; 0x80
 8002622:	029b      	lsls	r3, r3, #10
 8002624:	4013      	ands	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800262a:	2114      	movs	r1, #20
 800262c:	187b      	adds	r3, r7, r1
 800262e:	22e0      	movs	r2, #224	; 0xe0
 8002630:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002632:	187b      	adds	r3, r7, r1
 8002634:	2202      	movs	r2, #2
 8002636:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	187b      	adds	r3, r7, r1
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800263e:	187b      	adds	r3, r7, r1
 8002640:	2203      	movs	r2, #3
 8002642:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002644:	187b      	adds	r3, r7, r1
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264a:	187a      	adds	r2, r7, r1
 800264c:	2390      	movs	r3, #144	; 0x90
 800264e:	05db      	lsls	r3, r3, #23
 8002650:	0011      	movs	r1, r2
 8002652:	0018      	movs	r0, r3
 8002654:	f000 fc0e 	bl	8002e74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002658:	46c0      	nop			; (mov r8, r8)
 800265a:	46bd      	mov	sp, r7
 800265c:	b00a      	add	sp, #40	; 0x28
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40013000 	.word	0x40013000
 8002664:	40021000 	.word	0x40021000

08002668 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08a      	sub	sp, #40	; 0x28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	2314      	movs	r3, #20
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	0018      	movs	r0, r3
 8002676:	2314      	movs	r3, #20
 8002678:	001a      	movs	r2, r3
 800267a:	2100      	movs	r1, #0
 800267c:	f002 ffa0 	bl	80055c0 <memset>
  if(huart->Instance==USART1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a1d      	ldr	r2, [pc, #116]	; (80026fc <HAL_UART_MspInit+0x94>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d133      	bne.n	80026f2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <HAL_UART_MspInit+0x98>)
 800268c:	699a      	ldr	r2, [r3, #24]
 800268e:	4b1c      	ldr	r3, [pc, #112]	; (8002700 <HAL_UART_MspInit+0x98>)
 8002690:	2180      	movs	r1, #128	; 0x80
 8002692:	01c9      	lsls	r1, r1, #7
 8002694:	430a      	orrs	r2, r1
 8002696:	619a      	str	r2, [r3, #24]
 8002698:	4b19      	ldr	r3, [pc, #100]	; (8002700 <HAL_UART_MspInit+0x98>)
 800269a:	699a      	ldr	r2, [r3, #24]
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	01db      	lsls	r3, r3, #7
 80026a0:	4013      	ands	r3, r2
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	4b16      	ldr	r3, [pc, #88]	; (8002700 <HAL_UART_MspInit+0x98>)
 80026a8:	695a      	ldr	r2, [r3, #20]
 80026aa:	4b15      	ldr	r3, [pc, #84]	; (8002700 <HAL_UART_MspInit+0x98>)
 80026ac:	2180      	movs	r1, #128	; 0x80
 80026ae:	0289      	lsls	r1, r1, #10
 80026b0:	430a      	orrs	r2, r1
 80026b2:	615a      	str	r2, [r3, #20]
 80026b4:	4b12      	ldr	r3, [pc, #72]	; (8002700 <HAL_UART_MspInit+0x98>)
 80026b6:	695a      	ldr	r2, [r3, #20]
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	029b      	lsls	r3, r3, #10
 80026bc:	4013      	ands	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026c2:	2114      	movs	r1, #20
 80026c4:	187b      	adds	r3, r7, r1
 80026c6:	22c0      	movs	r2, #192	; 0xc0
 80026c8:	00d2      	lsls	r2, r2, #3
 80026ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	187b      	adds	r3, r7, r1
 80026ce:	2202      	movs	r2, #2
 80026d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	187b      	adds	r3, r7, r1
 80026d4:	2200      	movs	r2, #0
 80026d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026d8:	187b      	adds	r3, r7, r1
 80026da:	2203      	movs	r2, #3
 80026dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80026de:	187b      	adds	r3, r7, r1
 80026e0:	2201      	movs	r2, #1
 80026e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e4:	187a      	adds	r2, r7, r1
 80026e6:	2390      	movs	r3, #144	; 0x90
 80026e8:	05db      	lsls	r3, r3, #23
 80026ea:	0011      	movs	r1, r2
 80026ec:	0018      	movs	r0, r3
 80026ee:	f000 fbc1 	bl	8002e74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	46bd      	mov	sp, r7
 80026f6:	b00a      	add	sp, #40	; 0x28
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	46c0      	nop			; (mov r8, r8)
 80026fc:	40013800 	.word	0x40013800
 8002700:	40021000 	.word	0x40021000

08002704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002712:	e7fe      	b.n	8002712 <HardFault_Handler+0x4>

08002714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002718:	46c0      	nop			; (mov r8, r8)
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800272c:	f000 f87a 	bl	8002824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002740:	480d      	ldr	r0, [pc, #52]	; (8002778 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002742:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002744:	480d      	ldr	r0, [pc, #52]	; (800277c <LoopForever+0x6>)
  ldr r1, =_edata
 8002746:	490e      	ldr	r1, [pc, #56]	; (8002780 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002748:	4a0e      	ldr	r2, [pc, #56]	; (8002784 <LoopForever+0xe>)
  movs r3, #0
 800274a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800274c:	e002      	b.n	8002754 <LoopCopyDataInit>

0800274e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800274e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002750:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002752:	3304      	adds	r3, #4

08002754 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002754:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002756:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002758:	d3f9      	bcc.n	800274e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800275a:	4a0b      	ldr	r2, [pc, #44]	; (8002788 <LoopForever+0x12>)
  ldr r4, =_ebss
 800275c:	4c0b      	ldr	r4, [pc, #44]	; (800278c <LoopForever+0x16>)
  movs r3, #0
 800275e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002760:	e001      	b.n	8002766 <LoopFillZerobss>

08002762 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002762:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002764:	3204      	adds	r2, #4

08002766 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002766:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002768:	d3fb      	bcc.n	8002762 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800276a:	f7ff ffe4 	bl	8002736 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800276e:	f002 ff03 	bl	8005578 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002772:	f7ff f9a9 	bl	8001ac8 <main>

08002776 <LoopForever>:

LoopForever:
    b LoopForever
 8002776:	e7fe      	b.n	8002776 <LoopForever>
  ldr   r0, =_estack
 8002778:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800277c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002780:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002784:	08005710 	.word	0x08005710
  ldr r2, =_sbss
 8002788:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800278c:	2000019c 	.word	0x2000019c

08002790 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002790:	e7fe      	b.n	8002790 <ADC1_IRQHandler>
	...

08002794 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002798:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <HAL_Init+0x24>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_Init+0x24>)
 800279e:	2110      	movs	r1, #16
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80027a4:	2000      	movs	r0, #0
 80027a6:	f000 f809 	bl	80027bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027aa:	f7ff fe59 	bl	8002460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	0018      	movs	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	40022000 	.word	0x40022000

080027bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027bc:	b590      	push	{r4, r7, lr}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027c4:	4b14      	ldr	r3, [pc, #80]	; (8002818 <HAL_InitTick+0x5c>)
 80027c6:	681c      	ldr	r4, [r3, #0]
 80027c8:	4b14      	ldr	r3, [pc, #80]	; (800281c <HAL_InitTick+0x60>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	0019      	movs	r1, r3
 80027ce:	23fa      	movs	r3, #250	; 0xfa
 80027d0:	0098      	lsls	r0, r3, #2
 80027d2:	f7fd fc99 	bl	8000108 <__udivsi3>
 80027d6:	0003      	movs	r3, r0
 80027d8:	0019      	movs	r1, r3
 80027da:	0020      	movs	r0, r4
 80027dc:	f7fd fc94 	bl	8000108 <__udivsi3>
 80027e0:	0003      	movs	r3, r0
 80027e2:	0018      	movs	r0, r3
 80027e4:	f000 fb39 	bl	8002e5a <HAL_SYSTICK_Config>
 80027e8:	1e03      	subs	r3, r0, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e00f      	b.n	8002810 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d80b      	bhi.n	800280e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	2301      	movs	r3, #1
 80027fa:	425b      	negs	r3, r3
 80027fc:	2200      	movs	r2, #0
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 fb16 	bl	8002e30 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002804:	4b06      	ldr	r3, [pc, #24]	; (8002820 <HAL_InitTick+0x64>)
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
 800280c:	e000      	b.n	8002810 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b003      	add	sp, #12
 8002816:	bd90      	pop	{r4, r7, pc}
 8002818:	20000000 	.word	0x20000000
 800281c:	20000008 	.word	0x20000008
 8002820:	20000004 	.word	0x20000004

08002824 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002828:	4b05      	ldr	r3, [pc, #20]	; (8002840 <HAL_IncTick+0x1c>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	001a      	movs	r2, r3
 800282e:	4b05      	ldr	r3, [pc, #20]	; (8002844 <HAL_IncTick+0x20>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	18d2      	adds	r2, r2, r3
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <HAL_IncTick+0x20>)
 8002836:	601a      	str	r2, [r3, #0]
}
 8002838:	46c0      	nop			; (mov r8, r8)
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	20000008 	.word	0x20000008
 8002844:	20000198 	.word	0x20000198

08002848 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  return uwTick;
 800284c:	4b02      	ldr	r3, [pc, #8]	; (8002858 <HAL_GetTick+0x10>)
 800284e:	681b      	ldr	r3, [r3, #0]
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	20000198 	.word	0x20000198

0800285c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002864:	f7ff fff0 	bl	8002848 <HAL_GetTick>
 8002868:	0003      	movs	r3, r0
 800286a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	3301      	adds	r3, #1
 8002874:	d005      	beq.n	8002882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_Delay+0x40>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	001a      	movs	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	189b      	adds	r3, r3, r2
 8002880:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	f7ff ffe0 	bl	8002848 <HAL_GetTick>
 8002888:	0002      	movs	r2, r0
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	429a      	cmp	r2, r3
 8002892:	d8f7      	bhi.n	8002884 <HAL_Delay+0x28>
  {
  }
}
 8002894:	46c0      	nop			; (mov r8, r8)
 8002896:	46bd      	mov	sp, r7
 8002898:	b004      	add	sp, #16
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20000008 	.word	0x20000008

080028a0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028a8:	230f      	movs	r3, #15
 80028aa:	18fb      	adds	r3, r7, r3
 80028ac:	2200      	movs	r2, #0
 80028ae:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80028b0:	2300      	movs	r3, #0
 80028b2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e125      	b.n	8002b0a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10a      	bne.n	80028dc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2234      	movs	r2, #52	; 0x34
 80028d0:	2100      	movs	r1, #0
 80028d2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	0018      	movs	r0, r3
 80028d8:	f7ff fde6 	bl	80024a8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e0:	2210      	movs	r2, #16
 80028e2:	4013      	ands	r3, r2
 80028e4:	d000      	beq.n	80028e8 <HAL_ADC_Init+0x48>
 80028e6:	e103      	b.n	8002af0 <HAL_ADC_Init+0x250>
 80028e8:	230f      	movs	r3, #15
 80028ea:	18fb      	adds	r3, r7, r3
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d000      	beq.n	80028f4 <HAL_ADC_Init+0x54>
 80028f2:	e0fd      	b.n	8002af0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	2204      	movs	r2, #4
 80028fc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80028fe:	d000      	beq.n	8002902 <HAL_ADC_Init+0x62>
 8002900:	e0f6      	b.n	8002af0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002906:	4a83      	ldr	r2, [pc, #524]	; (8002b14 <HAL_ADC_Init+0x274>)
 8002908:	4013      	ands	r3, r2
 800290a:	2202      	movs	r2, #2
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	2203      	movs	r2, #3
 800291a:	4013      	ands	r3, r2
 800291c:	2b01      	cmp	r3, #1
 800291e:	d112      	bne.n	8002946 <HAL_ADC_Init+0xa6>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2201      	movs	r2, #1
 8002928:	4013      	ands	r3, r2
 800292a:	2b01      	cmp	r3, #1
 800292c:	d009      	beq.n	8002942 <HAL_ADC_Init+0xa2>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	401a      	ands	r2, r3
 800293a:	2380      	movs	r3, #128	; 0x80
 800293c:	021b      	lsls	r3, r3, #8
 800293e:	429a      	cmp	r2, r3
 8002940:	d101      	bne.n	8002946 <HAL_ADC_Init+0xa6>
 8002942:	2301      	movs	r3, #1
 8002944:	e000      	b.n	8002948 <HAL_ADC_Init+0xa8>
 8002946:	2300      	movs	r3, #0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d116      	bne.n	800297a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	2218      	movs	r2, #24
 8002954:	4393      	bics	r3, r2
 8002956:	0019      	movs	r1, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	0899      	lsrs	r1, r3, #2
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68da      	ldr	r2, [r3, #12]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4964      	ldr	r1, [pc, #400]	; (8002b18 <HAL_ADC_Init+0x278>)
 8002986:	400a      	ands	r2, r1
 8002988:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	7e1b      	ldrb	r3, [r3, #24]
 800298e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	7e5b      	ldrb	r3, [r3, #25]
 8002994:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002996:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7e9b      	ldrb	r3, [r3, #26]
 800299c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800299e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d002      	beq.n	80029ae <HAL_ADC_Init+0x10e>
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	015b      	lsls	r3, r3, #5
 80029ac:	e000      	b.n	80029b0 <HAL_ADC_Init+0x110>
 80029ae:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80029b0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80029b6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d101      	bne.n	80029c4 <HAL_ADC_Init+0x124>
 80029c0:	2304      	movs	r3, #4
 80029c2:	e000      	b.n	80029c6 <HAL_ADC_Init+0x126>
 80029c4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80029c6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2124      	movs	r1, #36	; 0x24
 80029cc:	5c5b      	ldrb	r3, [r3, r1]
 80029ce:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80029d0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	7edb      	ldrb	r3, [r3, #27]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d115      	bne.n	8002a0c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	7e9b      	ldrb	r3, [r3, #26]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d105      	bne.n	80029f4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2280      	movs	r2, #128	; 0x80
 80029ec:	0252      	lsls	r2, r2, #9
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	e00b      	b.n	8002a0c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f8:	2220      	movs	r2, #32
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a04:	2201      	movs	r2, #1
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	69da      	ldr	r2, [r3, #28]
 8002a10:	23c2      	movs	r3, #194	; 0xc2
 8002a12:	33ff      	adds	r3, #255	; 0xff
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d007      	beq.n	8002a28 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002a20:	4313      	orrs	r3, r2
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68d9      	ldr	r1, [r3, #12]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	055b      	lsls	r3, r3, #21
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d01b      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d017      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d013      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d00f      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a60:	2b04      	cmp	r3, #4
 8002a62:	d00b      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a68:	2b05      	cmp	r3, #5
 8002a6a:	d007      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a70:	2b06      	cmp	r3, #6
 8002a72:	d003      	beq.n	8002a7c <HAL_ADC_Init+0x1dc>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a78:	2b07      	cmp	r3, #7
 8002a7a:	d112      	bne.n	8002aa2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2107      	movs	r1, #7
 8002a88:	438a      	bics	r2, r1
 8002a8a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6959      	ldr	r1, [r3, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	2207      	movs	r2, #7
 8002a98:	401a      	ands	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4a1c      	ldr	r2, [pc, #112]	; (8002b1c <HAL_ADC_Init+0x27c>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d10b      	bne.n	8002aca <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002abc:	2203      	movs	r2, #3
 8002abe:	4393      	bics	r3, r2
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002ac8:	e01c      	b.n	8002b04 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ace:	2212      	movs	r2, #18
 8002ad0:	4393      	bics	r3, r2
 8002ad2:	2210      	movs	r2, #16
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ade:	2201      	movs	r2, #1
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002ae6:	230f      	movs	r3, #15
 8002ae8:	18fb      	adds	r3, r7, r3
 8002aea:	2201      	movs	r2, #1
 8002aec:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002aee:	e009      	b.n	8002b04 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af4:	2210      	movs	r2, #16
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002afc:	230f      	movs	r3, #15
 8002afe:	18fb      	adds	r3, r7, r3
 8002b00:	2201      	movs	r2, #1
 8002b02:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b04:	230f      	movs	r3, #15
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	781b      	ldrb	r3, [r3, #0]
}
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	b004      	add	sp, #16
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	fffffefd 	.word	0xfffffefd
 8002b18:	fffe0219 	.word	0xfffe0219
 8002b1c:	833fffe7 	.word	0x833fffe7

08002b20 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b2a:	230f      	movs	r3, #15
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3a:	2380      	movs	r3, #128	; 0x80
 8002b3c:	055b      	lsls	r3, r3, #21
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d011      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x46>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d00d      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x46>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d009      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x46>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d005      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x46>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d001      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x46>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2234      	movs	r2, #52	; 0x34
 8002b6a:	5c9b      	ldrb	r3, [r3, r2]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x54>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e0bb      	b.n	8002cec <HAL_ADC_ConfigChannel+0x1cc>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2234      	movs	r2, #52	; 0x34
 8002b78:	2101      	movs	r1, #1
 8002b7a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	2204      	movs	r2, #4
 8002b84:	4013      	ands	r3, r2
 8002b86:	d000      	beq.n	8002b8a <HAL_ADC_ConfigChannel+0x6a>
 8002b88:	e09f      	b.n	8002cca <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	4a59      	ldr	r2, [pc, #356]	; (8002cf4 <HAL_ADC_ConfigChannel+0x1d4>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d100      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x76>
 8002b94:	e077      	b.n	8002c86 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	409a      	lsls	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb0:	2380      	movs	r3, #128	; 0x80
 8002bb2:	055b      	lsls	r3, r3, #21
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d037      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d033      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d02f      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d02b      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd4:	2b04      	cmp	r3, #4
 8002bd6:	d027      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bdc:	2b05      	cmp	r3, #5
 8002bde:	d023      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be4:	2b06      	cmp	r3, #6
 8002be6:	d01f      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bec:	2b07      	cmp	r3, #7
 8002bee:	d01b      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	2107      	movs	r1, #7
 8002bfc:	400b      	ands	r3, r1
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d012      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2107      	movs	r1, #7
 8002c0e:	438a      	bics	r2, r1
 8002c10:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6959      	ldr	r1, [r3, #20]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2207      	movs	r2, #7
 8002c1e:	401a      	ands	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b10      	cmp	r3, #16
 8002c2e:	d003      	beq.n	8002c38 <HAL_ADC_ConfigChannel+0x118>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b11      	cmp	r3, #17
 8002c36:	d152      	bne.n	8002cde <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002c38:	4b2f      	ldr	r3, [pc, #188]	; (8002cf8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002c3a:	6819      	ldr	r1, [r3, #0]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b10      	cmp	r3, #16
 8002c42:	d102      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x12a>
 8002c44:	2380      	movs	r3, #128	; 0x80
 8002c46:	041b      	lsls	r3, r3, #16
 8002c48:	e001      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x12e>
 8002c4a:	2380      	movs	r3, #128	; 0x80
 8002c4c:	03db      	lsls	r3, r3, #15
 8002c4e:	4a2a      	ldr	r2, [pc, #168]	; (8002cf8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002c50:	430b      	orrs	r3, r1
 8002c52:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b10      	cmp	r3, #16
 8002c5a:	d140      	bne.n	8002cde <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c5c:	4b27      	ldr	r3, [pc, #156]	; (8002cfc <HAL_ADC_ConfigChannel+0x1dc>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4927      	ldr	r1, [pc, #156]	; (8002d00 <HAL_ADC_ConfigChannel+0x1e0>)
 8002c62:	0018      	movs	r0, r3
 8002c64:	f7fd fa50 	bl	8000108 <__udivsi3>
 8002c68:	0003      	movs	r3, r0
 8002c6a:	001a      	movs	r2, r3
 8002c6c:	0013      	movs	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	189b      	adds	r3, r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c76:	e002      	b.n	8002c7e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1f9      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x158>
 8002c84:	e02b      	b.n	8002cde <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2101      	movs	r1, #1
 8002c92:	4099      	lsls	r1, r3
 8002c94:	000b      	movs	r3, r1
 8002c96:	43d9      	mvns	r1, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	400a      	ands	r2, r1
 8002c9e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b10      	cmp	r3, #16
 8002ca6:	d003      	beq.n	8002cb0 <HAL_ADC_ConfigChannel+0x190>
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2b11      	cmp	r3, #17
 8002cae:	d116      	bne.n	8002cde <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002cb0:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002cb2:	6819      	ldr	r1, [r3, #0]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2b10      	cmp	r3, #16
 8002cba:	d101      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x1a0>
 8002cbc:	4a11      	ldr	r2, [pc, #68]	; (8002d04 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cbe:	e000      	b.n	8002cc2 <HAL_ADC_ConfigChannel+0x1a2>
 8002cc0:	4a11      	ldr	r2, [pc, #68]	; (8002d08 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002cc4:	400a      	ands	r2, r1
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	e009      	b.n	8002cde <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cce:	2220      	movs	r2, #32
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002cd6:	230f      	movs	r3, #15
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	2201      	movs	r2, #1
 8002cdc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2234      	movs	r2, #52	; 0x34
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002ce6:	230f      	movs	r3, #15
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	781b      	ldrb	r3, [r3, #0]
}
 8002cec:	0018      	movs	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b004      	add	sp, #16
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	00001001 	.word	0x00001001
 8002cf8:	40012708 	.word	0x40012708
 8002cfc:	20000000 	.word	0x20000000
 8002d00:	000f4240 	.word	0x000f4240
 8002d04:	ff7fffff 	.word	0xff7fffff
 8002d08:	ffbfffff 	.word	0xffbfffff

08002d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d0c:	b590      	push	{r4, r7, lr}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	0002      	movs	r2, r0
 8002d14:	6039      	str	r1, [r7, #0]
 8002d16:	1dfb      	adds	r3, r7, #7
 8002d18:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002d1a:	1dfb      	adds	r3, r7, #7
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b7f      	cmp	r3, #127	; 0x7f
 8002d20:	d828      	bhi.n	8002d74 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d22:	4a2f      	ldr	r2, [pc, #188]	; (8002de0 <__NVIC_SetPriority+0xd4>)
 8002d24:	1dfb      	adds	r3, r7, #7
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	b25b      	sxtb	r3, r3
 8002d2a:	089b      	lsrs	r3, r3, #2
 8002d2c:	33c0      	adds	r3, #192	; 0xc0
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	589b      	ldr	r3, [r3, r2]
 8002d32:	1dfa      	adds	r2, r7, #7
 8002d34:	7812      	ldrb	r2, [r2, #0]
 8002d36:	0011      	movs	r1, r2
 8002d38:	2203      	movs	r2, #3
 8002d3a:	400a      	ands	r2, r1
 8002d3c:	00d2      	lsls	r2, r2, #3
 8002d3e:	21ff      	movs	r1, #255	; 0xff
 8002d40:	4091      	lsls	r1, r2
 8002d42:	000a      	movs	r2, r1
 8002d44:	43d2      	mvns	r2, r2
 8002d46:	401a      	ands	r2, r3
 8002d48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	019b      	lsls	r3, r3, #6
 8002d4e:	22ff      	movs	r2, #255	; 0xff
 8002d50:	401a      	ands	r2, r3
 8002d52:	1dfb      	adds	r3, r7, #7
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	0018      	movs	r0, r3
 8002d58:	2303      	movs	r3, #3
 8002d5a:	4003      	ands	r3, r0
 8002d5c:	00db      	lsls	r3, r3, #3
 8002d5e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d60:	481f      	ldr	r0, [pc, #124]	; (8002de0 <__NVIC_SetPriority+0xd4>)
 8002d62:	1dfb      	adds	r3, r7, #7
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	b25b      	sxtb	r3, r3
 8002d68:	089b      	lsrs	r3, r3, #2
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	33c0      	adds	r3, #192	; 0xc0
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002d72:	e031      	b.n	8002dd8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d74:	4a1b      	ldr	r2, [pc, #108]	; (8002de4 <__NVIC_SetPriority+0xd8>)
 8002d76:	1dfb      	adds	r3, r7, #7
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	230f      	movs	r3, #15
 8002d7e:	400b      	ands	r3, r1
 8002d80:	3b08      	subs	r3, #8
 8002d82:	089b      	lsrs	r3, r3, #2
 8002d84:	3306      	adds	r3, #6
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	18d3      	adds	r3, r2, r3
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	1dfa      	adds	r2, r7, #7
 8002d90:	7812      	ldrb	r2, [r2, #0]
 8002d92:	0011      	movs	r1, r2
 8002d94:	2203      	movs	r2, #3
 8002d96:	400a      	ands	r2, r1
 8002d98:	00d2      	lsls	r2, r2, #3
 8002d9a:	21ff      	movs	r1, #255	; 0xff
 8002d9c:	4091      	lsls	r1, r2
 8002d9e:	000a      	movs	r2, r1
 8002da0:	43d2      	mvns	r2, r2
 8002da2:	401a      	ands	r2, r3
 8002da4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	019b      	lsls	r3, r3, #6
 8002daa:	22ff      	movs	r2, #255	; 0xff
 8002dac:	401a      	ands	r2, r3
 8002dae:	1dfb      	adds	r3, r7, #7
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	0018      	movs	r0, r3
 8002db4:	2303      	movs	r3, #3
 8002db6:	4003      	ands	r3, r0
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dbc:	4809      	ldr	r0, [pc, #36]	; (8002de4 <__NVIC_SetPriority+0xd8>)
 8002dbe:	1dfb      	adds	r3, r7, #7
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	001c      	movs	r4, r3
 8002dc4:	230f      	movs	r3, #15
 8002dc6:	4023      	ands	r3, r4
 8002dc8:	3b08      	subs	r3, #8
 8002dca:	089b      	lsrs	r3, r3, #2
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	3306      	adds	r3, #6
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	18c3      	adds	r3, r0, r3
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	601a      	str	r2, [r3, #0]
}
 8002dd8:	46c0      	nop			; (mov r8, r8)
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	b003      	add	sp, #12
 8002dde:	bd90      	pop	{r4, r7, pc}
 8002de0:	e000e100 	.word	0xe000e100
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	4a0c      	ldr	r2, [pc, #48]	; (8002e28 <SysTick_Config+0x40>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e010      	b.n	8002e20 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dfe:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <SysTick_Config+0x44>)
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	3a01      	subs	r2, #1
 8002e04:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e06:	2301      	movs	r3, #1
 8002e08:	425b      	negs	r3, r3
 8002e0a:	2103      	movs	r1, #3
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f7ff ff7d 	bl	8002d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e12:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <SysTick_Config+0x44>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e18:	4b04      	ldr	r3, [pc, #16]	; (8002e2c <SysTick_Config+0x44>)
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	0018      	movs	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b002      	add	sp, #8
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	00ffffff 	.word	0x00ffffff
 8002e2c:	e000e010 	.word	0xe000e010

08002e30 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
 8002e3a:	210f      	movs	r1, #15
 8002e3c:	187b      	adds	r3, r7, r1
 8002e3e:	1c02      	adds	r2, r0, #0
 8002e40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	b25b      	sxtb	r3, r3
 8002e4a:	0011      	movs	r1, r2
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f7ff ff5d 	bl	8002d0c <__NVIC_SetPriority>
}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b004      	add	sp, #16
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	0018      	movs	r0, r3
 8002e66:	f7ff ffbf 	bl	8002de8 <SysTick_Config>
 8002e6a:	0003      	movs	r3, r0
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b002      	add	sp, #8
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e82:	e14f      	b.n	8003124 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2101      	movs	r1, #1
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4091      	lsls	r1, r2
 8002e8e:	000a      	movs	r2, r1
 8002e90:	4013      	ands	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d100      	bne.n	8002e9c <HAL_GPIO_Init+0x28>
 8002e9a:	e140      	b.n	800311e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d00b      	beq.n	8002ebc <HAL_GPIO_Init+0x48>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d007      	beq.n	8002ebc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002eb0:	2b11      	cmp	r3, #17
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b12      	cmp	r3, #18
 8002eba:	d130      	bne.n	8002f1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	409a      	lsls	r2, r3
 8002eca:	0013      	movs	r3, r2
 8002ecc:	43da      	mvns	r2, r3
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	68da      	ldr	r2, [r3, #12]
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	409a      	lsls	r2, r3
 8002ede:	0013      	movs	r3, r2
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	0013      	movs	r3, r2
 8002efa:	43da      	mvns	r2, r3
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	4013      	ands	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	091b      	lsrs	r3, r3, #4
 8002f08:	2201      	movs	r2, #1
 8002f0a:	401a      	ands	r2, r3
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	409a      	lsls	r2, r3
 8002f10:	0013      	movs	r3, r2
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	2203      	movs	r2, #3
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	0013      	movs	r3, r2
 8002f2e:	43da      	mvns	r2, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	4013      	ands	r3, r2
 8002f34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	689a      	ldr	r2, [r3, #8]
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	0013      	movs	r3, r2
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d003      	beq.n	8002f5e <HAL_GPIO_Init+0xea>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b12      	cmp	r3, #18
 8002f5c:	d123      	bne.n	8002fa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	08da      	lsrs	r2, r3, #3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3208      	adds	r2, #8
 8002f66:	0092      	lsls	r2, r2, #2
 8002f68:	58d3      	ldr	r3, [r2, r3]
 8002f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2207      	movs	r2, #7
 8002f70:	4013      	ands	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	220f      	movs	r2, #15
 8002f76:	409a      	lsls	r2, r3
 8002f78:	0013      	movs	r3, r2
 8002f7a:	43da      	mvns	r2, r3
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	691a      	ldr	r2, [r3, #16]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2107      	movs	r1, #7
 8002f8a:	400b      	ands	r3, r1
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	0013      	movs	r3, r2
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	08da      	lsrs	r2, r3, #3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3208      	adds	r2, #8
 8002fa0:	0092      	lsls	r2, r2, #2
 8002fa2:	6939      	ldr	r1, [r7, #16]
 8002fa4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	409a      	lsls	r2, r3
 8002fb4:	0013      	movs	r3, r2
 8002fb6:	43da      	mvns	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2203      	movs	r2, #3
 8002fc4:	401a      	ands	r2, r3
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	409a      	lsls	r2, r3
 8002fcc:	0013      	movs	r3, r2
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	2380      	movs	r3, #128	; 0x80
 8002fe0:	055b      	lsls	r3, r3, #21
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d100      	bne.n	8002fe8 <HAL_GPIO_Init+0x174>
 8002fe6:	e09a      	b.n	800311e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe8:	4b54      	ldr	r3, [pc, #336]	; (800313c <HAL_GPIO_Init+0x2c8>)
 8002fea:	699a      	ldr	r2, [r3, #24]
 8002fec:	4b53      	ldr	r3, [pc, #332]	; (800313c <HAL_GPIO_Init+0x2c8>)
 8002fee:	2101      	movs	r1, #1
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	619a      	str	r2, [r3, #24]
 8002ff4:	4b51      	ldr	r3, [pc, #324]	; (800313c <HAL_GPIO_Init+0x2c8>)
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	60bb      	str	r3, [r7, #8]
 8002ffe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003000:	4a4f      	ldr	r2, [pc, #316]	; (8003140 <HAL_GPIO_Init+0x2cc>)
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	089b      	lsrs	r3, r3, #2
 8003006:	3302      	adds	r3, #2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	589b      	ldr	r3, [r3, r2]
 800300c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	2203      	movs	r2, #3
 8003012:	4013      	ands	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	220f      	movs	r2, #15
 8003018:	409a      	lsls	r2, r3
 800301a:	0013      	movs	r3, r2
 800301c:	43da      	mvns	r2, r3
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	4013      	ands	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	2390      	movs	r3, #144	; 0x90
 8003028:	05db      	lsls	r3, r3, #23
 800302a:	429a      	cmp	r2, r3
 800302c:	d013      	beq.n	8003056 <HAL_GPIO_Init+0x1e2>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a44      	ldr	r2, [pc, #272]	; (8003144 <HAL_GPIO_Init+0x2d0>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d00d      	beq.n	8003052 <HAL_GPIO_Init+0x1de>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a43      	ldr	r2, [pc, #268]	; (8003148 <HAL_GPIO_Init+0x2d4>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d007      	beq.n	800304e <HAL_GPIO_Init+0x1da>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a42      	ldr	r2, [pc, #264]	; (800314c <HAL_GPIO_Init+0x2d8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d101      	bne.n	800304a <HAL_GPIO_Init+0x1d6>
 8003046:	2303      	movs	r3, #3
 8003048:	e006      	b.n	8003058 <HAL_GPIO_Init+0x1e4>
 800304a:	2305      	movs	r3, #5
 800304c:	e004      	b.n	8003058 <HAL_GPIO_Init+0x1e4>
 800304e:	2302      	movs	r3, #2
 8003050:	e002      	b.n	8003058 <HAL_GPIO_Init+0x1e4>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <HAL_GPIO_Init+0x1e4>
 8003056:	2300      	movs	r3, #0
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	2103      	movs	r1, #3
 800305c:	400a      	ands	r2, r1
 800305e:	0092      	lsls	r2, r2, #2
 8003060:	4093      	lsls	r3, r2
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	4313      	orrs	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003068:	4935      	ldr	r1, [pc, #212]	; (8003140 <HAL_GPIO_Init+0x2cc>)
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	089b      	lsrs	r3, r3, #2
 800306e:	3302      	adds	r3, #2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003076:	4b36      	ldr	r3, [pc, #216]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	43da      	mvns	r2, r3
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	2380      	movs	r3, #128	; 0x80
 800308c:	025b      	lsls	r3, r3, #9
 800308e:	4013      	ands	r3, r2
 8003090:	d003      	beq.n	800309a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800309a:	4b2d      	ldr	r3, [pc, #180]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80030a0:	4b2b      	ldr	r3, [pc, #172]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	43da      	mvns	r2, r3
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4013      	ands	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	029b      	lsls	r3, r3, #10
 80030b8:	4013      	ands	r3, r2
 80030ba:	d003      	beq.n	80030c4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80030c4:	4b22      	ldr	r3, [pc, #136]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030ca:	4b21      	ldr	r3, [pc, #132]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	43da      	mvns	r2, r3
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4013      	ands	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	035b      	lsls	r3, r3, #13
 80030e2:	4013      	ands	r3, r2
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80030ee:	4b18      	ldr	r3, [pc, #96]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80030f4:	4b16      	ldr	r3, [pc, #88]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	43da      	mvns	r2, r3
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	4013      	ands	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	2380      	movs	r3, #128	; 0x80
 800310a:	039b      	lsls	r3, r3, #14
 800310c:	4013      	ands	r3, r2
 800310e:	d003      	beq.n	8003118 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003118:	4b0d      	ldr	r3, [pc, #52]	; (8003150 <HAL_GPIO_Init+0x2dc>)
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	3301      	adds	r3, #1
 8003122:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	40da      	lsrs	r2, r3
 800312c:	1e13      	subs	r3, r2, #0
 800312e:	d000      	beq.n	8003132 <HAL_GPIO_Init+0x2be>
 8003130:	e6a8      	b.n	8002e84 <HAL_GPIO_Init+0x10>
  } 
}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b006      	add	sp, #24
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	40021000 	.word	0x40021000
 8003140:	40010000 	.word	0x40010000
 8003144:	48000400 	.word	0x48000400
 8003148:	48000800 	.word	0x48000800
 800314c:	48000c00 	.word	0x48000c00
 8003150:	40010400 	.word	0x40010400

08003154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	0008      	movs	r0, r1
 800315e:	0011      	movs	r1, r2
 8003160:	1cbb      	adds	r3, r7, #2
 8003162:	1c02      	adds	r2, r0, #0
 8003164:	801a      	strh	r2, [r3, #0]
 8003166:	1c7b      	adds	r3, r7, #1
 8003168:	1c0a      	adds	r2, r1, #0
 800316a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800316c:	1c7b      	adds	r3, r7, #1
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d004      	beq.n	800317e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003174:	1cbb      	adds	r3, r7, #2
 8003176:	881a      	ldrh	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800317c:	e003      	b.n	8003186 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800317e:	1cbb      	adds	r3, r7, #2
 8003180:	881a      	ldrh	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	46bd      	mov	sp, r7
 800318a:	b002      	add	sp, #8
 800318c:	bd80      	pop	{r7, pc}
	...

08003190 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e082      	b.n	80032a8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2241      	movs	r2, #65	; 0x41
 80031a6:	5c9b      	ldrb	r3, [r3, r2]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d107      	bne.n	80031be <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2240      	movs	r2, #64	; 0x40
 80031b2:	2100      	movs	r1, #0
 80031b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	0018      	movs	r0, r3
 80031ba:	f7ff f9bb 	bl	8002534 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2241      	movs	r2, #65	; 0x41
 80031c2:	2124      	movs	r1, #36	; 0x24
 80031c4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2101      	movs	r1, #1
 80031d2:	438a      	bics	r2, r1
 80031d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4934      	ldr	r1, [pc, #208]	; (80032b0 <HAL_I2C_Init+0x120>)
 80031e0:	400a      	ands	r2, r1
 80031e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4931      	ldr	r1, [pc, #196]	; (80032b4 <HAL_I2C_Init+0x124>)
 80031f0:	400a      	ands	r2, r1
 80031f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d108      	bne.n	800320e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2180      	movs	r1, #128	; 0x80
 8003206:	0209      	lsls	r1, r1, #8
 8003208:	430a      	orrs	r2, r1
 800320a:	609a      	str	r2, [r3, #8]
 800320c:	e007      	b.n	800321e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	689a      	ldr	r2, [r3, #8]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2184      	movs	r1, #132	; 0x84
 8003218:	0209      	lsls	r1, r1, #8
 800321a:	430a      	orrs	r2, r1
 800321c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d104      	bne.n	8003230 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2280      	movs	r2, #128	; 0x80
 800322c:	0112      	lsls	r2, r2, #4
 800322e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	491f      	ldr	r1, [pc, #124]	; (80032b8 <HAL_I2C_Init+0x128>)
 800323c:	430a      	orrs	r2, r1
 800323e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	491a      	ldr	r1, [pc, #104]	; (80032b4 <HAL_I2C_Init+0x124>)
 800324c:	400a      	ands	r2, r1
 800324e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	431a      	orrs	r2, r3
 800325a:	0011      	movs	r1, r2
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	021a      	lsls	r2, r3, #8
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69d9      	ldr	r1, [r3, #28]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1a      	ldr	r2, [r3, #32]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	430a      	orrs	r2, r1
 8003278:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2101      	movs	r1, #1
 8003286:	430a      	orrs	r2, r1
 8003288:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2241      	movs	r2, #65	; 0x41
 8003294:	2120      	movs	r1, #32
 8003296:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2242      	movs	r2, #66	; 0x42
 80032a2:	2100      	movs	r1, #0
 80032a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	0018      	movs	r0, r3
 80032aa:	46bd      	mov	sp, r7
 80032ac:	b002      	add	sp, #8
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	f0ffffff 	.word	0xf0ffffff
 80032b4:	ffff7fff 	.word	0xffff7fff
 80032b8:	02008000 	.word	0x02008000

080032bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2241      	movs	r2, #65	; 0x41
 80032ca:	5c9b      	ldrb	r3, [r3, r2]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b20      	cmp	r3, #32
 80032d0:	d138      	bne.n	8003344 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2240      	movs	r2, #64	; 0x40
 80032d6:	5c9b      	ldrb	r3, [r3, r2]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d101      	bne.n	80032e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032dc:	2302      	movs	r3, #2
 80032de:	e032      	b.n	8003346 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2240      	movs	r2, #64	; 0x40
 80032e4:	2101      	movs	r1, #1
 80032e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2241      	movs	r2, #65	; 0x41
 80032ec:	2124      	movs	r1, #36	; 0x24
 80032ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2101      	movs	r1, #1
 80032fc:	438a      	bics	r2, r1
 80032fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4911      	ldr	r1, [pc, #68]	; (8003350 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800330c:	400a      	ands	r2, r1
 800330e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6819      	ldr	r1, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2101      	movs	r1, #1
 800332c:	430a      	orrs	r2, r1
 800332e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2241      	movs	r2, #65	; 0x41
 8003334:	2120      	movs	r1, #32
 8003336:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2240      	movs	r2, #64	; 0x40
 800333c:	2100      	movs	r1, #0
 800333e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003340:	2300      	movs	r3, #0
 8003342:	e000      	b.n	8003346 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003344:	2302      	movs	r3, #2
  }
}
 8003346:	0018      	movs	r0, r3
 8003348:	46bd      	mov	sp, r7
 800334a:	b002      	add	sp, #8
 800334c:	bd80      	pop	{r7, pc}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	ffffefff 	.word	0xffffefff

08003354 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2241      	movs	r2, #65	; 0x41
 8003362:	5c9b      	ldrb	r3, [r3, r2]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b20      	cmp	r3, #32
 8003368:	d139      	bne.n	80033de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2240      	movs	r2, #64	; 0x40
 800336e:	5c9b      	ldrb	r3, [r3, r2]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003374:	2302      	movs	r3, #2
 8003376:	e033      	b.n	80033e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2240      	movs	r2, #64	; 0x40
 800337c:	2101      	movs	r1, #1
 800337e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2241      	movs	r2, #65	; 0x41
 8003384:	2124      	movs	r1, #36	; 0x24
 8003386:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2101      	movs	r1, #1
 8003394:	438a      	bics	r2, r1
 8003396:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4a11      	ldr	r2, [pc, #68]	; (80033e8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	021b      	lsls	r3, r3, #8
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2101      	movs	r1, #1
 80033c6:	430a      	orrs	r2, r1
 80033c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2241      	movs	r2, #65	; 0x41
 80033ce:	2120      	movs	r1, #32
 80033d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2240      	movs	r2, #64	; 0x40
 80033d6:	2100      	movs	r1, #0
 80033d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033da:	2300      	movs	r3, #0
 80033dc:	e000      	b.n	80033e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033de:	2302      	movs	r3, #2
  }
}
 80033e0:	0018      	movs	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	b004      	add	sp, #16
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	fffff0ff 	.word	0xfffff0ff

080033ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e303      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2201      	movs	r2, #1
 8003404:	4013      	ands	r3, r2
 8003406:	d100      	bne.n	800340a <HAL_RCC_OscConfig+0x1e>
 8003408:	e08d      	b.n	8003526 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800340a:	4bc4      	ldr	r3, [pc, #784]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	220c      	movs	r2, #12
 8003410:	4013      	ands	r3, r2
 8003412:	2b04      	cmp	r3, #4
 8003414:	d00e      	beq.n	8003434 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003416:	4bc1      	ldr	r3, [pc, #772]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	220c      	movs	r2, #12
 800341c:	4013      	ands	r3, r2
 800341e:	2b08      	cmp	r3, #8
 8003420:	d116      	bne.n	8003450 <HAL_RCC_OscConfig+0x64>
 8003422:	4bbe      	ldr	r3, [pc, #760]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	2380      	movs	r3, #128	; 0x80
 8003428:	025b      	lsls	r3, r3, #9
 800342a:	401a      	ands	r2, r3
 800342c:	2380      	movs	r3, #128	; 0x80
 800342e:	025b      	lsls	r3, r3, #9
 8003430:	429a      	cmp	r2, r3
 8003432:	d10d      	bne.n	8003450 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003434:	4bb9      	ldr	r3, [pc, #740]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	2380      	movs	r3, #128	; 0x80
 800343a:	029b      	lsls	r3, r3, #10
 800343c:	4013      	ands	r3, r2
 800343e:	d100      	bne.n	8003442 <HAL_RCC_OscConfig+0x56>
 8003440:	e070      	b.n	8003524 <HAL_RCC_OscConfig+0x138>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d000      	beq.n	800344c <HAL_RCC_OscConfig+0x60>
 800344a:	e06b      	b.n	8003524 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e2da      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d107      	bne.n	8003468 <HAL_RCC_OscConfig+0x7c>
 8003458:	4bb0      	ldr	r3, [pc, #704]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	4baf      	ldr	r3, [pc, #700]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800345e:	2180      	movs	r1, #128	; 0x80
 8003460:	0249      	lsls	r1, r1, #9
 8003462:	430a      	orrs	r2, r1
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e02f      	b.n	80034c8 <HAL_RCC_OscConfig+0xdc>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10c      	bne.n	800348a <HAL_RCC_OscConfig+0x9e>
 8003470:	4baa      	ldr	r3, [pc, #680]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4ba9      	ldr	r3, [pc, #676]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003476:	49aa      	ldr	r1, [pc, #680]	; (8003720 <HAL_RCC_OscConfig+0x334>)
 8003478:	400a      	ands	r2, r1
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	4ba7      	ldr	r3, [pc, #668]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	4ba6      	ldr	r3, [pc, #664]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003482:	49a8      	ldr	r1, [pc, #672]	; (8003724 <HAL_RCC_OscConfig+0x338>)
 8003484:	400a      	ands	r2, r1
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	e01e      	b.n	80034c8 <HAL_RCC_OscConfig+0xdc>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b05      	cmp	r3, #5
 8003490:	d10e      	bne.n	80034b0 <HAL_RCC_OscConfig+0xc4>
 8003492:	4ba2      	ldr	r3, [pc, #648]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	4ba1      	ldr	r3, [pc, #644]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003498:	2180      	movs	r1, #128	; 0x80
 800349a:	02c9      	lsls	r1, r1, #11
 800349c:	430a      	orrs	r2, r1
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	4b9e      	ldr	r3, [pc, #632]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	4b9d      	ldr	r3, [pc, #628]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034a6:	2180      	movs	r1, #128	; 0x80
 80034a8:	0249      	lsls	r1, r1, #9
 80034aa:	430a      	orrs	r2, r1
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	e00b      	b.n	80034c8 <HAL_RCC_OscConfig+0xdc>
 80034b0:	4b9a      	ldr	r3, [pc, #616]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	4b99      	ldr	r3, [pc, #612]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034b6:	499a      	ldr	r1, [pc, #616]	; (8003720 <HAL_RCC_OscConfig+0x334>)
 80034b8:	400a      	ands	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	4b97      	ldr	r3, [pc, #604]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	4b96      	ldr	r3, [pc, #600]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034c2:	4998      	ldr	r1, [pc, #608]	; (8003724 <HAL_RCC_OscConfig+0x338>)
 80034c4:	400a      	ands	r2, r1
 80034c6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d014      	beq.n	80034fa <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d0:	f7ff f9ba 	bl	8002848 <HAL_GetTick>
 80034d4:	0003      	movs	r3, r0
 80034d6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034da:	f7ff f9b5 	bl	8002848 <HAL_GetTick>
 80034de:	0002      	movs	r2, r0
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b64      	cmp	r3, #100	; 0x64
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e28c      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ec:	4b8b      	ldr	r3, [pc, #556]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	2380      	movs	r3, #128	; 0x80
 80034f2:	029b      	lsls	r3, r3, #10
 80034f4:	4013      	ands	r3, r2
 80034f6:	d0f0      	beq.n	80034da <HAL_RCC_OscConfig+0xee>
 80034f8:	e015      	b.n	8003526 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fa:	f7ff f9a5 	bl	8002848 <HAL_GetTick>
 80034fe:	0003      	movs	r3, r0
 8003500:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003504:	f7ff f9a0 	bl	8002848 <HAL_GetTick>
 8003508:	0002      	movs	r2, r0
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e277      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003516:	4b81      	ldr	r3, [pc, #516]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	2380      	movs	r3, #128	; 0x80
 800351c:	029b      	lsls	r3, r3, #10
 800351e:	4013      	ands	r3, r2
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x118>
 8003522:	e000      	b.n	8003526 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003524:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2202      	movs	r2, #2
 800352c:	4013      	ands	r3, r2
 800352e:	d100      	bne.n	8003532 <HAL_RCC_OscConfig+0x146>
 8003530:	e069      	b.n	8003606 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003532:	4b7a      	ldr	r3, [pc, #488]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	220c      	movs	r2, #12
 8003538:	4013      	ands	r3, r2
 800353a:	d00b      	beq.n	8003554 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800353c:	4b77      	ldr	r3, [pc, #476]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	220c      	movs	r2, #12
 8003542:	4013      	ands	r3, r2
 8003544:	2b08      	cmp	r3, #8
 8003546:	d11c      	bne.n	8003582 <HAL_RCC_OscConfig+0x196>
 8003548:	4b74      	ldr	r3, [pc, #464]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	2380      	movs	r3, #128	; 0x80
 800354e:	025b      	lsls	r3, r3, #9
 8003550:	4013      	ands	r3, r2
 8003552:	d116      	bne.n	8003582 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003554:	4b71      	ldr	r3, [pc, #452]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2202      	movs	r2, #2
 800355a:	4013      	ands	r3, r2
 800355c:	d005      	beq.n	800356a <HAL_RCC_OscConfig+0x17e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d001      	beq.n	800356a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e24d      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800356a:	4b6c      	ldr	r3, [pc, #432]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	22f8      	movs	r2, #248	; 0xf8
 8003570:	4393      	bics	r3, r2
 8003572:	0019      	movs	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	00da      	lsls	r2, r3, #3
 800357a:	4b68      	ldr	r3, [pc, #416]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800357c:	430a      	orrs	r2, r1
 800357e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003580:	e041      	b.n	8003606 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d024      	beq.n	80035d4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800358a:	4b64      	ldr	r3, [pc, #400]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	4b63      	ldr	r3, [pc, #396]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003590:	2101      	movs	r1, #1
 8003592:	430a      	orrs	r2, r1
 8003594:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003596:	f7ff f957 	bl	8002848 <HAL_GetTick>
 800359a:	0003      	movs	r3, r0
 800359c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035a0:	f7ff f952 	bl	8002848 <HAL_GetTick>
 80035a4:	0002      	movs	r2, r0
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e229      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b2:	4b5a      	ldr	r3, [pc, #360]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2202      	movs	r2, #2
 80035b8:	4013      	ands	r3, r2
 80035ba:	d0f1      	beq.n	80035a0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035bc:	4b57      	ldr	r3, [pc, #348]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	22f8      	movs	r2, #248	; 0xf8
 80035c2:	4393      	bics	r3, r2
 80035c4:	0019      	movs	r1, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	00da      	lsls	r2, r3, #3
 80035cc:	4b53      	ldr	r3, [pc, #332]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80035ce:	430a      	orrs	r2, r1
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	e018      	b.n	8003606 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035d4:	4b51      	ldr	r3, [pc, #324]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	4b50      	ldr	r3, [pc, #320]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80035da:	2101      	movs	r1, #1
 80035dc:	438a      	bics	r2, r1
 80035de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7ff f932 	bl	8002848 <HAL_GetTick>
 80035e4:	0003      	movs	r3, r0
 80035e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035ea:	f7ff f92d 	bl	8002848 <HAL_GetTick>
 80035ee:	0002      	movs	r2, r0
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e204      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035fc:	4b47      	ldr	r3, [pc, #284]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2202      	movs	r2, #2
 8003602:	4013      	ands	r3, r2
 8003604:	d1f1      	bne.n	80035ea <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2208      	movs	r2, #8
 800360c:	4013      	ands	r3, r2
 800360e:	d036      	beq.n	800367e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d019      	beq.n	800364c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003618:	4b40      	ldr	r3, [pc, #256]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800361a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800361c:	4b3f      	ldr	r3, [pc, #252]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800361e:	2101      	movs	r1, #1
 8003620:	430a      	orrs	r2, r1
 8003622:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003624:	f7ff f910 	bl	8002848 <HAL_GetTick>
 8003628:	0003      	movs	r3, r0
 800362a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800362c:	e008      	b.n	8003640 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800362e:	f7ff f90b 	bl	8002848 <HAL_GetTick>
 8003632:	0002      	movs	r2, r0
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e1e2      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003640:	4b36      	ldr	r3, [pc, #216]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003644:	2202      	movs	r2, #2
 8003646:	4013      	ands	r3, r2
 8003648:	d0f1      	beq.n	800362e <HAL_RCC_OscConfig+0x242>
 800364a:	e018      	b.n	800367e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800364c:	4b33      	ldr	r3, [pc, #204]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800364e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003650:	4b32      	ldr	r3, [pc, #200]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003652:	2101      	movs	r1, #1
 8003654:	438a      	bics	r2, r1
 8003656:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003658:	f7ff f8f6 	bl	8002848 <HAL_GetTick>
 800365c:	0003      	movs	r3, r0
 800365e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003662:	f7ff f8f1 	bl	8002848 <HAL_GetTick>
 8003666:	0002      	movs	r2, r0
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e1c8      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003674:	4b29      	ldr	r3, [pc, #164]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	2202      	movs	r2, #2
 800367a:	4013      	ands	r3, r2
 800367c:	d1f1      	bne.n	8003662 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2204      	movs	r2, #4
 8003684:	4013      	ands	r3, r2
 8003686:	d100      	bne.n	800368a <HAL_RCC_OscConfig+0x29e>
 8003688:	e0b6      	b.n	80037f8 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800368a:	231f      	movs	r3, #31
 800368c:	18fb      	adds	r3, r7, r3
 800368e:	2200      	movs	r2, #0
 8003690:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003692:	4b22      	ldr	r3, [pc, #136]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003694:	69da      	ldr	r2, [r3, #28]
 8003696:	2380      	movs	r3, #128	; 0x80
 8003698:	055b      	lsls	r3, r3, #21
 800369a:	4013      	ands	r3, r2
 800369c:	d111      	bne.n	80036c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800369e:	4b1f      	ldr	r3, [pc, #124]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80036a0:	69da      	ldr	r2, [r3, #28]
 80036a2:	4b1e      	ldr	r3, [pc, #120]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80036a4:	2180      	movs	r1, #128	; 0x80
 80036a6:	0549      	lsls	r1, r1, #21
 80036a8:	430a      	orrs	r2, r1
 80036aa:	61da      	str	r2, [r3, #28]
 80036ac:	4b1b      	ldr	r3, [pc, #108]	; (800371c <HAL_RCC_OscConfig+0x330>)
 80036ae:	69da      	ldr	r2, [r3, #28]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	055b      	lsls	r3, r3, #21
 80036b4:	4013      	ands	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80036ba:	231f      	movs	r3, #31
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	2201      	movs	r2, #1
 80036c0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c2:	4b19      	ldr	r3, [pc, #100]	; (8003728 <HAL_RCC_OscConfig+0x33c>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	2380      	movs	r3, #128	; 0x80
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	4013      	ands	r3, r2
 80036cc:	d11a      	bne.n	8003704 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ce:	4b16      	ldr	r3, [pc, #88]	; (8003728 <HAL_RCC_OscConfig+0x33c>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4b15      	ldr	r3, [pc, #84]	; (8003728 <HAL_RCC_OscConfig+0x33c>)
 80036d4:	2180      	movs	r1, #128	; 0x80
 80036d6:	0049      	lsls	r1, r1, #1
 80036d8:	430a      	orrs	r2, r1
 80036da:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036dc:	f7ff f8b4 	bl	8002848 <HAL_GetTick>
 80036e0:	0003      	movs	r3, r0
 80036e2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e4:	e008      	b.n	80036f8 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036e6:	f7ff f8af 	bl	8002848 <HAL_GetTick>
 80036ea:	0002      	movs	r2, r0
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b64      	cmp	r3, #100	; 0x64
 80036f2:	d901      	bls.n	80036f8 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e186      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_RCC_OscConfig+0x33c>)
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	4013      	ands	r3, r2
 8003702:	d0f0      	beq.n	80036e6 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d10f      	bne.n	800372c <HAL_RCC_OscConfig+0x340>
 800370c:	4b03      	ldr	r3, [pc, #12]	; (800371c <HAL_RCC_OscConfig+0x330>)
 800370e:	6a1a      	ldr	r2, [r3, #32]
 8003710:	4b02      	ldr	r3, [pc, #8]	; (800371c <HAL_RCC_OscConfig+0x330>)
 8003712:	2101      	movs	r1, #1
 8003714:	430a      	orrs	r2, r1
 8003716:	621a      	str	r2, [r3, #32]
 8003718:	e036      	b.n	8003788 <HAL_RCC_OscConfig+0x39c>
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	40021000 	.word	0x40021000
 8003720:	fffeffff 	.word	0xfffeffff
 8003724:	fffbffff 	.word	0xfffbffff
 8003728:	40007000 	.word	0x40007000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10c      	bne.n	800374e <HAL_RCC_OscConfig+0x362>
 8003734:	4bb6      	ldr	r3, [pc, #728]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003736:	6a1a      	ldr	r2, [r3, #32]
 8003738:	4bb5      	ldr	r3, [pc, #724]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800373a:	2101      	movs	r1, #1
 800373c:	438a      	bics	r2, r1
 800373e:	621a      	str	r2, [r3, #32]
 8003740:	4bb3      	ldr	r3, [pc, #716]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003742:	6a1a      	ldr	r2, [r3, #32]
 8003744:	4bb2      	ldr	r3, [pc, #712]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003746:	2104      	movs	r1, #4
 8003748:	438a      	bics	r2, r1
 800374a:	621a      	str	r2, [r3, #32]
 800374c:	e01c      	b.n	8003788 <HAL_RCC_OscConfig+0x39c>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b05      	cmp	r3, #5
 8003754:	d10c      	bne.n	8003770 <HAL_RCC_OscConfig+0x384>
 8003756:	4bae      	ldr	r3, [pc, #696]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003758:	6a1a      	ldr	r2, [r3, #32]
 800375a:	4bad      	ldr	r3, [pc, #692]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800375c:	2104      	movs	r1, #4
 800375e:	430a      	orrs	r2, r1
 8003760:	621a      	str	r2, [r3, #32]
 8003762:	4bab      	ldr	r3, [pc, #684]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003764:	6a1a      	ldr	r2, [r3, #32]
 8003766:	4baa      	ldr	r3, [pc, #680]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003768:	2101      	movs	r1, #1
 800376a:	430a      	orrs	r2, r1
 800376c:	621a      	str	r2, [r3, #32]
 800376e:	e00b      	b.n	8003788 <HAL_RCC_OscConfig+0x39c>
 8003770:	4ba7      	ldr	r3, [pc, #668]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003772:	6a1a      	ldr	r2, [r3, #32]
 8003774:	4ba6      	ldr	r3, [pc, #664]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003776:	2101      	movs	r1, #1
 8003778:	438a      	bics	r2, r1
 800377a:	621a      	str	r2, [r3, #32]
 800377c:	4ba4      	ldr	r3, [pc, #656]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800377e:	6a1a      	ldr	r2, [r3, #32]
 8003780:	4ba3      	ldr	r3, [pc, #652]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003782:	2104      	movs	r1, #4
 8003784:	438a      	bics	r2, r1
 8003786:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d014      	beq.n	80037ba <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003790:	f7ff f85a 	bl	8002848 <HAL_GetTick>
 8003794:	0003      	movs	r3, r0
 8003796:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003798:	e009      	b.n	80037ae <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800379a:	f7ff f855 	bl	8002848 <HAL_GetTick>
 800379e:	0002      	movs	r2, r0
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	4a9b      	ldr	r2, [pc, #620]	; (8003a14 <HAL_RCC_OscConfig+0x628>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e12b      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ae:	4b98      	ldr	r3, [pc, #608]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	2202      	movs	r2, #2
 80037b4:	4013      	ands	r3, r2
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x3ae>
 80037b8:	e013      	b.n	80037e2 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ba:	f7ff f845 	bl	8002848 <HAL_GetTick>
 80037be:	0003      	movs	r3, r0
 80037c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c2:	e009      	b.n	80037d8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037c4:	f7ff f840 	bl	8002848 <HAL_GetTick>
 80037c8:	0002      	movs	r2, r0
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	4a91      	ldr	r2, [pc, #580]	; (8003a14 <HAL_RCC_OscConfig+0x628>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e116      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d8:	4b8d      	ldr	r3, [pc, #564]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	2202      	movs	r2, #2
 80037de:	4013      	ands	r3, r2
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037e2:	231f      	movs	r3, #31
 80037e4:	18fb      	adds	r3, r7, r3
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d105      	bne.n	80037f8 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ec:	4b88      	ldr	r3, [pc, #544]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80037ee:	69da      	ldr	r2, [r3, #28]
 80037f0:	4b87      	ldr	r3, [pc, #540]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80037f2:	4989      	ldr	r1, [pc, #548]	; (8003a18 <HAL_RCC_OscConfig+0x62c>)
 80037f4:	400a      	ands	r2, r1
 80037f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2210      	movs	r2, #16
 80037fe:	4013      	ands	r3, r2
 8003800:	d063      	beq.n	80038ca <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d12a      	bne.n	8003860 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800380a:	4b81      	ldr	r3, [pc, #516]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800380c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800380e:	4b80      	ldr	r3, [pc, #512]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003810:	2104      	movs	r1, #4
 8003812:	430a      	orrs	r2, r1
 8003814:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003816:	4b7e      	ldr	r3, [pc, #504]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003818:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800381a:	4b7d      	ldr	r3, [pc, #500]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800381c:	2101      	movs	r1, #1
 800381e:	430a      	orrs	r2, r1
 8003820:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003822:	f7ff f811 	bl	8002848 <HAL_GetTick>
 8003826:	0003      	movs	r3, r0
 8003828:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800382c:	f7ff f80c 	bl	8002848 <HAL_GetTick>
 8003830:	0002      	movs	r2, r0
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e0e3      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800383e:	4b74      	ldr	r3, [pc, #464]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003842:	2202      	movs	r2, #2
 8003844:	4013      	ands	r3, r2
 8003846:	d0f1      	beq.n	800382c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003848:	4b71      	ldr	r3, [pc, #452]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800384a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800384c:	22f8      	movs	r2, #248	; 0xf8
 800384e:	4393      	bics	r3, r2
 8003850:	0019      	movs	r1, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	00da      	lsls	r2, r3, #3
 8003858:	4b6d      	ldr	r3, [pc, #436]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800385a:	430a      	orrs	r2, r1
 800385c:	635a      	str	r2, [r3, #52]	; 0x34
 800385e:	e034      	b.n	80038ca <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	695b      	ldr	r3, [r3, #20]
 8003864:	3305      	adds	r3, #5
 8003866:	d111      	bne.n	800388c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003868:	4b69      	ldr	r3, [pc, #420]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800386a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800386c:	4b68      	ldr	r3, [pc, #416]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800386e:	2104      	movs	r1, #4
 8003870:	438a      	bics	r2, r1
 8003872:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003874:	4b66      	ldr	r3, [pc, #408]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003878:	22f8      	movs	r2, #248	; 0xf8
 800387a:	4393      	bics	r3, r2
 800387c:	0019      	movs	r1, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	00da      	lsls	r2, r3, #3
 8003884:	4b62      	ldr	r3, [pc, #392]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003886:	430a      	orrs	r2, r1
 8003888:	635a      	str	r2, [r3, #52]	; 0x34
 800388a:	e01e      	b.n	80038ca <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800388c:	4b60      	ldr	r3, [pc, #384]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800388e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003890:	4b5f      	ldr	r3, [pc, #380]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003892:	2104      	movs	r1, #4
 8003894:	430a      	orrs	r2, r1
 8003896:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003898:	4b5d      	ldr	r3, [pc, #372]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800389a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800389c:	4b5c      	ldr	r3, [pc, #368]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800389e:	2101      	movs	r1, #1
 80038a0:	438a      	bics	r2, r1
 80038a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a4:	f7fe ffd0 	bl	8002848 <HAL_GetTick>
 80038a8:	0003      	movs	r3, r0
 80038aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80038ae:	f7fe ffcb 	bl	8002848 <HAL_GetTick>
 80038b2:	0002      	movs	r2, r0
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e0a2      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038c0:	4b53      	ldr	r3, [pc, #332]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80038c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c4:	2202      	movs	r2, #2
 80038c6:	4013      	ands	r3, r2
 80038c8:	d1f1      	bne.n	80038ae <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d100      	bne.n	80038d4 <HAL_RCC_OscConfig+0x4e8>
 80038d2:	e097      	b.n	8003a04 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038d4:	4b4e      	ldr	r3, [pc, #312]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	220c      	movs	r2, #12
 80038da:	4013      	ands	r3, r2
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d100      	bne.n	80038e2 <HAL_RCC_OscConfig+0x4f6>
 80038e0:	e06b      	b.n	80039ba <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d14c      	bne.n	8003984 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ea:	4b49      	ldr	r3, [pc, #292]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	4b48      	ldr	r3, [pc, #288]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80038f0:	494a      	ldr	r1, [pc, #296]	; (8003a1c <HAL_RCC_OscConfig+0x630>)
 80038f2:	400a      	ands	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f6:	f7fe ffa7 	bl	8002848 <HAL_GetTick>
 80038fa:	0003      	movs	r3, r0
 80038fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003900:	f7fe ffa2 	bl	8002848 <HAL_GetTick>
 8003904:	0002      	movs	r2, r0
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e079      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003912:	4b3f      	ldr	r3, [pc, #252]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	2380      	movs	r3, #128	; 0x80
 8003918:	049b      	lsls	r3, r3, #18
 800391a:	4013      	ands	r3, r2
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800391e:	4b3c      	ldr	r3, [pc, #240]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003922:	220f      	movs	r2, #15
 8003924:	4393      	bics	r3, r2
 8003926:	0019      	movs	r1, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800392c:	4b38      	ldr	r3, [pc, #224]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800392e:	430a      	orrs	r2, r1
 8003930:	62da      	str	r2, [r3, #44]	; 0x2c
 8003932:	4b37      	ldr	r3, [pc, #220]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	4a3a      	ldr	r2, [pc, #232]	; (8003a20 <HAL_RCC_OscConfig+0x634>)
 8003938:	4013      	ands	r3, r2
 800393a:	0019      	movs	r1, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003944:	431a      	orrs	r2, r3
 8003946:	4b32      	ldr	r3, [pc, #200]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003948:	430a      	orrs	r2, r1
 800394a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800394c:	4b30      	ldr	r3, [pc, #192]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	4b2f      	ldr	r3, [pc, #188]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003952:	2180      	movs	r1, #128	; 0x80
 8003954:	0449      	lsls	r1, r1, #17
 8003956:	430a      	orrs	r2, r1
 8003958:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395a:	f7fe ff75 	bl	8002848 <HAL_GetTick>
 800395e:	0003      	movs	r3, r0
 8003960:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003964:	f7fe ff70 	bl	8002848 <HAL_GetTick>
 8003968:	0002      	movs	r2, r0
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e047      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003976:	4b26      	ldr	r3, [pc, #152]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	2380      	movs	r3, #128	; 0x80
 800397c:	049b      	lsls	r3, r3, #18
 800397e:	4013      	ands	r3, r2
 8003980:	d0f0      	beq.n	8003964 <HAL_RCC_OscConfig+0x578>
 8003982:	e03f      	b.n	8003a04 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003984:	4b22      	ldr	r3, [pc, #136]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	4b21      	ldr	r3, [pc, #132]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 800398a:	4924      	ldr	r1, [pc, #144]	; (8003a1c <HAL_RCC_OscConfig+0x630>)
 800398c:	400a      	ands	r2, r1
 800398e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003990:	f7fe ff5a 	bl	8002848 <HAL_GetTick>
 8003994:	0003      	movs	r3, r0
 8003996:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003998:	e008      	b.n	80039ac <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800399a:	f7fe ff55 	bl	8002848 <HAL_GetTick>
 800399e:	0002      	movs	r2, r0
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d901      	bls.n	80039ac <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e02c      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ac:	4b18      	ldr	r3, [pc, #96]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	2380      	movs	r3, #128	; 0x80
 80039b2:	049b      	lsls	r3, r3, #18
 80039b4:	4013      	ands	r3, r2
 80039b6:	d1f0      	bne.n	800399a <HAL_RCC_OscConfig+0x5ae>
 80039b8:	e024      	b.n	8003a04 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d101      	bne.n	80039c6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e01f      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80039c6:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80039cc:	4b10      	ldr	r3, [pc, #64]	; (8003a10 <HAL_RCC_OscConfig+0x624>)
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	2380      	movs	r3, #128	; 0x80
 80039d6:	025b      	lsls	r3, r3, #9
 80039d8:	401a      	ands	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039de:	429a      	cmp	r2, r3
 80039e0:	d10e      	bne.n	8003a00 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	220f      	movs	r2, #15
 80039e6:	401a      	ands	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d107      	bne.n	8003a00 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	23f0      	movs	r3, #240	; 0xf0
 80039f4:	039b      	lsls	r3, r3, #14
 80039f6:	401a      	ands	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e000      	b.n	8003a06 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	0018      	movs	r0, r3
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b008      	add	sp, #32
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	40021000 	.word	0x40021000
 8003a14:	00001388 	.word	0x00001388
 8003a18:	efffffff 	.word	0xefffffff
 8003a1c:	feffffff 	.word	0xfeffffff
 8003a20:	ffc2ffff 	.word	0xffc2ffff

08003a24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0b3      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a38:	4b5b      	ldr	r3, [pc, #364]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	4013      	ands	r3, r2
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d911      	bls.n	8003a6a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a46:	4b58      	ldr	r3, [pc, #352]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4393      	bics	r3, r2
 8003a4e:	0019      	movs	r1, r3
 8003a50:	4b55      	ldr	r3, [pc, #340]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a58:	4b53      	ldr	r3, [pc, #332]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	4013      	ands	r3, r2
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d001      	beq.n	8003a6a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e09a      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	4013      	ands	r3, r2
 8003a72:	d015      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2204      	movs	r2, #4
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d006      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003a7e:	4b4b      	ldr	r3, [pc, #300]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	4b4a      	ldr	r3, [pc, #296]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003a84:	21e0      	movs	r1, #224	; 0xe0
 8003a86:	00c9      	lsls	r1, r1, #3
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a8c:	4b47      	ldr	r3, [pc, #284]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	22f0      	movs	r2, #240	; 0xf0
 8003a92:	4393      	bics	r3, r2
 8003a94:	0019      	movs	r1, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	4b44      	ldr	r3, [pc, #272]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d040      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d107      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab2:	4b3e      	ldr	r3, [pc, #248]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	2380      	movs	r3, #128	; 0x80
 8003ab8:	029b      	lsls	r3, r3, #10
 8003aba:	4013      	ands	r3, r2
 8003abc:	d114      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e06e      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d107      	bne.n	8003ada <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aca:	4b38      	ldr	r3, [pc, #224]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	2380      	movs	r3, #128	; 0x80
 8003ad0:	049b      	lsls	r3, r3, #18
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d108      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e062      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ada:	4b34      	ldr	r3, [pc, #208]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	d101      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e05b      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ae8:	4b30      	ldr	r3, [pc, #192]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	2203      	movs	r2, #3
 8003aee:	4393      	bics	r3, r2
 8003af0:	0019      	movs	r1, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	4b2d      	ldr	r3, [pc, #180]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003af8:	430a      	orrs	r2, r1
 8003afa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003afc:	f7fe fea4 	bl	8002848 <HAL_GetTick>
 8003b00:	0003      	movs	r3, r0
 8003b02:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b04:	e009      	b.n	8003b1a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b06:	f7fe fe9f 	bl	8002848 <HAL_GetTick>
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	4a27      	ldr	r2, [pc, #156]	; (8003bb0 <HAL_RCC_ClockConfig+0x18c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e042      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1a:	4b24      	ldr	r3, [pc, #144]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	220c      	movs	r2, #12
 8003b20:	401a      	ands	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d1ec      	bne.n	8003b06 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2201      	movs	r2, #1
 8003b32:	4013      	ands	r3, r2
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d211      	bcs.n	8003b5e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	4393      	bics	r3, r2
 8003b42:	0019      	movs	r1, r3
 8003b44:	4b18      	ldr	r3, [pc, #96]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b4c:	4b16      	ldr	r3, [pc, #88]	; (8003ba8 <HAL_RCC_ClockConfig+0x184>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2201      	movs	r2, #1
 8003b52:	4013      	ands	r3, r2
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d001      	beq.n	8003b5e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e020      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2204      	movs	r2, #4
 8003b64:	4013      	ands	r3, r2
 8003b66:	d009      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003b68:	4b10      	ldr	r3, [pc, #64]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	4a11      	ldr	r2, [pc, #68]	; (8003bb4 <HAL_RCC_ClockConfig+0x190>)
 8003b6e:	4013      	ands	r3, r2
 8003b70:	0019      	movs	r1, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	4b0d      	ldr	r3, [pc, #52]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b7c:	f000 f820 	bl	8003bc0 <HAL_RCC_GetSysClockFreq>
 8003b80:	0001      	movs	r1, r0
 8003b82:	4b0a      	ldr	r3, [pc, #40]	; (8003bac <HAL_RCC_ClockConfig+0x188>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	091b      	lsrs	r3, r3, #4
 8003b88:	220f      	movs	r2, #15
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	4a0a      	ldr	r2, [pc, #40]	; (8003bb8 <HAL_RCC_ClockConfig+0x194>)
 8003b8e:	5cd3      	ldrb	r3, [r2, r3]
 8003b90:	000a      	movs	r2, r1
 8003b92:	40da      	lsrs	r2, r3
 8003b94:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_RCC_ClockConfig+0x198>)
 8003b96:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b98:	2000      	movs	r0, #0
 8003b9a:	f7fe fe0f 	bl	80027bc <HAL_InitTick>
  
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	b004      	add	sp, #16
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40022000 	.word	0x40022000
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	00001388 	.word	0x00001388
 8003bb4:	fffff8ff 	.word	0xfffff8ff
 8003bb8:	080056d0 	.word	0x080056d0
 8003bbc:	20000000 	.word	0x20000000

08003bc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bc0:	b590      	push	{r4, r7, lr}
 8003bc2:	b08f      	sub	sp, #60	; 0x3c
 8003bc4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003bc6:	2314      	movs	r3, #20
 8003bc8:	18fb      	adds	r3, r7, r3
 8003bca:	4a2b      	ldr	r2, [pc, #172]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bcc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003bce:	c313      	stmia	r3!, {r0, r1, r4}
 8003bd0:	6812      	ldr	r2, [r2, #0]
 8003bd2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003bd4:	1d3b      	adds	r3, r7, #4
 8003bd6:	4a29      	ldr	r2, [pc, #164]	; (8003c7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bd8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003bda:	c313      	stmia	r3!, {r0, r1, r4}
 8003bdc:	6812      	ldr	r2, [r2, #0]
 8003bde:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003be4:	2300      	movs	r3, #0
 8003be6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003be8:	2300      	movs	r3, #0
 8003bea:	637b      	str	r3, [r7, #52]	; 0x34
 8003bec:	2300      	movs	r3, #0
 8003bee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003bf4:	4b22      	ldr	r3, [pc, #136]	; (8003c80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bfc:	220c      	movs	r2, #12
 8003bfe:	4013      	ands	r3, r2
 8003c00:	2b04      	cmp	r3, #4
 8003c02:	d002      	beq.n	8003c0a <HAL_RCC_GetSysClockFreq+0x4a>
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d003      	beq.n	8003c10 <HAL_RCC_GetSysClockFreq+0x50>
 8003c08:	e02d      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c0a:	4b1e      	ldr	r3, [pc, #120]	; (8003c84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c0c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c0e:	e02d      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c12:	0c9b      	lsrs	r3, r3, #18
 8003c14:	220f      	movs	r2, #15
 8003c16:	4013      	ands	r3, r2
 8003c18:	2214      	movs	r2, #20
 8003c1a:	18ba      	adds	r2, r7, r2
 8003c1c:	5cd3      	ldrb	r3, [r2, r3]
 8003c1e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003c20:	4b17      	ldr	r3, [pc, #92]	; (8003c80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c24:	220f      	movs	r2, #15
 8003c26:	4013      	ands	r3, r2
 8003c28:	1d3a      	adds	r2, r7, #4
 8003c2a:	5cd3      	ldrb	r3, [r2, r3]
 8003c2c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	025b      	lsls	r3, r3, #9
 8003c34:	4013      	ands	r3, r2
 8003c36:	d009      	beq.n	8003c4c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c3a:	4812      	ldr	r0, [pc, #72]	; (8003c84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c3c:	f7fc fa64 	bl	8000108 <__udivsi3>
 8003c40:	0003      	movs	r3, r0
 8003c42:	001a      	movs	r2, r3
 8003c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c46:	4353      	muls	r3, r2
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
 8003c4a:	e009      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003c4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c4e:	000a      	movs	r2, r1
 8003c50:	0152      	lsls	r2, r2, #5
 8003c52:	1a52      	subs	r2, r2, r1
 8003c54:	0193      	lsls	r3, r2, #6
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	00db      	lsls	r3, r3, #3
 8003c5a:	185b      	adds	r3, r3, r1
 8003c5c:	021b      	lsls	r3, r3, #8
 8003c5e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8003c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c62:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c64:	e002      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c66:	4b07      	ldr	r3, [pc, #28]	; (8003c84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c68:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c6a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b00f      	add	sp, #60	; 0x3c
 8003c74:	bd90      	pop	{r4, r7, pc}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	080055f0 	.word	0x080055f0
 8003c7c:	08005600 	.word	0x08005600
 8003c80:	40021000 	.word	0x40021000
 8003c84:	007a1200 	.word	0x007a1200

08003c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c8c:	4b02      	ldr	r3, [pc, #8]	; (8003c98 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	0018      	movs	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	46c0      	nop			; (mov r8, r8)
 8003c98:	20000000 	.word	0x20000000

08003c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003ca0:	f7ff fff2 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003ca4:	0001      	movs	r1, r0
 8003ca6:	4b06      	ldr	r3, [pc, #24]	; (8003cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	0a1b      	lsrs	r3, r3, #8
 8003cac:	2207      	movs	r2, #7
 8003cae:	4013      	ands	r3, r2
 8003cb0:	4a04      	ldr	r2, [pc, #16]	; (8003cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003cb2:	5cd3      	ldrb	r3, [r2, r3]
 8003cb4:	40d9      	lsrs	r1, r3
 8003cb6:	000b      	movs	r3, r1
}    
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	40021000 	.word	0x40021000
 8003cc4:	080056e0 	.word	0x080056e0

08003cc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	2380      	movs	r3, #128	; 0x80
 8003cde:	025b      	lsls	r3, r3, #9
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	d100      	bne.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003ce4:	e08f      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003ce6:	2317      	movs	r3, #23
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	2200      	movs	r2, #0
 8003cec:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cee:	4b57      	ldr	r3, [pc, #348]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	055b      	lsls	r3, r3, #21
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d111      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cfa:	4b54      	ldr	r3, [pc, #336]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003cfc:	69da      	ldr	r2, [r3, #28]
 8003cfe:	4b53      	ldr	r3, [pc, #332]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d00:	2180      	movs	r1, #128	; 0x80
 8003d02:	0549      	lsls	r1, r1, #21
 8003d04:	430a      	orrs	r2, r1
 8003d06:	61da      	str	r2, [r3, #28]
 8003d08:	4b50      	ldr	r3, [pc, #320]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	2380      	movs	r3, #128	; 0x80
 8003d0e:	055b      	lsls	r3, r3, #21
 8003d10:	4013      	ands	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
 8003d14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d16:	2317      	movs	r3, #23
 8003d18:	18fb      	adds	r3, r7, r3
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1e:	4b4c      	ldr	r3, [pc, #304]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	2380      	movs	r3, #128	; 0x80
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	4013      	ands	r3, r2
 8003d28:	d11a      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d2a:	4b49      	ldr	r3, [pc, #292]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	4b48      	ldr	r3, [pc, #288]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d30:	2180      	movs	r1, #128	; 0x80
 8003d32:	0049      	lsls	r1, r1, #1
 8003d34:	430a      	orrs	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d38:	f7fe fd86 	bl	8002848 <HAL_GetTick>
 8003d3c:	0003      	movs	r3, r0
 8003d3e:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d40:	e008      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d42:	f7fe fd81 	bl	8002848 <HAL_GetTick>
 8003d46:	0002      	movs	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b64      	cmp	r3, #100	; 0x64
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e077      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d54:	4b3e      	ldr	r3, [pc, #248]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	2380      	movs	r3, #128	; 0x80
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	d0f0      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d60:	4b3a      	ldr	r3, [pc, #232]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d62:	6a1a      	ldr	r2, [r3, #32]
 8003d64:	23c0      	movs	r3, #192	; 0xc0
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4013      	ands	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d034      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x114>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	23c0      	movs	r3, #192	; 0xc0
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d02c      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d82:	4b32      	ldr	r3, [pc, #200]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	4a33      	ldr	r2, [pc, #204]	; (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d8c:	4b2f      	ldr	r3, [pc, #188]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d8e:	6a1a      	ldr	r2, [r3, #32]
 8003d90:	4b2e      	ldr	r3, [pc, #184]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d92:	2180      	movs	r1, #128	; 0x80
 8003d94:	0249      	lsls	r1, r1, #9
 8003d96:	430a      	orrs	r2, r1
 8003d98:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d9a:	4b2c      	ldr	r3, [pc, #176]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d9c:	6a1a      	ldr	r2, [r3, #32]
 8003d9e:	4b2b      	ldr	r3, [pc, #172]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003da0:	492d      	ldr	r1, [pc, #180]	; (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003da2:	400a      	ands	r2, r1
 8003da4:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003da6:	4b29      	ldr	r3, [pc, #164]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2201      	movs	r2, #1
 8003db0:	4013      	ands	r3, r2
 8003db2:	d013      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db4:	f7fe fd48 	bl	8002848 <HAL_GetTick>
 8003db8:	0003      	movs	r3, r0
 8003dba:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dbc:	e009      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dbe:	f7fe fd43 	bl	8002848 <HAL_GetTick>
 8003dc2:	0002      	movs	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	4a24      	ldr	r2, [pc, #144]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e038      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd2:	4b1e      	ldr	r3, [pc, #120]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ddc:	4b1b      	ldr	r3, [pc, #108]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	4a1c      	ldr	r2, [pc, #112]	; (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003de2:	4013      	ands	r3, r2
 8003de4:	0019      	movs	r1, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	4b18      	ldr	r3, [pc, #96]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dec:	430a      	orrs	r2, r1
 8003dee:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003df0:	2317      	movs	r3, #23
 8003df2:	18fb      	adds	r3, r7, r3
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d105      	bne.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dfa:	4b14      	ldr	r3, [pc, #80]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003dfc:	69da      	ldr	r2, [r3, #28]
 8003dfe:	4b13      	ldr	r3, [pc, #76]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e00:	4917      	ldr	r1, [pc, #92]	; (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003e02:	400a      	ands	r2, r1
 8003e04:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d009      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e10:	4b0e      	ldr	r3, [pc, #56]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e14:	2203      	movs	r2, #3
 8003e16:	4393      	bics	r3, r2
 8003e18:	0019      	movs	r1, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e20:	430a      	orrs	r2, r1
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d009      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e2e:	4b07      	ldr	r3, [pc, #28]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	2210      	movs	r2, #16
 8003e34:	4393      	bics	r3, r2
 8003e36:	0019      	movs	r1, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68da      	ldr	r2, [r3, #12]
 8003e3c:	4b03      	ldr	r3, [pc, #12]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	0018      	movs	r0, r3
 8003e46:	46bd      	mov	sp, r7
 8003e48:	b006      	add	sp, #24
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	40007000 	.word	0x40007000
 8003e54:	fffffcff 	.word	0xfffffcff
 8003e58:	fffeffff 	.word	0xfffeffff
 8003e5c:	00001388 	.word	0x00001388
 8003e60:	efffffff 	.word	0xefffffff

08003e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e08a      	b.n	8003f8c <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	225d      	movs	r2, #93	; 0x5d
 8003e80:	5c9b      	ldrb	r3, [r3, r2]
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d107      	bne.n	8003e98 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	225c      	movs	r2, #92	; 0x5c
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	0018      	movs	r0, r3
 8003e94:	f7fe fb9c 	bl	80025d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	225d      	movs	r2, #93	; 0x5d
 8003e9c:	2102      	movs	r1, #2
 8003e9e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2140      	movs	r1, #64	; 0x40
 8003eac:	438a      	bics	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	23e0      	movs	r3, #224	; 0xe0
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d902      	bls.n	8003ec2 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	e002      	b.n	8003ec8 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ec2:	2380      	movs	r3, #128	; 0x80
 8003ec4:	015b      	lsls	r3, r3, #5
 8003ec6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	23f0      	movs	r3, #240	; 0xf0
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d008      	beq.n	8003ee6 <HAL_SPI_Init+0x82>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	23e0      	movs	r3, #224	; 0xe0
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d002      	beq.n	8003ee6 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10c      	bne.n	8003f08 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	23e0      	movs	r3, #224	; 0xe0
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d903      	bls.n	8003f02 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2202      	movs	r2, #2
 8003efe:	631a      	str	r2, [r3, #48]	; 0x30
 8003f00:	e002      	b.n	8003f08 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	431a      	orrs	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6999      	ldr	r1, [r3, #24]
 8003f22:	2380      	movs	r3, #128	; 0x80
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	400b      	ands	r3, r1
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	431a      	orrs	r2, r3
 8003f36:	0011      	movs	r1, r2
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	0c1b      	lsrs	r3, r3, #16
 8003f4a:	2204      	movs	r2, #4
 8003f4c:	401a      	ands	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	0011      	movs	r1, r2
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	69da      	ldr	r2, [r3, #28]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4907      	ldr	r1, [pc, #28]	; (8003f94 <HAL_SPI_Init+0x130>)
 8003f78:	400a      	ands	r2, r1
 8003f7a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	225d      	movs	r2, #93	; 0x5d
 8003f86:	2101      	movs	r1, #1
 8003f88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	b004      	add	sp, #16
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	fffff7ff 	.word	0xfffff7ff

08003f98 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b088      	sub	sp, #32
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	603b      	str	r3, [r7, #0]
 8003fa4:	1dbb      	adds	r3, r7, #6
 8003fa6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003fa8:	231f      	movs	r3, #31
 8003faa:	18fb      	adds	r3, r7, r3
 8003fac:	2200      	movs	r2, #0
 8003fae:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	225c      	movs	r2, #92	; 0x5c
 8003fb4:	5c9b      	ldrb	r3, [r3, r2]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d101      	bne.n	8003fbe <HAL_SPI_Transmit+0x26>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e169      	b.n	8004292 <HAL_SPI_Transmit+0x2fa>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	225c      	movs	r2, #92	; 0x5c
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fc6:	f7fe fc3f 	bl	8002848 <HAL_GetTick>
 8003fca:	0003      	movs	r3, r0
 8003fcc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fce:	2316      	movs	r3, #22
 8003fd0:	18fb      	adds	r3, r7, r3
 8003fd2:	1dba      	adds	r2, r7, #6
 8003fd4:	8812      	ldrh	r2, [r2, #0]
 8003fd6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	225d      	movs	r2, #93	; 0x5d
 8003fdc:	5c9b      	ldrb	r3, [r3, r2]
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d004      	beq.n	8003fee <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003fe4:	231f      	movs	r3, #31
 8003fe6:	18fb      	adds	r3, r7, r3
 8003fe8:	2202      	movs	r2, #2
 8003fea:	701a      	strb	r2, [r3, #0]
    goto error;
 8003fec:	e146      	b.n	800427c <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_SPI_Transmit+0x64>
 8003ff4:	1dbb      	adds	r3, r7, #6
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d104      	bne.n	8004006 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003ffc:	231f      	movs	r3, #31
 8003ffe:	18fb      	adds	r3, r7, r3
 8004000:	2201      	movs	r2, #1
 8004002:	701a      	strb	r2, [r3, #0]
    goto error;
 8004004:	e13a      	b.n	800427c <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	225d      	movs	r2, #93	; 0x5d
 800400a:	2103      	movs	r1, #3
 800400c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1dba      	adds	r2, r7, #6
 800401e:	8812      	ldrh	r2, [r2, #0]
 8004020:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	1dba      	adds	r2, r7, #6
 8004026:	8812      	ldrh	r2, [r2, #0]
 8004028:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2244      	movs	r2, #68	; 0x44
 8004034:	2100      	movs	r1, #0
 8004036:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2246      	movs	r2, #70	; 0x46
 800403c:	2100      	movs	r1, #0
 800403e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	021b      	lsls	r3, r3, #8
 8004054:	429a      	cmp	r2, r3
 8004056:	d108      	bne.n	800406a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2180      	movs	r1, #128	; 0x80
 8004064:	01c9      	lsls	r1, r1, #7
 8004066:	430a      	orrs	r2, r1
 8004068:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2240      	movs	r2, #64	; 0x40
 8004072:	4013      	ands	r3, r2
 8004074:	2b40      	cmp	r3, #64	; 0x40
 8004076:	d007      	beq.n	8004088 <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2140      	movs	r1, #64	; 0x40
 8004084:	430a      	orrs	r2, r1
 8004086:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	23e0      	movs	r3, #224	; 0xe0
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	429a      	cmp	r2, r3
 8004092:	d94e      	bls.n	8004132 <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d004      	beq.n	80040a6 <HAL_SPI_Transmit+0x10e>
 800409c:	2316      	movs	r3, #22
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d13f      	bne.n	8004126 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040aa:	881a      	ldrh	r2, [r3, #0]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b6:	1c9a      	adds	r2, r3, #2
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	3b01      	subs	r3, #1
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80040ca:	e02c      	b.n	8004126 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	2202      	movs	r2, #2
 80040d4:	4013      	ands	r3, r2
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d112      	bne.n	8004100 <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040de:	881a      	ldrh	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ea:	1c9a      	adds	r2, r3, #2
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	3b01      	subs	r3, #1
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040fe:	e012      	b.n	8004126 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004100:	f7fe fba2 	bl	8002848 <HAL_GetTick>
 8004104:	0002      	movs	r2, r0
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	429a      	cmp	r2, r3
 800410e:	d802      	bhi.n	8004116 <HAL_SPI_Transmit+0x17e>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	3301      	adds	r3, #1
 8004114:	d102      	bne.n	800411c <HAL_SPI_Transmit+0x184>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d104      	bne.n	8004126 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 800411c:	231f      	movs	r3, #31
 800411e:	18fb      	adds	r3, r7, r3
 8004120:	2203      	movs	r2, #3
 8004122:	701a      	strb	r2, [r3, #0]
          goto error;
 8004124:	e0aa      	b.n	800427c <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800412a:	b29b      	uxth	r3, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1cd      	bne.n	80040cc <HAL_SPI_Transmit+0x134>
 8004130:	e080      	b.n	8004234 <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_SPI_Transmit+0x1ae>
 800413a:	2316      	movs	r3, #22
 800413c:	18fb      	adds	r3, r7, r3
 800413e:	881b      	ldrh	r3, [r3, #0]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d000      	beq.n	8004146 <HAL_SPI_Transmit+0x1ae>
 8004144:	e071      	b.n	800422a <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b01      	cmp	r3, #1
 800414e:	d912      	bls.n	8004176 <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004154:	881a      	ldrh	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004160:	1c9a      	adds	r2, r3, #2
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800416a:	b29b      	uxth	r3, r3
 800416c:	3b02      	subs	r3, #2
 800416e:	b29a      	uxth	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004174:	e059      	b.n	800422a <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	330c      	adds	r3, #12
 8004180:	7812      	ldrb	r2, [r2, #0]
 8004182:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004192:	b29b      	uxth	r3, r3
 8004194:	3b01      	subs	r3, #1
 8004196:	b29a      	uxth	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800419c:	e045      	b.n	800422a <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2202      	movs	r2, #2
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d12b      	bne.n	8004204 <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d912      	bls.n	80041dc <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ba:	881a      	ldrh	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c6:	1c9a      	adds	r2, r3, #2
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b02      	subs	r3, #2
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041da:	e026      	b.n	800422a <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	330c      	adds	r3, #12
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004202:	e012      	b.n	800422a <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004204:	f7fe fb20 	bl	8002848 <HAL_GetTick>
 8004208:	0002      	movs	r2, r0
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d802      	bhi.n	800421a <HAL_SPI_Transmit+0x282>
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	3301      	adds	r3, #1
 8004218:	d102      	bne.n	8004220 <HAL_SPI_Transmit+0x288>
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d104      	bne.n	800422a <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 8004220:	231f      	movs	r3, #31
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	2203      	movs	r2, #3
 8004226:	701a      	strb	r2, [r3, #0]
          goto error;
 8004228:	e028      	b.n	800427c <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800422e:	b29b      	uxth	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1b4      	bne.n	800419e <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	6839      	ldr	r1, [r7, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	0018      	movs	r0, r3
 800423c:	f000 fcee 	bl	8004c1c <SPI_EndRxTxTransaction>
 8004240:	1e03      	subs	r3, r0, #0
 8004242:	d002      	beq.n	800424a <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10a      	bne.n	8004268 <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004252:	2300      	movs	r3, #0
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	613b      	str	r3, [r7, #16]
 8004266:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426c:	2b00      	cmp	r3, #0
 800426e:	d004      	beq.n	800427a <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 8004270:	231f      	movs	r3, #31
 8004272:	18fb      	adds	r3, r7, r3
 8004274:	2201      	movs	r2, #1
 8004276:	701a      	strb	r2, [r3, #0]
 8004278:	e000      	b.n	800427c <HAL_SPI_Transmit+0x2e4>
  }

error:
 800427a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	225d      	movs	r2, #93	; 0x5d
 8004280:	2101      	movs	r1, #1
 8004282:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	225c      	movs	r2, #92	; 0x5c
 8004288:	2100      	movs	r1, #0
 800428a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800428c:	231f      	movs	r3, #31
 800428e:	18fb      	adds	r3, r7, r3
 8004290:	781b      	ldrb	r3, [r3, #0]
}
 8004292:	0018      	movs	r0, r3
 8004294:	46bd      	mov	sp, r7
 8004296:	b008      	add	sp, #32
 8004298:	bd80      	pop	{r7, pc}
	...

0800429c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800429c:	b590      	push	{r4, r7, lr}
 800429e:	b089      	sub	sp, #36	; 0x24
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	603b      	str	r3, [r7, #0]
 80042a8:	1dbb      	adds	r3, r7, #6
 80042aa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042ac:	2317      	movs	r3, #23
 80042ae:	18fb      	adds	r3, r7, r3
 80042b0:	2200      	movs	r2, #0
 80042b2:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	2382      	movs	r3, #130	; 0x82
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	429a      	cmp	r2, r3
 80042be:	d113      	bne.n	80042e8 <HAL_SPI_Receive+0x4c>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10f      	bne.n	80042e8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	225d      	movs	r2, #93	; 0x5d
 80042cc:	2104      	movs	r1, #4
 80042ce:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042d0:	1dbb      	adds	r3, r7, #6
 80042d2:	881c      	ldrh	r4, [r3, #0]
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	68b9      	ldr	r1, [r7, #8]
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	0023      	movs	r3, r4
 80042e0:	f000 f920 	bl	8004524 <HAL_SPI_TransmitReceive>
 80042e4:	0003      	movs	r3, r0
 80042e6:	e114      	b.n	8004512 <HAL_SPI_Receive+0x276>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	225c      	movs	r2, #92	; 0x5c
 80042ec:	5c9b      	ldrb	r3, [r3, r2]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d101      	bne.n	80042f6 <HAL_SPI_Receive+0x5a>
 80042f2:	2302      	movs	r3, #2
 80042f4:	e10d      	b.n	8004512 <HAL_SPI_Receive+0x276>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	225c      	movs	r2, #92	; 0x5c
 80042fa:	2101      	movs	r1, #1
 80042fc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042fe:	f7fe faa3 	bl	8002848 <HAL_GetTick>
 8004302:	0003      	movs	r3, r0
 8004304:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	225d      	movs	r2, #93	; 0x5d
 800430a:	5c9b      	ldrb	r3, [r3, r2]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b01      	cmp	r3, #1
 8004310:	d004      	beq.n	800431c <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8004312:	2317      	movs	r3, #23
 8004314:	18fb      	adds	r3, r7, r3
 8004316:	2202      	movs	r2, #2
 8004318:	701a      	strb	r2, [r3, #0]
    goto error;
 800431a:	e0ef      	b.n	80044fc <HAL_SPI_Receive+0x260>
  }

  if ((pData == NULL) || (Size == 0U))
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_SPI_Receive+0x8e>
 8004322:	1dbb      	adds	r3, r7, #6
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d104      	bne.n	8004334 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800432a:	2317      	movs	r3, #23
 800432c:	18fb      	adds	r3, r7, r3
 800432e:	2201      	movs	r2, #1
 8004330:	701a      	strb	r2, [r3, #0]
    goto error;
 8004332:	e0e3      	b.n	80044fc <HAL_SPI_Receive+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	225d      	movs	r2, #93	; 0x5d
 8004338:	2104      	movs	r1, #4
 800433a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	1dba      	adds	r2, r7, #6
 800434c:	2144      	movs	r1, #68	; 0x44
 800434e:	8812      	ldrh	r2, [r2, #0]
 8004350:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1dba      	adds	r2, r7, #6
 8004356:	2146      	movs	r1, #70	; 0x46
 8004358:	8812      	ldrh	r2, [r2, #0]
 800435a:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	23e0      	movs	r3, #224	; 0xe0
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	429a      	cmp	r2, r3
 8004384:	d908      	bls.n	8004398 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4962      	ldr	r1, [pc, #392]	; (800451c <HAL_SPI_Receive+0x280>)
 8004392:	400a      	ands	r2, r1
 8004394:	605a      	str	r2, [r3, #4]
 8004396:	e008      	b.n	80043aa <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2180      	movs	r1, #128	; 0x80
 80043a4:	0149      	lsls	r1, r1, #5
 80043a6:	430a      	orrs	r2, r1
 80043a8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	689a      	ldr	r2, [r3, #8]
 80043ae:	2380      	movs	r3, #128	; 0x80
 80043b0:	021b      	lsls	r3, r3, #8
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d107      	bne.n	80043c6 <HAL_SPI_Receive+0x12a>
  {
    SPI_1LINE_RX(hspi);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4957      	ldr	r1, [pc, #348]	; (8004520 <HAL_SPI_Receive+0x284>)
 80043c2:	400a      	ands	r2, r1
 80043c4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2240      	movs	r2, #64	; 0x40
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b40      	cmp	r3, #64	; 0x40
 80043d2:	d007      	beq.n	80043e4 <HAL_SPI_Receive+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2140      	movs	r1, #64	; 0x40
 80043e0:	430a      	orrs	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	68da      	ldr	r2, [r3, #12]
 80043e8:	23e0      	movs	r3, #224	; 0xe0
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d900      	bls.n	80043f2 <HAL_SPI_Receive+0x156>
 80043f0:	e069      	b.n	80044c6 <HAL_SPI_Receive+0x22a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80043f2:	e031      	b.n	8004458 <HAL_SPI_Receive+0x1bc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	2201      	movs	r2, #1
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d117      	bne.n	8004432 <HAL_SPI_Receive+0x196>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	330c      	adds	r3, #12
 8004408:	001a      	movs	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	7812      	ldrb	r2, [r2, #0]
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	1c5a      	adds	r2, r3, #1
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2246      	movs	r2, #70	; 0x46
 8004422:	5a9b      	ldrh	r3, [r3, r2]
 8004424:	b29b      	uxth	r3, r3
 8004426:	3b01      	subs	r3, #1
 8004428:	b299      	uxth	r1, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2246      	movs	r2, #70	; 0x46
 800442e:	5299      	strh	r1, [r3, r2]
 8004430:	e012      	b.n	8004458 <HAL_SPI_Receive+0x1bc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004432:	f7fe fa09 	bl	8002848 <HAL_GetTick>
 8004436:	0002      	movs	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d802      	bhi.n	8004448 <HAL_SPI_Receive+0x1ac>
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	3301      	adds	r3, #1
 8004446:	d102      	bne.n	800444e <HAL_SPI_Receive+0x1b2>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d104      	bne.n	8004458 <HAL_SPI_Receive+0x1bc>
        {
          errorcode = HAL_TIMEOUT;
 800444e:	2317      	movs	r3, #23
 8004450:	18fb      	adds	r3, r7, r3
 8004452:	2203      	movs	r2, #3
 8004454:	701a      	strb	r2, [r3, #0]
          goto error;
 8004456:	e051      	b.n	80044fc <HAL_SPI_Receive+0x260>
    while (hspi->RxXferCount > 0U)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2246      	movs	r2, #70	; 0x46
 800445c:	5a9b      	ldrh	r3, [r3, r2]
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1c7      	bne.n	80043f4 <HAL_SPI_Receive+0x158>
 8004464:	e035      	b.n	80044d2 <HAL_SPI_Receive+0x236>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2201      	movs	r2, #1
 800446e:	4013      	ands	r3, r2
 8004470:	2b01      	cmp	r3, #1
 8004472:	d115      	bne.n	80044a0 <HAL_SPI_Receive+0x204>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	b292      	uxth	r2, r2
 8004480:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004486:	1c9a      	adds	r2, r3, #2
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2246      	movs	r2, #70	; 0x46
 8004490:	5a9b      	ldrh	r3, [r3, r2]
 8004492:	b29b      	uxth	r3, r3
 8004494:	3b01      	subs	r3, #1
 8004496:	b299      	uxth	r1, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2246      	movs	r2, #70	; 0x46
 800449c:	5299      	strh	r1, [r3, r2]
 800449e:	e012      	b.n	80044c6 <HAL_SPI_Receive+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044a0:	f7fe f9d2 	bl	8002848 <HAL_GetTick>
 80044a4:	0002      	movs	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d802      	bhi.n	80044b6 <HAL_SPI_Receive+0x21a>
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	3301      	adds	r3, #1
 80044b4:	d102      	bne.n	80044bc <HAL_SPI_Receive+0x220>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d104      	bne.n	80044c6 <HAL_SPI_Receive+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 80044bc:	2317      	movs	r3, #23
 80044be:	18fb      	adds	r3, r7, r3
 80044c0:	2203      	movs	r2, #3
 80044c2:	701a      	strb	r2, [r3, #0]
          goto error;
 80044c4:	e01a      	b.n	80044fc <HAL_SPI_Receive+0x260>
    while (hspi->RxXferCount > 0U)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2246      	movs	r2, #70	; 0x46
 80044ca:	5a9b      	ldrh	r3, [r3, r2]
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1c9      	bne.n	8004466 <HAL_SPI_Receive+0x1ca>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	6839      	ldr	r1, [r7, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	0018      	movs	r0, r3
 80044da:	f000 fb41 	bl	8004b60 <SPI_EndRxTransaction>
 80044de:	1e03      	subs	r3, r0, #0
 80044e0:	d002      	beq.n	80044e8 <HAL_SPI_Receive+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2220      	movs	r2, #32
 80044e6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d004      	beq.n	80044fa <HAL_SPI_Receive+0x25e>
  {
    errorcode = HAL_ERROR;
 80044f0:	2317      	movs	r3, #23
 80044f2:	18fb      	adds	r3, r7, r3
 80044f4:	2201      	movs	r2, #1
 80044f6:	701a      	strb	r2, [r3, #0]
 80044f8:	e000      	b.n	80044fc <HAL_SPI_Receive+0x260>
  }

error :
 80044fa:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	225d      	movs	r2, #93	; 0x5d
 8004500:	2101      	movs	r1, #1
 8004502:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	225c      	movs	r2, #92	; 0x5c
 8004508:	2100      	movs	r1, #0
 800450a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800450c:	2317      	movs	r3, #23
 800450e:	18fb      	adds	r3, r7, r3
 8004510:	781b      	ldrb	r3, [r3, #0]
}
 8004512:	0018      	movs	r0, r3
 8004514:	46bd      	mov	sp, r7
 8004516:	b007      	add	sp, #28
 8004518:	bd90      	pop	{r4, r7, pc}
 800451a:	46c0      	nop			; (mov r8, r8)
 800451c:	ffffefff 	.word	0xffffefff
 8004520:	ffffbfff 	.word	0xffffbfff

08004524 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b08a      	sub	sp, #40	; 0x28
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
 8004530:	001a      	movs	r2, r3
 8004532:	1cbb      	adds	r3, r7, #2
 8004534:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004536:	2301      	movs	r3, #1
 8004538:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800453a:	2323      	movs	r3, #35	; 0x23
 800453c:	18fb      	adds	r3, r7, r3
 800453e:	2200      	movs	r2, #0
 8004540:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	225c      	movs	r2, #92	; 0x5c
 8004546:	5c9b      	ldrb	r3, [r3, r2]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_SPI_TransmitReceive+0x2c>
 800454c:	2302      	movs	r3, #2
 800454e:	e21f      	b.n	8004990 <HAL_SPI_TransmitReceive+0x46c>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	225c      	movs	r2, #92	; 0x5c
 8004554:	2101      	movs	r1, #1
 8004556:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004558:	f7fe f976 	bl	8002848 <HAL_GetTick>
 800455c:	0003      	movs	r3, r0
 800455e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004560:	201b      	movs	r0, #27
 8004562:	183b      	adds	r3, r7, r0
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	215d      	movs	r1, #93	; 0x5d
 8004568:	5c52      	ldrb	r2, [r2, r1]
 800456a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004572:	2312      	movs	r3, #18
 8004574:	18fb      	adds	r3, r7, r3
 8004576:	1cba      	adds	r2, r7, #2
 8004578:	8812      	ldrh	r2, [r2, #0]
 800457a:	801a      	strh	r2, [r3, #0]
  initial_RxXferCount = Size;
 800457c:	2310      	movs	r3, #16
 800457e:	18fb      	adds	r3, r7, r3
 8004580:	1cba      	adds	r2, r7, #2
 8004582:	8812      	ldrh	r2, [r2, #0]
 8004584:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004586:	183b      	adds	r3, r7, r0
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d012      	beq.n	80045b4 <HAL_SPI_TransmitReceive+0x90>
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	2382      	movs	r3, #130	; 0x82
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	429a      	cmp	r2, r3
 8004596:	d108      	bne.n	80045aa <HAL_SPI_TransmitReceive+0x86>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d104      	bne.n	80045aa <HAL_SPI_TransmitReceive+0x86>
 80045a0:	231b      	movs	r3, #27
 80045a2:	18fb      	adds	r3, r7, r3
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	2b04      	cmp	r3, #4
 80045a8:	d004      	beq.n	80045b4 <HAL_SPI_TransmitReceive+0x90>
  {
    errorcode = HAL_BUSY;
 80045aa:	2323      	movs	r3, #35	; 0x23
 80045ac:	18fb      	adds	r3, r7, r3
 80045ae:	2202      	movs	r2, #2
 80045b0:	701a      	strb	r2, [r3, #0]
    goto error;
 80045b2:	e1e2      	b.n	800497a <HAL_SPI_TransmitReceive+0x456>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d006      	beq.n	80045c8 <HAL_SPI_TransmitReceive+0xa4>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <HAL_SPI_TransmitReceive+0xa4>
 80045c0:	1cbb      	adds	r3, r7, #2
 80045c2:	881b      	ldrh	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <HAL_SPI_TransmitReceive+0xae>
  {
    errorcode = HAL_ERROR;
 80045c8:	2323      	movs	r3, #35	; 0x23
 80045ca:	18fb      	adds	r3, r7, r3
 80045cc:	2201      	movs	r2, #1
 80045ce:	701a      	strb	r2, [r3, #0]
    goto error;
 80045d0:	e1d3      	b.n	800497a <HAL_SPI_TransmitReceive+0x456>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	225d      	movs	r2, #93	; 0x5d
 80045d6:	5c9b      	ldrb	r3, [r3, r2]
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b04      	cmp	r3, #4
 80045dc:	d003      	beq.n	80045e6 <HAL_SPI_TransmitReceive+0xc2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	225d      	movs	r2, #93	; 0x5d
 80045e2:	2105      	movs	r1, #5
 80045e4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	1cba      	adds	r2, r7, #2
 80045f6:	2146      	movs	r1, #70	; 0x46
 80045f8:	8812      	ldrh	r2, [r2, #0]
 80045fa:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	1cba      	adds	r2, r7, #2
 8004600:	2144      	movs	r1, #68	; 0x44
 8004602:	8812      	ldrh	r2, [r2, #0]
 8004604:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	1cba      	adds	r2, r7, #2
 8004610:	8812      	ldrh	r2, [r2, #0]
 8004612:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1cba      	adds	r2, r7, #2
 8004618:	8812      	ldrh	r2, [r2, #0]
 800461a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	68da      	ldr	r2, [r3, #12]
 800462c:	23e0      	movs	r3, #224	; 0xe0
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	429a      	cmp	r2, r3
 8004632:	d804      	bhi.n	800463e <HAL_SPI_TransmitReceive+0x11a>
 8004634:	2310      	movs	r3, #16
 8004636:	18fb      	adds	r3, r7, r3
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d908      	bls.n	8004650 <HAL_SPI_TransmitReceive+0x12c>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	49ca      	ldr	r1, [pc, #808]	; (8004974 <HAL_SPI_TransmitReceive+0x450>)
 800464a:	400a      	ands	r2, r1
 800464c:	605a      	str	r2, [r3, #4]
 800464e:	e008      	b.n	8004662 <HAL_SPI_TransmitReceive+0x13e>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2180      	movs	r1, #128	; 0x80
 800465c:	0149      	lsls	r1, r1, #5
 800465e:	430a      	orrs	r2, r1
 8004660:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2240      	movs	r2, #64	; 0x40
 800466a:	4013      	ands	r3, r2
 800466c:	2b40      	cmp	r3, #64	; 0x40
 800466e:	d007      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x15c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2140      	movs	r1, #64	; 0x40
 800467c:	430a      	orrs	r2, r1
 800467e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	23e0      	movs	r3, #224	; 0xe0
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	429a      	cmp	r2, r3
 800468a:	d800      	bhi.n	800468e <HAL_SPI_TransmitReceive+0x16a>
 800468c:	e07f      	b.n	800478e <HAL_SPI_TransmitReceive+0x26a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <HAL_SPI_TransmitReceive+0x17e>
 8004696:	2312      	movs	r3, #18
 8004698:	18fb      	adds	r3, r7, r3
 800469a:	881b      	ldrh	r3, [r3, #0]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d000      	beq.n	80046a2 <HAL_SPI_TransmitReceive+0x17e>
 80046a0:	e069      	b.n	8004776 <HAL_SPI_TransmitReceive+0x252>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a6:	881a      	ldrh	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b2:	1c9a      	adds	r2, r3, #2
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046c6:	e056      	b.n	8004776 <HAL_SPI_TransmitReceive+0x252>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	2202      	movs	r2, #2
 80046d0:	4013      	ands	r3, r2
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d11b      	bne.n	800470e <HAL_SPI_TransmitReceive+0x1ea>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046da:	b29b      	uxth	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d016      	beq.n	800470e <HAL_SPI_TransmitReceive+0x1ea>
 80046e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d113      	bne.n	800470e <HAL_SPI_TransmitReceive+0x1ea>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ea:	881a      	ldrh	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f6:	1c9a      	adds	r2, r3, #2
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004700:	b29b      	uxth	r3, r3
 8004702:	3b01      	subs	r3, #1
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800470a:	2300      	movs	r3, #0
 800470c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	2201      	movs	r2, #1
 8004716:	4013      	ands	r3, r2
 8004718:	2b01      	cmp	r3, #1
 800471a:	d11c      	bne.n	8004756 <HAL_SPI_TransmitReceive+0x232>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2246      	movs	r2, #70	; 0x46
 8004720:	5a9b      	ldrh	r3, [r3, r2]
 8004722:	b29b      	uxth	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	d016      	beq.n	8004756 <HAL_SPI_TransmitReceive+0x232>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004732:	b292      	uxth	r2, r2
 8004734:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	1c9a      	adds	r2, r3, #2
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2246      	movs	r2, #70	; 0x46
 8004744:	5a9b      	ldrh	r3, [r3, r2]
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b299      	uxth	r1, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2246      	movs	r2, #70	; 0x46
 8004750:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004752:	2301      	movs	r3, #1
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004756:	f7fe f877 	bl	8002848 <HAL_GetTick>
 800475a:	0002      	movs	r2, r0
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004762:	429a      	cmp	r2, r3
 8004764:	d807      	bhi.n	8004776 <HAL_SPI_TransmitReceive+0x252>
 8004766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004768:	3301      	adds	r3, #1
 800476a:	d004      	beq.n	8004776 <HAL_SPI_TransmitReceive+0x252>
      {
        errorcode = HAL_TIMEOUT;
 800476c:	2323      	movs	r3, #35	; 0x23
 800476e:	18fb      	adds	r3, r7, r3
 8004770:	2203      	movs	r2, #3
 8004772:	701a      	strb	r2, [r3, #0]
        goto error;
 8004774:	e101      	b.n	800497a <HAL_SPI_TransmitReceive+0x456>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1a3      	bne.n	80046c8 <HAL_SPI_TransmitReceive+0x1a4>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2246      	movs	r2, #70	; 0x46
 8004784:	5a9b      	ldrh	r3, [r3, r2]
 8004786:	b29b      	uxth	r3, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	d19d      	bne.n	80046c8 <HAL_SPI_TransmitReceive+0x1a4>
 800478c:	e0e2      	b.n	8004954 <HAL_SPI_TransmitReceive+0x430>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d005      	beq.n	80047a2 <HAL_SPI_TransmitReceive+0x27e>
 8004796:	2312      	movs	r3, #18
 8004798:	18fb      	adds	r3, r7, r3
 800479a:	881b      	ldrh	r3, [r3, #0]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d000      	beq.n	80047a2 <HAL_SPI_TransmitReceive+0x27e>
 80047a0:	e0cb      	b.n	800493a <HAL_SPI_TransmitReceive+0x416>
    {
      if (hspi->TxXferCount > 1U)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d912      	bls.n	80047d2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b0:	881a      	ldrh	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047bc:	1c9a      	adds	r2, r3, #2
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	3b02      	subs	r3, #2
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047d0:	e0b3      	b.n	800493a <HAL_SPI_TransmitReceive+0x416>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	330c      	adds	r3, #12
 80047dc:	7812      	ldrb	r2, [r2, #0]
 80047de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047f8:	e09f      	b.n	800493a <HAL_SPI_TransmitReceive+0x416>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2202      	movs	r2, #2
 8004802:	4013      	ands	r3, r2
 8004804:	2b02      	cmp	r3, #2
 8004806:	d134      	bne.n	8004872 <HAL_SPI_TransmitReceive+0x34e>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800480c:	b29b      	uxth	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d02f      	beq.n	8004872 <HAL_SPI_TransmitReceive+0x34e>
 8004812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004814:	2b01      	cmp	r3, #1
 8004816:	d12c      	bne.n	8004872 <HAL_SPI_TransmitReceive+0x34e>
      {
        if (hspi->TxXferCount > 1U)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b01      	cmp	r3, #1
 8004820:	d912      	bls.n	8004848 <HAL_SPI_TransmitReceive+0x324>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004826:	881a      	ldrh	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004832:	1c9a      	adds	r2, r3, #2
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b02      	subs	r3, #2
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004846:	e012      	b.n	800486e <HAL_SPI_TransmitReceive+0x34a>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	330c      	adds	r3, #12
 8004852:	7812      	ldrb	r2, [r2, #0]
 8004854:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004864:	b29b      	uxth	r3, r3
 8004866:	3b01      	subs	r3, #1
 8004868:	b29a      	uxth	r2, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800486e:	2300      	movs	r3, #0
 8004870:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	2201      	movs	r2, #1
 800487a:	4013      	ands	r3, r2
 800487c:	2b01      	cmp	r3, #1
 800487e:	d149      	bne.n	8004914 <HAL_SPI_TransmitReceive+0x3f0>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2246      	movs	r2, #70	; 0x46
 8004884:	5a9b      	ldrh	r3, [r3, r2]
 8004886:	b29b      	uxth	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	d043      	beq.n	8004914 <HAL_SPI_TransmitReceive+0x3f0>
      {
        if (hspi->RxXferCount > 1U)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2246      	movs	r2, #70	; 0x46
 8004890:	5a9b      	ldrh	r3, [r3, r2]
 8004892:	b29b      	uxth	r3, r3
 8004894:	2b01      	cmp	r3, #1
 8004896:	d924      	bls.n	80048e2 <HAL_SPI_TransmitReceive+0x3be>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	b292      	uxth	r2, r2
 80048a4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048aa:	1c9a      	adds	r2, r3, #2
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2246      	movs	r2, #70	; 0x46
 80048b4:	5a9b      	ldrh	r3, [r3, r2]
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b02      	subs	r3, #2
 80048ba:	b299      	uxth	r1, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2246      	movs	r2, #70	; 0x46
 80048c0:	5299      	strh	r1, [r3, r2]
          if (hspi->RxXferCount <= 1U)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2246      	movs	r2, #70	; 0x46
 80048c6:	5a9b      	ldrh	r3, [r3, r2]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d820      	bhi.n	8004910 <HAL_SPI_TransmitReceive+0x3ec>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2180      	movs	r1, #128	; 0x80
 80048da:	0149      	lsls	r1, r1, #5
 80048dc:	430a      	orrs	r2, r1
 80048de:	605a      	str	r2, [r3, #4]
 80048e0:	e016      	b.n	8004910 <HAL_SPI_TransmitReceive+0x3ec>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	330c      	adds	r3, #12
 80048e8:	001a      	movs	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	7812      	ldrb	r2, [r2, #0]
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	1c5a      	adds	r2, r3, #1
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2246      	movs	r2, #70	; 0x46
 8004902:	5a9b      	ldrh	r3, [r3, r2]
 8004904:	b29b      	uxth	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	b299      	uxth	r1, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2246      	movs	r2, #70	; 0x46
 800490e:	5299      	strh	r1, [r3, r2]
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004910:	2301      	movs	r3, #1
 8004912:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004914:	f7fd ff98 	bl	8002848 <HAL_GetTick>
 8004918:	0002      	movs	r2, r0
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004920:	429a      	cmp	r2, r3
 8004922:	d802      	bhi.n	800492a <HAL_SPI_TransmitReceive+0x406>
 8004924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004926:	3301      	adds	r3, #1
 8004928:	d102      	bne.n	8004930 <HAL_SPI_TransmitReceive+0x40c>
 800492a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492c:	2b00      	cmp	r3, #0
 800492e:	d104      	bne.n	800493a <HAL_SPI_TransmitReceive+0x416>
      {
        errorcode = HAL_TIMEOUT;
 8004930:	2323      	movs	r3, #35	; 0x23
 8004932:	18fb      	adds	r3, r7, r3
 8004934:	2203      	movs	r2, #3
 8004936:	701a      	strb	r2, [r3, #0]
        goto error;
 8004938:	e01f      	b.n	800497a <HAL_SPI_TransmitReceive+0x456>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800493e:	b29b      	uxth	r3, r3
 8004940:	2b00      	cmp	r3, #0
 8004942:	d000      	beq.n	8004946 <HAL_SPI_TransmitReceive+0x422>
 8004944:	e759      	b.n	80047fa <HAL_SPI_TransmitReceive+0x2d6>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2246      	movs	r2, #70	; 0x46
 800494a:	5a9b      	ldrh	r3, [r3, r2]
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d000      	beq.n	8004954 <HAL_SPI_TransmitReceive+0x430>
 8004952:	e752      	b.n	80047fa <HAL_SPI_TransmitReceive+0x2d6>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004954:	69fa      	ldr	r2, [r7, #28]
 8004956:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	0018      	movs	r0, r3
 800495c:	f000 f95e 	bl	8004c1c <SPI_EndRxTxTransaction>
 8004960:	1e03      	subs	r3, r0, #0
 8004962:	d009      	beq.n	8004978 <HAL_SPI_TransmitReceive+0x454>
  {
    errorcode = HAL_ERROR;
 8004964:	2323      	movs	r3, #35	; 0x23
 8004966:	18fb      	adds	r3, r7, r3
 8004968:	2201      	movs	r2, #1
 800496a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	661a      	str	r2, [r3, #96]	; 0x60
 8004972:	e002      	b.n	800497a <HAL_SPI_TransmitReceive+0x456>
 8004974:	ffffefff 	.word	0xffffefff
  }

error :
 8004978:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	225d      	movs	r2, #93	; 0x5d
 800497e:	2101      	movs	r1, #1
 8004980:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	225c      	movs	r2, #92	; 0x5c
 8004986:	2100      	movs	r1, #0
 8004988:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800498a:	2323      	movs	r3, #35	; 0x23
 800498c:	18fb      	adds	r3, r7, r3
 800498e:	781b      	ldrb	r3, [r3, #0]
}
 8004990:	0018      	movs	r0, r3
 8004992:	46bd      	mov	sp, r7
 8004994:	b00a      	add	sp, #40	; 0x28
 8004996:	bd80      	pop	{r7, pc}

08004998 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	603b      	str	r3, [r7, #0]
 80049a4:	1dfb      	adds	r3, r7, #7
 80049a6:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049a8:	e050      	b.n	8004a4c <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	3301      	adds	r3, #1
 80049ae:	d04d      	beq.n	8004a4c <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80049b0:	f7fd ff4a 	bl	8002848 <HAL_GetTick>
 80049b4:	0002      	movs	r2, r0
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d902      	bls.n	80049c6 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d142      	bne.n	8004a4c <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	21e0      	movs	r1, #224	; 0xe0
 80049d2:	438a      	bics	r2, r1
 80049d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	2382      	movs	r3, #130	; 0x82
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	429a      	cmp	r2, r3
 80049e0:	d113      	bne.n	8004a0a <SPI_WaitFlagStateUntilTimeout+0x72>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	2380      	movs	r3, #128	; 0x80
 80049e8:	021b      	lsls	r3, r3, #8
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d005      	beq.n	80049fa <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	2380      	movs	r3, #128	; 0x80
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d107      	bne.n	8004a0a <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2140      	movs	r1, #64	; 0x40
 8004a06:	438a      	bics	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a0e:	2380      	movs	r3, #128	; 0x80
 8004a10:	019b      	lsls	r3, r3, #6
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d110      	bne.n	8004a38 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4914      	ldr	r1, [pc, #80]	; (8004a74 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8004a22:	400a      	ands	r2, r1
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2180      	movs	r1, #128	; 0x80
 8004a32:	0189      	lsls	r1, r1, #6
 8004a34:	430a      	orrs	r2, r1
 8004a36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	225d      	movs	r2, #93	; 0x5d
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	225c      	movs	r2, #92	; 0x5c
 8004a44:	2100      	movs	r1, #0
 8004a46:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e00f      	b.n	8004a6c <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	425a      	negs	r2, r3
 8004a5c:	4153      	adcs	r3, r2
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	001a      	movs	r2, r3
 8004a62:	1dfb      	adds	r3, r7, #7
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d19f      	bne.n	80049aa <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	0018      	movs	r0, r3
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	b004      	add	sp, #16
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	ffffdfff 	.word	0xffffdfff

08004a78 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a86:	e05c      	b.n	8004b42 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	23c0      	movs	r3, #192	; 0xc0
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d106      	bne.n	8004aa0 <SPI_WaitFifoStateUntilTimeout+0x28>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d103      	bne.n	8004aa0 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	330c      	adds	r3, #12
 8004a9e:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	d04d      	beq.n	8004b42 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004aa6:	f7fd fecf 	bl	8002848 <HAL_GetTick>
 8004aaa:	0002      	movs	r2, r0
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d902      	bls.n	8004abc <SPI_WaitFifoStateUntilTimeout+0x44>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d142      	bne.n	8004b42 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	21e0      	movs	r1, #224	; 0xe0
 8004ac8:	438a      	bics	r2, r1
 8004aca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	2382      	movs	r3, #130	; 0x82
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d113      	bne.n	8004b00 <SPI_WaitFifoStateUntilTimeout+0x88>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	2380      	movs	r3, #128	; 0x80
 8004ade:	021b      	lsls	r3, r3, #8
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d005      	beq.n	8004af0 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	2380      	movs	r3, #128	; 0x80
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d107      	bne.n	8004b00 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2140      	movs	r1, #64	; 0x40
 8004afc:	438a      	bics	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b04:	2380      	movs	r3, #128	; 0x80
 8004b06:	019b      	lsls	r3, r3, #6
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d110      	bne.n	8004b2e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4911      	ldr	r1, [pc, #68]	; (8004b5c <SPI_WaitFifoStateUntilTimeout+0xe4>)
 8004b18:	400a      	ands	r2, r1
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2180      	movs	r1, #128	; 0x80
 8004b28:	0189      	lsls	r1, r1, #6
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	225d      	movs	r2, #93	; 0x5d
 8004b32:	2101      	movs	r1, #1
 8004b34:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	225c      	movs	r2, #92	; 0x5c
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e008      	b.n	8004b54 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d19a      	bne.n	8004a88 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	0018      	movs	r0, r3
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b004      	add	sp, #16
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	ffffdfff 	.word	0xffffdfff

08004b60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	2382      	movs	r3, #130	; 0x82
 8004b72:	005b      	lsls	r3, r3, #1
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d113      	bne.n	8004ba0 <SPI_EndRxTransaction+0x40>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	2380      	movs	r3, #128	; 0x80
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d005      	beq.n	8004b90 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	2380      	movs	r3, #128	; 0x80
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d107      	bne.n	8004ba0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2140      	movs	r1, #64	; 0x40
 8004b9c:	438a      	bics	r2, r1
 8004b9e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	68f8      	ldr	r0, [r7, #12]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	0013      	movs	r3, r2
 8004baa:	2200      	movs	r2, #0
 8004bac:	2180      	movs	r1, #128	; 0x80
 8004bae:	f7ff fef3 	bl	8004998 <SPI_WaitFlagStateUntilTimeout>
 8004bb2:	1e03      	subs	r3, r0, #0
 8004bb4:	d007      	beq.n	8004bc6 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bba:	2220      	movs	r2, #32
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e026      	b.n	8004c14 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	2382      	movs	r3, #130	; 0x82
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d11f      	bne.n	8004c12 <SPI_EndRxTransaction+0xb2>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	689a      	ldr	r2, [r3, #8]
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	021b      	lsls	r3, r3, #8
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d005      	beq.n	8004bea <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	689a      	ldr	r2, [r3, #8]
 8004be2:	2380      	movs	r3, #128	; 0x80
 8004be4:	00db      	lsls	r3, r3, #3
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d113      	bne.n	8004c12 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	23c0      	movs	r3, #192	; 0xc0
 8004bee:	00d9      	lsls	r1, r3, #3
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	0013      	movs	r3, r2
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f7ff ff3d 	bl	8004a78 <SPI_WaitFifoStateUntilTimeout>
 8004bfe:	1e03      	subs	r3, r0, #0
 8004c00:	d007      	beq.n	8004c12 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c06:	2220      	movs	r2, #32
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e000      	b.n	8004c14 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	0018      	movs	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b004      	add	sp, #16
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	23c0      	movs	r3, #192	; 0xc0
 8004c2c:	0159      	lsls	r1, r3, #5
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	0013      	movs	r3, r2
 8004c36:	2200      	movs	r2, #0
 8004c38:	f7ff ff1e 	bl	8004a78 <SPI_WaitFifoStateUntilTimeout>
 8004c3c:	1e03      	subs	r3, r0, #0
 8004c3e:	d007      	beq.n	8004c50 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c44:	2220      	movs	r2, #32
 8004c46:	431a      	orrs	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e027      	b.n	8004ca0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	0013      	movs	r3, r2
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	2180      	movs	r1, #128	; 0x80
 8004c5e:	f7ff fe9b 	bl	8004998 <SPI_WaitFlagStateUntilTimeout>
 8004c62:	1e03      	subs	r3, r0, #0
 8004c64:	d007      	beq.n	8004c76 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e014      	b.n	8004ca0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	23c0      	movs	r3, #192	; 0xc0
 8004c7a:	00d9      	lsls	r1, r3, #3
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	0013      	movs	r3, r2
 8004c84:	2200      	movs	r2, #0
 8004c86:	f7ff fef7 	bl	8004a78 <SPI_WaitFifoStateUntilTimeout>
 8004c8a:	1e03      	subs	r3, r0, #0
 8004c8c:	d007      	beq.n	8004c9e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c92:	2220      	movs	r2, #32
 8004c94:	431a      	orrs	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e000      	b.n	8004ca0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	b004      	add	sp, #16
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e044      	b.n	8004d44 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d107      	bne.n	8004cd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2270      	movs	r2, #112	; 0x70
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f7fd fccb 	bl	8002668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2224      	movs	r2, #36	; 0x24
 8004cd6:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	438a      	bics	r2, r1
 8004ce6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	0018      	movs	r0, r3
 8004cec:	f000 f830 	bl	8004d50 <UART_SetConfig>
 8004cf0:	0003      	movs	r3, r0
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d101      	bne.n	8004cfa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e024      	b.n	8004d44 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d003      	beq.n	8004d0a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	0018      	movs	r0, r3
 8004d06:	f000 f9a9 	bl	800505c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	490d      	ldr	r1, [pc, #52]	; (8004d4c <HAL_UART_Init+0xa4>)
 8004d16:	400a      	ands	r2, r1
 8004d18:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2108      	movs	r1, #8
 8004d26:	438a      	bics	r2, r1
 8004d28:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2101      	movs	r1, #1
 8004d36:	430a      	orrs	r2, r1
 8004d38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f000 fa41 	bl	80051c4 <UART_CheckIdleState>
 8004d42:	0003      	movs	r3, r0
}
 8004d44:	0018      	movs	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	b002      	add	sp, #8
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	fffff7ff 	.word	0xfffff7ff

08004d50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b088      	sub	sp, #32
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d5c:	2317      	movs	r3, #23
 8004d5e:	18fb      	adds	r3, r7, r3
 8004d60:	2200      	movs	r2, #0
 8004d62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	431a      	orrs	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4aad      	ldr	r2, [pc, #692]	; (8005038 <UART_SetConfig+0x2e8>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	0019      	movs	r1, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	4aa8      	ldr	r2, [pc, #672]	; (800503c <UART_SetConfig+0x2ec>)
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	0019      	movs	r1, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68da      	ldr	r2, [r3, #12]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	4a9f      	ldr	r2, [pc, #636]	; (8005040 <UART_SetConfig+0x2f0>)
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	0019      	movs	r1, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a9b      	ldr	r2, [pc, #620]	; (8005044 <UART_SetConfig+0x2f4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d125      	bne.n	8004e26 <UART_SetConfig+0xd6>
 8004dda:	4b9b      	ldr	r3, [pc, #620]	; (8005048 <UART_SetConfig+0x2f8>)
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	2203      	movs	r2, #3
 8004de0:	4013      	ands	r3, r2
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d00f      	beq.n	8004e06 <UART_SetConfig+0xb6>
 8004de6:	d304      	bcc.n	8004df2 <UART_SetConfig+0xa2>
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d011      	beq.n	8004e10 <UART_SetConfig+0xc0>
 8004dec:	2b03      	cmp	r3, #3
 8004dee:	d005      	beq.n	8004dfc <UART_SetConfig+0xac>
 8004df0:	e013      	b.n	8004e1a <UART_SetConfig+0xca>
 8004df2:	231f      	movs	r3, #31
 8004df4:	18fb      	adds	r3, r7, r3
 8004df6:	2200      	movs	r2, #0
 8004df8:	701a      	strb	r2, [r3, #0]
 8004dfa:	e022      	b.n	8004e42 <UART_SetConfig+0xf2>
 8004dfc:	231f      	movs	r3, #31
 8004dfe:	18fb      	adds	r3, r7, r3
 8004e00:	2202      	movs	r2, #2
 8004e02:	701a      	strb	r2, [r3, #0]
 8004e04:	e01d      	b.n	8004e42 <UART_SetConfig+0xf2>
 8004e06:	231f      	movs	r3, #31
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	2204      	movs	r2, #4
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	e018      	b.n	8004e42 <UART_SetConfig+0xf2>
 8004e10:	231f      	movs	r3, #31
 8004e12:	18fb      	adds	r3, r7, r3
 8004e14:	2208      	movs	r2, #8
 8004e16:	701a      	strb	r2, [r3, #0]
 8004e18:	e013      	b.n	8004e42 <UART_SetConfig+0xf2>
 8004e1a:	231f      	movs	r3, #31
 8004e1c:	18fb      	adds	r3, r7, r3
 8004e1e:	2210      	movs	r2, #16
 8004e20:	701a      	strb	r2, [r3, #0]
 8004e22:	46c0      	nop			; (mov r8, r8)
 8004e24:	e00d      	b.n	8004e42 <UART_SetConfig+0xf2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a88      	ldr	r2, [pc, #544]	; (800504c <UART_SetConfig+0x2fc>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d104      	bne.n	8004e3a <UART_SetConfig+0xea>
 8004e30:	231f      	movs	r3, #31
 8004e32:	18fb      	adds	r3, r7, r3
 8004e34:	2200      	movs	r2, #0
 8004e36:	701a      	strb	r2, [r3, #0]
 8004e38:	e003      	b.n	8004e42 <UART_SetConfig+0xf2>
 8004e3a:	231f      	movs	r3, #31
 8004e3c:	18fb      	adds	r3, r7, r3
 8004e3e:	2210      	movs	r2, #16
 8004e40:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69da      	ldr	r2, [r3, #28]
 8004e46:	2380      	movs	r3, #128	; 0x80
 8004e48:	021b      	lsls	r3, r3, #8
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d000      	beq.n	8004e50 <UART_SetConfig+0x100>
 8004e4e:	e07d      	b.n	8004f4c <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8004e50:	231f      	movs	r3, #31
 8004e52:	18fb      	adds	r3, r7, r3
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d01c      	beq.n	8004e94 <UART_SetConfig+0x144>
 8004e5a:	dc02      	bgt.n	8004e62 <UART_SetConfig+0x112>
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <UART_SetConfig+0x11c>
 8004e60:	e04b      	b.n	8004efa <UART_SetConfig+0x1aa>
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	d025      	beq.n	8004eb2 <UART_SetConfig+0x162>
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d037      	beq.n	8004eda <UART_SetConfig+0x18a>
 8004e6a:	e046      	b.n	8004efa <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e6c:	f7fe ff16 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8004e70:	0003      	movs	r3, r0
 8004e72:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	005a      	lsls	r2, r3, #1
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	085b      	lsrs	r3, r3, #1
 8004e7e:	18d2      	adds	r2, r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	0019      	movs	r1, r3
 8004e86:	0010      	movs	r0, r2
 8004e88:	f7fb f93e 	bl	8000108 <__udivsi3>
 8004e8c:	0003      	movs	r3, r0
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	61bb      	str	r3, [r7, #24]
        break;
 8004e92:	e037      	b.n	8004f04 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	085b      	lsrs	r3, r3, #1
 8004e9a:	4a6d      	ldr	r2, [pc, #436]	; (8005050 <UART_SetConfig+0x300>)
 8004e9c:	189a      	adds	r2, r3, r2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	0019      	movs	r1, r3
 8004ea4:	0010      	movs	r0, r2
 8004ea6:	f7fb f92f 	bl	8000108 <__udivsi3>
 8004eaa:	0003      	movs	r3, r0
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	61bb      	str	r3, [r7, #24]
        break;
 8004eb0:	e028      	b.n	8004f04 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eb2:	f7fe fe85 	bl	8003bc0 <HAL_RCC_GetSysClockFreq>
 8004eb6:	0003      	movs	r3, r0
 8004eb8:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	005a      	lsls	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	085b      	lsrs	r3, r3, #1
 8004ec4:	18d2      	adds	r2, r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	0019      	movs	r1, r3
 8004ecc:	0010      	movs	r0, r2
 8004ece:	f7fb f91b 	bl	8000108 <__udivsi3>
 8004ed2:	0003      	movs	r3, r0
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	61bb      	str	r3, [r7, #24]
        break;
 8004ed8:	e014      	b.n	8004f04 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	085b      	lsrs	r3, r3, #1
 8004ee0:	2280      	movs	r2, #128	; 0x80
 8004ee2:	0252      	lsls	r2, r2, #9
 8004ee4:	189a      	adds	r2, r3, r2
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	0019      	movs	r1, r3
 8004eec:	0010      	movs	r0, r2
 8004eee:	f7fb f90b 	bl	8000108 <__udivsi3>
 8004ef2:	0003      	movs	r3, r0
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	61bb      	str	r3, [r7, #24]
        break;
 8004ef8:	e004      	b.n	8004f04 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8004efa:	2317      	movs	r3, #23
 8004efc:	18fb      	adds	r3, r7, r3
 8004efe:	2201      	movs	r2, #1
 8004f00:	701a      	strb	r2, [r3, #0]
        break;
 8004f02:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	2b0f      	cmp	r3, #15
 8004f08:	d91b      	bls.n	8004f42 <UART_SetConfig+0x1f2>
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	4a51      	ldr	r2, [pc, #324]	; (8005054 <UART_SetConfig+0x304>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d817      	bhi.n	8004f42 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	200a      	movs	r0, #10
 8004f18:	183b      	adds	r3, r7, r0
 8004f1a:	210f      	movs	r1, #15
 8004f1c:	438a      	bics	r2, r1
 8004f1e:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	085b      	lsrs	r3, r3, #1
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	2207      	movs	r2, #7
 8004f28:	4013      	ands	r3, r2
 8004f2a:	b299      	uxth	r1, r3
 8004f2c:	183b      	adds	r3, r7, r0
 8004f2e:	183a      	adds	r2, r7, r0
 8004f30:	8812      	ldrh	r2, [r2, #0]
 8004f32:	430a      	orrs	r2, r1
 8004f34:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	183a      	adds	r2, r7, r0
 8004f3c:	8812      	ldrh	r2, [r2, #0]
 8004f3e:	60da      	str	r2, [r3, #12]
 8004f40:	e06c      	b.n	800501c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8004f42:	2317      	movs	r3, #23
 8004f44:	18fb      	adds	r3, r7, r3
 8004f46:	2201      	movs	r2, #1
 8004f48:	701a      	strb	r2, [r3, #0]
 8004f4a:	e067      	b.n	800501c <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8004f4c:	231f      	movs	r3, #31
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d01b      	beq.n	8004f8e <UART_SetConfig+0x23e>
 8004f56:	dc02      	bgt.n	8004f5e <UART_SetConfig+0x20e>
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d005      	beq.n	8004f68 <UART_SetConfig+0x218>
 8004f5c:	e049      	b.n	8004ff2 <UART_SetConfig+0x2a2>
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d024      	beq.n	8004fac <UART_SetConfig+0x25c>
 8004f62:	2b08      	cmp	r3, #8
 8004f64:	d035      	beq.n	8004fd2 <UART_SetConfig+0x282>
 8004f66:	e044      	b.n	8004ff2 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f68:	f7fe fe98 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8004f6c:	0003      	movs	r3, r0
 8004f6e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	085a      	lsrs	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	18d2      	adds	r2, r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	0019      	movs	r1, r3
 8004f80:	0010      	movs	r0, r2
 8004f82:	f7fb f8c1 	bl	8000108 <__udivsi3>
 8004f86:	0003      	movs	r3, r0
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	61bb      	str	r3, [r7, #24]
        break;
 8004f8c:	e036      	b.n	8004ffc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	085b      	lsrs	r3, r3, #1
 8004f94:	4a30      	ldr	r2, [pc, #192]	; (8005058 <UART_SetConfig+0x308>)
 8004f96:	189a      	adds	r2, r3, r2
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	0019      	movs	r1, r3
 8004f9e:	0010      	movs	r0, r2
 8004fa0:	f7fb f8b2 	bl	8000108 <__udivsi3>
 8004fa4:	0003      	movs	r3, r0
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	61bb      	str	r3, [r7, #24]
        break;
 8004faa:	e027      	b.n	8004ffc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fac:	f7fe fe08 	bl	8003bc0 <HAL_RCC_GetSysClockFreq>
 8004fb0:	0003      	movs	r3, r0
 8004fb2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	085a      	lsrs	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	18d2      	adds	r2, r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	0019      	movs	r1, r3
 8004fc4:	0010      	movs	r0, r2
 8004fc6:	f7fb f89f 	bl	8000108 <__udivsi3>
 8004fca:	0003      	movs	r3, r0
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	61bb      	str	r3, [r7, #24]
        break;
 8004fd0:	e014      	b.n	8004ffc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	085b      	lsrs	r3, r3, #1
 8004fd8:	2280      	movs	r2, #128	; 0x80
 8004fda:	0212      	lsls	r2, r2, #8
 8004fdc:	189a      	adds	r2, r3, r2
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	0019      	movs	r1, r3
 8004fe4:	0010      	movs	r0, r2
 8004fe6:	f7fb f88f 	bl	8000108 <__udivsi3>
 8004fea:	0003      	movs	r3, r0
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	61bb      	str	r3, [r7, #24]
        break;
 8004ff0:	e004      	b.n	8004ffc <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8004ff2:	2317      	movs	r3, #23
 8004ff4:	18fb      	adds	r3, r7, r3
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	701a      	strb	r2, [r3, #0]
        break;
 8004ffa:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	2b0f      	cmp	r3, #15
 8005000:	d908      	bls.n	8005014 <UART_SetConfig+0x2c4>
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	4a13      	ldr	r2, [pc, #76]	; (8005054 <UART_SetConfig+0x304>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d804      	bhi.n	8005014 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	69ba      	ldr	r2, [r7, #24]
 8005010:	60da      	str	r2, [r3, #12]
 8005012:	e003      	b.n	800501c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8005014:	2317      	movs	r3, #23
 8005016:	18fb      	adds	r3, r7, r3
 8005018:	2201      	movs	r2, #1
 800501a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005028:	2317      	movs	r3, #23
 800502a:	18fb      	adds	r3, r7, r3
 800502c:	781b      	ldrb	r3, [r3, #0]
}
 800502e:	0018      	movs	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	b008      	add	sp, #32
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	ffff69f3 	.word	0xffff69f3
 800503c:	ffffcfff 	.word	0xffffcfff
 8005040:	fffff4ff 	.word	0xfffff4ff
 8005044:	40013800 	.word	0x40013800
 8005048:	40021000 	.word	0x40021000
 800504c:	40004400 	.word	0x40004400
 8005050:	00f42400 	.word	0x00f42400
 8005054:	0000ffff 	.word	0x0000ffff
 8005058:	007a1200 	.word	0x007a1200

0800505c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	2201      	movs	r2, #1
 800506a:	4013      	ands	r3, r2
 800506c:	d00b      	beq.n	8005086 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	4a4a      	ldr	r2, [pc, #296]	; (80051a0 <UART_AdvFeatureConfig+0x144>)
 8005076:	4013      	ands	r3, r2
 8005078:	0019      	movs	r1, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508a:	2202      	movs	r2, #2
 800508c:	4013      	ands	r3, r2
 800508e:	d00b      	beq.n	80050a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	4a43      	ldr	r2, [pc, #268]	; (80051a4 <UART_AdvFeatureConfig+0x148>)
 8005098:	4013      	ands	r3, r2
 800509a:	0019      	movs	r1, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ac:	2204      	movs	r2, #4
 80050ae:	4013      	ands	r3, r2
 80050b0:	d00b      	beq.n	80050ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	4a3b      	ldr	r2, [pc, #236]	; (80051a8 <UART_AdvFeatureConfig+0x14c>)
 80050ba:	4013      	ands	r3, r2
 80050bc:	0019      	movs	r1, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ce:	2208      	movs	r2, #8
 80050d0:	4013      	ands	r3, r2
 80050d2:	d00b      	beq.n	80050ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	4a34      	ldr	r2, [pc, #208]	; (80051ac <UART_AdvFeatureConfig+0x150>)
 80050dc:	4013      	ands	r3, r2
 80050de:	0019      	movs	r1, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	430a      	orrs	r2, r1
 80050ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f0:	2210      	movs	r2, #16
 80050f2:	4013      	ands	r3, r2
 80050f4:	d00b      	beq.n	800510e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	4a2c      	ldr	r2, [pc, #176]	; (80051b0 <UART_AdvFeatureConfig+0x154>)
 80050fe:	4013      	ands	r3, r2
 8005100:	0019      	movs	r1, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005112:	2220      	movs	r2, #32
 8005114:	4013      	ands	r3, r2
 8005116:	d00b      	beq.n	8005130 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	4a25      	ldr	r2, [pc, #148]	; (80051b4 <UART_AdvFeatureConfig+0x158>)
 8005120:	4013      	ands	r3, r2
 8005122:	0019      	movs	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	430a      	orrs	r2, r1
 800512e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005134:	2240      	movs	r2, #64	; 0x40
 8005136:	4013      	ands	r3, r2
 8005138:	d01d      	beq.n	8005176 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	4a1d      	ldr	r2, [pc, #116]	; (80051b8 <UART_AdvFeatureConfig+0x15c>)
 8005142:	4013      	ands	r3, r2
 8005144:	0019      	movs	r1, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005156:	2380      	movs	r3, #128	; 0x80
 8005158:	035b      	lsls	r3, r3, #13
 800515a:	429a      	cmp	r2, r3
 800515c:	d10b      	bne.n	8005176 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	4a15      	ldr	r2, [pc, #84]	; (80051bc <UART_AdvFeatureConfig+0x160>)
 8005166:	4013      	ands	r3, r2
 8005168:	0019      	movs	r1, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	430a      	orrs	r2, r1
 8005174:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517a:	2280      	movs	r2, #128	; 0x80
 800517c:	4013      	ands	r3, r2
 800517e:	d00b      	beq.n	8005198 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	4a0e      	ldr	r2, [pc, #56]	; (80051c0 <UART_AdvFeatureConfig+0x164>)
 8005188:	4013      	ands	r3, r2
 800518a:	0019      	movs	r1, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	605a      	str	r2, [r3, #4]
  }
}
 8005198:	46c0      	nop			; (mov r8, r8)
 800519a:	46bd      	mov	sp, r7
 800519c:	b002      	add	sp, #8
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	fffdffff 	.word	0xfffdffff
 80051a4:	fffeffff 	.word	0xfffeffff
 80051a8:	fffbffff 	.word	0xfffbffff
 80051ac:	ffff7fff 	.word	0xffff7fff
 80051b0:	ffffefff 	.word	0xffffefff
 80051b4:	ffffdfff 	.word	0xffffdfff
 80051b8:	ffefffff 	.word	0xffefffff
 80051bc:	ff9fffff 	.word	0xff9fffff
 80051c0:	fff7ffff 	.word	0xfff7ffff

080051c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af02      	add	r7, sp, #8
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80051d2:	f7fd fb39 	bl	8002848 <HAL_GetTick>
 80051d6:	0003      	movs	r3, r0
 80051d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2208      	movs	r2, #8
 80051e2:	4013      	ands	r3, r2
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d10d      	bne.n	8005204 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	2380      	movs	r3, #128	; 0x80
 80051ec:	0399      	lsls	r1, r3, #14
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	4b16      	ldr	r3, [pc, #88]	; (800524c <UART_CheckIdleState+0x88>)
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	0013      	movs	r3, r2
 80051f6:	2200      	movs	r2, #0
 80051f8:	f000 f82a 	bl	8005250 <UART_WaitOnFlagUntilTimeout>
 80051fc:	1e03      	subs	r3, r0, #0
 80051fe:	d001      	beq.n	8005204 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e01f      	b.n	8005244 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2204      	movs	r2, #4
 800520c:	4013      	ands	r3, r2
 800520e:	2b04      	cmp	r3, #4
 8005210:	d10d      	bne.n	800522e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	2380      	movs	r3, #128	; 0x80
 8005216:	03d9      	lsls	r1, r3, #15
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	4b0c      	ldr	r3, [pc, #48]	; (800524c <UART_CheckIdleState+0x88>)
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	0013      	movs	r3, r2
 8005220:	2200      	movs	r2, #0
 8005222:	f000 f815 	bl	8005250 <UART_WaitOnFlagUntilTimeout>
 8005226:	1e03      	subs	r3, r0, #0
 8005228:	d001      	beq.n	800522e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e00a      	b.n	8005244 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2220      	movs	r2, #32
 8005232:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2270      	movs	r2, #112	; 0x70
 800523e:	2100      	movs	r1, #0
 8005240:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	0018      	movs	r0, r3
 8005246:	46bd      	mov	sp, r7
 8005248:	b004      	add	sp, #16
 800524a:	bd80      	pop	{r7, pc}
 800524c:	01ffffff 	.word	0x01ffffff

08005250 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	603b      	str	r3, [r7, #0]
 800525c:	1dfb      	adds	r3, r7, #7
 800525e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005260:	e05d      	b.n	800531e <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	3301      	adds	r3, #1
 8005266:	d05a      	beq.n	800531e <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005268:	f7fd faee 	bl	8002848 <HAL_GetTick>
 800526c:	0002      	movs	r2, r0
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	429a      	cmp	r2, r3
 8005276:	d302      	bcc.n	800527e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d11b      	bne.n	80052b6 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	492f      	ldr	r1, [pc, #188]	; (8005348 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800528a:	400a      	ands	r2, r1
 800528c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2101      	movs	r1, #1
 800529a:	438a      	bics	r2, r1
 800529c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2220      	movs	r2, #32
 80052a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2270      	movs	r2, #112	; 0x70
 80052ae:	2100      	movs	r1, #0
 80052b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e043      	b.n	800533e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2204      	movs	r2, #4
 80052be:	4013      	ands	r3, r2
 80052c0:	d02d      	beq.n	800531e <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	69da      	ldr	r2, [r3, #28]
 80052c8:	2380      	movs	r3, #128	; 0x80
 80052ca:	011b      	lsls	r3, r3, #4
 80052cc:	401a      	ands	r2, r3
 80052ce:	2380      	movs	r3, #128	; 0x80
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d123      	bne.n	800531e <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2280      	movs	r2, #128	; 0x80
 80052dc:	0112      	lsls	r2, r2, #4
 80052de:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4917      	ldr	r1, [pc, #92]	; (8005348 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80052ec:	400a      	ands	r2, r1
 80052ee:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	689a      	ldr	r2, [r3, #8]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2101      	movs	r1, #1
 80052fc:	438a      	bics	r2, r1
 80052fe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2220      	movs	r2, #32
 800530a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2220      	movs	r2, #32
 8005310:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2270      	movs	r2, #112	; 0x70
 8005316:	2100      	movs	r1, #0
 8005318:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e00f      	b.n	800533e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	4013      	ands	r3, r2
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	425a      	negs	r2, r3
 800532e:	4153      	adcs	r3, r2
 8005330:	b2db      	uxtb	r3, r3
 8005332:	001a      	movs	r2, r3
 8005334:	1dfb      	adds	r3, r7, #7
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d092      	beq.n	8005262 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	0018      	movs	r0, r3
 8005340:	46bd      	mov	sp, r7
 8005342:	b004      	add	sp, #16
 8005344:	bd80      	pop	{r7, pc}
 8005346:	46c0      	nop			; (mov r8, r8)
 8005348:	fffffe5f 	.word	0xfffffe5f

0800534c <atanf>:
 800534c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800534e:	4b71      	ldr	r3, [pc, #452]	; (8005514 <atanf+0x1c8>)
 8005350:	0045      	lsls	r5, r0, #1
 8005352:	1c04      	adds	r4, r0, #0
 8005354:	9001      	str	r0, [sp, #4]
 8005356:	086d      	lsrs	r5, r5, #1
 8005358:	429d      	cmp	r5, r3
 800535a:	dd0f      	ble.n	800537c <atanf+0x30>
 800535c:	23ff      	movs	r3, #255	; 0xff
 800535e:	05db      	lsls	r3, r3, #23
 8005360:	429d      	cmp	r5, r3
 8005362:	dd04      	ble.n	800536e <atanf+0x22>
 8005364:	1c01      	adds	r1, r0, #0
 8005366:	f7fa ffcb 	bl	8000300 <__aeabi_fadd>
 800536a:	1c04      	adds	r4, r0, #0
 800536c:	e004      	b.n	8005378 <atanf+0x2c>
 800536e:	9b01      	ldr	r3, [sp, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	dc00      	bgt.n	8005376 <atanf+0x2a>
 8005374:	e0cb      	b.n	800550e <atanf+0x1c2>
 8005376:	4c68      	ldr	r4, [pc, #416]	; (8005518 <atanf+0x1cc>)
 8005378:	1c20      	adds	r0, r4, #0
 800537a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800537c:	4b67      	ldr	r3, [pc, #412]	; (800551c <atanf+0x1d0>)
 800537e:	429d      	cmp	r5, r3
 8005380:	dc0e      	bgt.n	80053a0 <atanf+0x54>
 8005382:	4b67      	ldr	r3, [pc, #412]	; (8005520 <atanf+0x1d4>)
 8005384:	429d      	cmp	r5, r3
 8005386:	dc08      	bgt.n	800539a <atanf+0x4e>
 8005388:	4966      	ldr	r1, [pc, #408]	; (8005524 <atanf+0x1d8>)
 800538a:	f7fa ffb9 	bl	8000300 <__aeabi_fadd>
 800538e:	21fe      	movs	r1, #254	; 0xfe
 8005390:	0589      	lsls	r1, r1, #22
 8005392:	f7fa ff6b 	bl	800026c <__aeabi_fcmpgt>
 8005396:	2800      	cmp	r0, #0
 8005398:	d1ee      	bne.n	8005378 <atanf+0x2c>
 800539a:	2501      	movs	r5, #1
 800539c:	426d      	negs	r5, r5
 800539e:	e01b      	b.n	80053d8 <atanf+0x8c>
 80053a0:	f000 f8e6 	bl	8005570 <fabsf>
 80053a4:	4b60      	ldr	r3, [pc, #384]	; (8005528 <atanf+0x1dc>)
 80053a6:	1c04      	adds	r4, r0, #0
 80053a8:	429d      	cmp	r5, r3
 80053aa:	dc7b      	bgt.n	80054a4 <atanf+0x158>
 80053ac:	4b5f      	ldr	r3, [pc, #380]	; (800552c <atanf+0x1e0>)
 80053ae:	429d      	cmp	r5, r3
 80053b0:	dc67      	bgt.n	8005482 <atanf+0x136>
 80053b2:	1c01      	adds	r1, r0, #0
 80053b4:	f7fa ffa4 	bl	8000300 <__aeabi_fadd>
 80053b8:	21fe      	movs	r1, #254	; 0xfe
 80053ba:	0589      	lsls	r1, r1, #22
 80053bc:	f7fb fc44 	bl	8000c48 <__aeabi_fsub>
 80053c0:	2180      	movs	r1, #128	; 0x80
 80053c2:	1c05      	adds	r5, r0, #0
 80053c4:	05c9      	lsls	r1, r1, #23
 80053c6:	1c20      	adds	r0, r4, #0
 80053c8:	f7fa ff9a 	bl	8000300 <__aeabi_fadd>
 80053cc:	1c01      	adds	r1, r0, #0
 80053ce:	1c28      	adds	r0, r5, #0
 80053d0:	f7fb f930 	bl	8000634 <__aeabi_fdiv>
 80053d4:	2500      	movs	r5, #0
 80053d6:	1c04      	adds	r4, r0, #0
 80053d8:	1c21      	adds	r1, r4, #0
 80053da:	1c20      	adds	r0, r4, #0
 80053dc:	f7fb fb02 	bl	80009e4 <__aeabi_fmul>
 80053e0:	1c01      	adds	r1, r0, #0
 80053e2:	1c07      	adds	r7, r0, #0
 80053e4:	f7fb fafe 	bl	80009e4 <__aeabi_fmul>
 80053e8:	4951      	ldr	r1, [pc, #324]	; (8005530 <atanf+0x1e4>)
 80053ea:	1c06      	adds	r6, r0, #0
 80053ec:	f7fb fafa 	bl	80009e4 <__aeabi_fmul>
 80053f0:	4950      	ldr	r1, [pc, #320]	; (8005534 <atanf+0x1e8>)
 80053f2:	f7fa ff85 	bl	8000300 <__aeabi_fadd>
 80053f6:	1c31      	adds	r1, r6, #0
 80053f8:	f7fb faf4 	bl	80009e4 <__aeabi_fmul>
 80053fc:	494e      	ldr	r1, [pc, #312]	; (8005538 <atanf+0x1ec>)
 80053fe:	f7fa ff7f 	bl	8000300 <__aeabi_fadd>
 8005402:	1c31      	adds	r1, r6, #0
 8005404:	f7fb faee 	bl	80009e4 <__aeabi_fmul>
 8005408:	494c      	ldr	r1, [pc, #304]	; (800553c <atanf+0x1f0>)
 800540a:	f7fa ff79 	bl	8000300 <__aeabi_fadd>
 800540e:	1c31      	adds	r1, r6, #0
 8005410:	f7fb fae8 	bl	80009e4 <__aeabi_fmul>
 8005414:	494a      	ldr	r1, [pc, #296]	; (8005540 <atanf+0x1f4>)
 8005416:	f7fa ff73 	bl	8000300 <__aeabi_fadd>
 800541a:	1c31      	adds	r1, r6, #0
 800541c:	f7fb fae2 	bl	80009e4 <__aeabi_fmul>
 8005420:	4948      	ldr	r1, [pc, #288]	; (8005544 <atanf+0x1f8>)
 8005422:	f7fa ff6d 	bl	8000300 <__aeabi_fadd>
 8005426:	1c39      	adds	r1, r7, #0
 8005428:	f7fb fadc 	bl	80009e4 <__aeabi_fmul>
 800542c:	4946      	ldr	r1, [pc, #280]	; (8005548 <atanf+0x1fc>)
 800542e:	1c07      	adds	r7, r0, #0
 8005430:	1c30      	adds	r0, r6, #0
 8005432:	f7fb fad7 	bl	80009e4 <__aeabi_fmul>
 8005436:	4945      	ldr	r1, [pc, #276]	; (800554c <atanf+0x200>)
 8005438:	f7fb fc06 	bl	8000c48 <__aeabi_fsub>
 800543c:	1c31      	adds	r1, r6, #0
 800543e:	f7fb fad1 	bl	80009e4 <__aeabi_fmul>
 8005442:	4943      	ldr	r1, [pc, #268]	; (8005550 <atanf+0x204>)
 8005444:	f7fb fc00 	bl	8000c48 <__aeabi_fsub>
 8005448:	1c31      	adds	r1, r6, #0
 800544a:	f7fb facb 	bl	80009e4 <__aeabi_fmul>
 800544e:	4941      	ldr	r1, [pc, #260]	; (8005554 <atanf+0x208>)
 8005450:	f7fb fbfa 	bl	8000c48 <__aeabi_fsub>
 8005454:	1c31      	adds	r1, r6, #0
 8005456:	f7fb fac5 	bl	80009e4 <__aeabi_fmul>
 800545a:	493f      	ldr	r1, [pc, #252]	; (8005558 <atanf+0x20c>)
 800545c:	f7fb fbf4 	bl	8000c48 <__aeabi_fsub>
 8005460:	1c31      	adds	r1, r6, #0
 8005462:	f7fb fabf 	bl	80009e4 <__aeabi_fmul>
 8005466:	1c01      	adds	r1, r0, #0
 8005468:	1c38      	adds	r0, r7, #0
 800546a:	f7fa ff49 	bl	8000300 <__aeabi_fadd>
 800546e:	1c21      	adds	r1, r4, #0
 8005470:	f7fb fab8 	bl	80009e4 <__aeabi_fmul>
 8005474:	1c6b      	adds	r3, r5, #1
 8005476:	d134      	bne.n	80054e2 <atanf+0x196>
 8005478:	1c01      	adds	r1, r0, #0
 800547a:	1c20      	adds	r0, r4, #0
 800547c:	f7fb fbe4 	bl	8000c48 <__aeabi_fsub>
 8005480:	e773      	b.n	800536a <atanf+0x1e>
 8005482:	21fe      	movs	r1, #254	; 0xfe
 8005484:	0589      	lsls	r1, r1, #22
 8005486:	f7fb fbdf 	bl	8000c48 <__aeabi_fsub>
 800548a:	21fe      	movs	r1, #254	; 0xfe
 800548c:	1c05      	adds	r5, r0, #0
 800548e:	0589      	lsls	r1, r1, #22
 8005490:	1c20      	adds	r0, r4, #0
 8005492:	f7fa ff35 	bl	8000300 <__aeabi_fadd>
 8005496:	1c01      	adds	r1, r0, #0
 8005498:	1c28      	adds	r0, r5, #0
 800549a:	f7fb f8cb 	bl	8000634 <__aeabi_fdiv>
 800549e:	2501      	movs	r5, #1
 80054a0:	1c04      	adds	r4, r0, #0
 80054a2:	e799      	b.n	80053d8 <atanf+0x8c>
 80054a4:	4b2d      	ldr	r3, [pc, #180]	; (800555c <atanf+0x210>)
 80054a6:	429d      	cmp	r5, r3
 80054a8:	dc14      	bgt.n	80054d4 <atanf+0x188>
 80054aa:	21ff      	movs	r1, #255	; 0xff
 80054ac:	0589      	lsls	r1, r1, #22
 80054ae:	f7fb fbcb 	bl	8000c48 <__aeabi_fsub>
 80054b2:	21ff      	movs	r1, #255	; 0xff
 80054b4:	1c05      	adds	r5, r0, #0
 80054b6:	0589      	lsls	r1, r1, #22
 80054b8:	1c20      	adds	r0, r4, #0
 80054ba:	f7fb fa93 	bl	80009e4 <__aeabi_fmul>
 80054be:	21fe      	movs	r1, #254	; 0xfe
 80054c0:	0589      	lsls	r1, r1, #22
 80054c2:	f7fa ff1d 	bl	8000300 <__aeabi_fadd>
 80054c6:	1c01      	adds	r1, r0, #0
 80054c8:	1c28      	adds	r0, r5, #0
 80054ca:	f7fb f8b3 	bl	8000634 <__aeabi_fdiv>
 80054ce:	2502      	movs	r5, #2
 80054d0:	1c04      	adds	r4, r0, #0
 80054d2:	e781      	b.n	80053d8 <atanf+0x8c>
 80054d4:	1c01      	adds	r1, r0, #0
 80054d6:	4822      	ldr	r0, [pc, #136]	; (8005560 <atanf+0x214>)
 80054d8:	f7fb f8ac 	bl	8000634 <__aeabi_fdiv>
 80054dc:	2503      	movs	r5, #3
 80054de:	1c04      	adds	r4, r0, #0
 80054e0:	e77a      	b.n	80053d8 <atanf+0x8c>
 80054e2:	4b20      	ldr	r3, [pc, #128]	; (8005564 <atanf+0x218>)
 80054e4:	00ad      	lsls	r5, r5, #2
 80054e6:	58e9      	ldr	r1, [r5, r3]
 80054e8:	f7fb fbae 	bl	8000c48 <__aeabi_fsub>
 80054ec:	1c21      	adds	r1, r4, #0
 80054ee:	f7fb fbab 	bl	8000c48 <__aeabi_fsub>
 80054f2:	4b1d      	ldr	r3, [pc, #116]	; (8005568 <atanf+0x21c>)
 80054f4:	1c01      	adds	r1, r0, #0
 80054f6:	58e8      	ldr	r0, [r5, r3]
 80054f8:	f7fb fba6 	bl	8000c48 <__aeabi_fsub>
 80054fc:	9b01      	ldr	r3, [sp, #4]
 80054fe:	1c04      	adds	r4, r0, #0
 8005500:	2b00      	cmp	r3, #0
 8005502:	db00      	blt.n	8005506 <atanf+0x1ba>
 8005504:	e738      	b.n	8005378 <atanf+0x2c>
 8005506:	2380      	movs	r3, #128	; 0x80
 8005508:	061b      	lsls	r3, r3, #24
 800550a:	18c4      	adds	r4, r0, r3
 800550c:	e734      	b.n	8005378 <atanf+0x2c>
 800550e:	4c17      	ldr	r4, [pc, #92]	; (800556c <atanf+0x220>)
 8005510:	e732      	b.n	8005378 <atanf+0x2c>
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	507fffff 	.word	0x507fffff
 8005518:	3fc90fdb 	.word	0x3fc90fdb
 800551c:	3edfffff 	.word	0x3edfffff
 8005520:	30ffffff 	.word	0x30ffffff
 8005524:	7149f2ca 	.word	0x7149f2ca
 8005528:	3f97ffff 	.word	0x3f97ffff
 800552c:	3f2fffff 	.word	0x3f2fffff
 8005530:	3c8569d7 	.word	0x3c8569d7
 8005534:	3d4bda59 	.word	0x3d4bda59
 8005538:	3d886b35 	.word	0x3d886b35
 800553c:	3dba2e6e 	.word	0x3dba2e6e
 8005540:	3e124925 	.word	0x3e124925
 8005544:	3eaaaaab 	.word	0x3eaaaaab
 8005548:	bd15a221 	.word	0xbd15a221
 800554c:	3d6ef16b 	.word	0x3d6ef16b
 8005550:	3d9d8795 	.word	0x3d9d8795
 8005554:	3de38e38 	.word	0x3de38e38
 8005558:	3e4ccccd 	.word	0x3e4ccccd
 800555c:	401bffff 	.word	0x401bffff
 8005560:	bf800000 	.word	0xbf800000
 8005564:	080056f8 	.word	0x080056f8
 8005568:	080056e8 	.word	0x080056e8
 800556c:	bfc90fdb 	.word	0xbfc90fdb

08005570 <fabsf>:
 8005570:	0040      	lsls	r0, r0, #1
 8005572:	0840      	lsrs	r0, r0, #1
 8005574:	4770      	bx	lr
	...

08005578 <__libc_init_array>:
 8005578:	b570      	push	{r4, r5, r6, lr}
 800557a:	2600      	movs	r6, #0
 800557c:	4d0c      	ldr	r5, [pc, #48]	; (80055b0 <__libc_init_array+0x38>)
 800557e:	4c0d      	ldr	r4, [pc, #52]	; (80055b4 <__libc_init_array+0x3c>)
 8005580:	1b64      	subs	r4, r4, r5
 8005582:	10a4      	asrs	r4, r4, #2
 8005584:	42a6      	cmp	r6, r4
 8005586:	d109      	bne.n	800559c <__libc_init_array+0x24>
 8005588:	2600      	movs	r6, #0
 800558a:	f000 f821 	bl	80055d0 <_init>
 800558e:	4d0a      	ldr	r5, [pc, #40]	; (80055b8 <__libc_init_array+0x40>)
 8005590:	4c0a      	ldr	r4, [pc, #40]	; (80055bc <__libc_init_array+0x44>)
 8005592:	1b64      	subs	r4, r4, r5
 8005594:	10a4      	asrs	r4, r4, #2
 8005596:	42a6      	cmp	r6, r4
 8005598:	d105      	bne.n	80055a6 <__libc_init_array+0x2e>
 800559a:	bd70      	pop	{r4, r5, r6, pc}
 800559c:	00b3      	lsls	r3, r6, #2
 800559e:	58eb      	ldr	r3, [r5, r3]
 80055a0:	4798      	blx	r3
 80055a2:	3601      	adds	r6, #1
 80055a4:	e7ee      	b.n	8005584 <__libc_init_array+0xc>
 80055a6:	00b3      	lsls	r3, r6, #2
 80055a8:	58eb      	ldr	r3, [r5, r3]
 80055aa:	4798      	blx	r3
 80055ac:	3601      	adds	r6, #1
 80055ae:	e7f2      	b.n	8005596 <__libc_init_array+0x1e>
 80055b0:	08005708 	.word	0x08005708
 80055b4:	08005708 	.word	0x08005708
 80055b8:	08005708 	.word	0x08005708
 80055bc:	0800570c 	.word	0x0800570c

080055c0 <memset>:
 80055c0:	0003      	movs	r3, r0
 80055c2:	1812      	adds	r2, r2, r0
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d100      	bne.n	80055ca <memset+0xa>
 80055c8:	4770      	bx	lr
 80055ca:	7019      	strb	r1, [r3, #0]
 80055cc:	3301      	adds	r3, #1
 80055ce:	e7f9      	b.n	80055c4 <memset+0x4>

080055d0 <_init>:
 80055d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d2:	46c0      	nop			; (mov r8, r8)
 80055d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d6:	bc08      	pop	{r3}
 80055d8:	469e      	mov	lr, r3
 80055da:	4770      	bx	lr

080055dc <_fini>:
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	46c0      	nop			; (mov r8, r8)
 80055e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055e2:	bc08      	pop	{r3}
 80055e4:	469e      	mov	lr, r3
 80055e6:	4770      	bx	lr
