<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><script type="text/javascript" src="https://file.bkxsj.com/skin/book/js/sk.js"></script><meta name="robots" content="index,follow"><title>Digital logic: applications and design = 数字逻辑: 应用与设计 (英文版)[PDF|Epub|txt|kindle电子书版本网盘下载]-灵感之桥</title><meta name="Keywords" content="Digital logic: applications and design = 数字逻辑: 应用与设计 (英文版)"/><meta name="description" content="Digital logic: applications and design = 数字逻辑: 应用与设计 (英文版)pdf下载文件大小为75MB,PDF页数为723页"/><meta http-equiv="X-UA-Compatible" content="IE=9; IE=8; IE=7; IE=EDGE;chrome=1"><link type="image/x-icon" rel="shortcut icon" href="https://www.shukui.net/skin/book/images/favicon.ico"><link type="text/css" rel="stylesheet" href="https://www.shukui.net/skin/book/css/style.css"><style>#main .d-main {margin-left: 0;width: 620px;}.down-btn {animation: myShake 2.5s linear .15s infinite}@keyframes myShake {0%, 66% {transform: translateZ(0)}67%, 73.6%, 83.6%, 93.6%, to {animation-timing-function: cubic-bezier(.215, .61, .355, 1);transform: translateZ(0)}80.3%, 81.4% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -4px, 0)}90.3% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -2px, 0)}97% {transform: translate3d(0, -.5px, 0)}}.copylink-btn {margin-right: 20px;}.copymd5-btn {margin-bottom: 25px;margin-left: 10px;}</style></head><body><div id="header"><div class="inner"><div class="logo"><a href="/"><img width="103" height="25" alt="灵感之桥"src="https://www.shukui.net/skin/book/images/logo.png"></a></div><div class="search"><form action="/so/search.php" target="_blank"><input type="text" autocomplete="off" id="bdcsMain" name="q" placeholder="书名 / 作者 / 出版社 / ISBN"class="inp-txt"><select class="inp-select" id="datasource" onchange="selectDatasource(this)"><option value="so">主库</option><option value="s">从库</option></select><input type="submit" value="搜索" class="inp-btn"></form></div></div></div><div id="main"><div class="d-main"><div class="tit"><h3>图书介绍</h3></div><h1 class="book-name">Digital logic: applications and design = 数字逻辑: 应用与设计 (英文版)PDF|Epub|txt|kindle电子书版本网盘下载</h1><div class="d-info"><div class="b-thumb"><img src="https://www.shukui.net/cover/13/33901564.jpg" alt="Digital logic: applications and design = 数字逻辑: 应用与设计 (英文版)"></div><div class="b-info"><ul><li>John M. Yarbrough 著</li><li>出版社： China Machine Press</li><li>ISBN：711110837X</li><li>出版时间：2002</li><li>标注页数：704页</li><li>文件大小：75MB</li><li>文件页数：723页</li><li>主题词：</li></ul></div></div><div class="tit"><h3>PDF下载</h3></div><div></br><a style="color:red;" rel="external nofollow" href="https://www.kjlm.net/ebook/2988632.html"target="_blank"><b>点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用</a></b></br><a class="down-btn" rel="external nofollow" href="https://down.trackerbk.com/bt/49/33901564.torrent"target="_blank">种子下载</a>[BT下载速度快]温馨提示：（请使用BT下载软件FDM进行下载）<a rel="nofollow" href="https://www.freedownloadmanager.org/zh/" target="_blank">软件下载地址页</a><a class="down-btn" rel="external nofollow" href="https://down.p2spdb.com/49/33901564.rar" target="_blank">直链下载</a>[便捷但速度慢]&nbsp;&nbsp;<a style="color:red;" rel="external nofollow" href="https://pdfyl.ertongbook.com/69/33901564.pdf" target="_blank"><b>[在线试读本书]</b></a>&nbsp;&nbsp;<b> <a style="color:red;" rel="external nofollow" href="https://web.jyjl.org/index/recovery.html" target="_blank">[在线获取解压码]</a></b><div class="copymd5-btn"><a href="javascript:copyToClip('43486bf476c1b76b070bb7f97b6f8ee0')">点击复制MD5值：43486bf476c1b76b070bb7f97b6f8ee0</a></div></div><div class="tit"><h3>下载说明</h3></div><div style="margin:20px 10px"><h2>Digital logic: applications and design = 数字逻辑: 应用与设计 (英文版)PDF格式电子书版下载</h2>下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。<br><br><div class="copymd5-btn"><a href="javascript:copyToClip('magnet:?xt=urn:btih:RX6G6JQ2LJW7PBBEDNUSCQM7ICDMHIWK')">点击复制85GB完整离线版磁力链接到迅雷FDM等BT下载工具进行下载</a>&nbsp;&nbsp;<a rel="nofollow" target="_blank">详情点击-查看共享计划</a></div>建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！<br><br><b>（文件页数 要大于 标注页数，上中下等多册电子书除外）</b><br><br><p style="color:red;"> <b>注意：本站所有压缩包均有解压码：</b> <a rel="nofollow" target="_blank"><b>点击下载压缩包解压工具</b></a></p></div><div class="tit"><h3>图书目录</h3></div><div id="book-contents"><p>CHAPTER 1 Digital Concepts and Number Systems1</p><p>Introduction1</p><p>1.1 Digital and Analog：Basic Concepts1</p><p>1.2 Some History of Digital Systems4</p><p>1.3 Impact of Digital Technology on Society6</p><p>1.4 Defining the Problem，an Introduction to Algorithms7</p><p>1.5 Digital Systems Overview9</p><p>1.6 Introduction to Number Systems9</p><p>1.7 Positional Number Systems10</p><p>1.7.1 Decimal Numbers10</p><p>1.7.2 Binary Numbers11</p><p>1.7.3 Octal Numbers12</p><p>1.7.4 Hexadecimal Numbers12</p><p>1.7.5 Counting in Base r13</p><p>1.8 Number System Conversion14</p><p>1.8.1 Binary to Hexadecimal Conversion15</p><p>1.8.2 Hexadecimal and Octal to Binary Conversion16</p><p>1.8.3 Binary to Decimal Conversion16</p><p>1.8.4 Successive Division Radix Conversion17</p><p>1.8.5 Fractional Radix Conversion，Successive Multiplication18</p><p>1.8.6 Radix Conversion Algorithm20</p><p>1.8.7 Decimal to Any Radix21</p><p>1.8.8 Any Radix to Decimal23</p><p>1.9 Binary Codes23</p><p>1.9.1 Natural Binary Coded Decimal23</p><p>1.9.2 Binary Codes （Weighted）24</p><p>1.9.3 BCD Self-Complementing Codes25</p><p>1.9.4 Unit Distance Code26</p><p>1.9.5 Alphanumeric Codes28</p><p>1.9.6 Signed Number Binary Codes28</p><p>1.9.7 Signed Magnitude Codes28</p><p>1.9.8 Complement Codes29</p><p>1.10 Arithmetic32</p><p>1.10.1 Binary Arithmetic32</p><p>1.10.2 Binary Arithmetic Using Complement Codes35</p><p>1.10.3 Hexadecimal Arithmetic38</p><p>Summary42</p><p>References43</p><p>Glossary44</p><p>Questions and Problems45</p><p>CHAPTER 2 Boolean Switching Algebra48</p><p>Introduction48</p><p>2.1 Binary Logic Functions48</p><p>2.1.1 IEEE Logic Symbols54</p><p>2.1.2 Functions，Symbols，and Truth Tables55</p><p>2.2 Switching Algebra57</p><p>2.2.1 Equivalence58</p><p>2.2.2 Closure58</p><p>2.2.3 Identity59</p><p>2.2.4 Associative Properties59</p><p>2.2.5 Distributive Properties61</p><p>2.2.6 Commutative Properties62</p><p>2.2.7 Complement Property62</p><p>2.2.8 Duality Property62</p><p>2.2.9 Absorption Property62</p><p>2.2.10 Idempotency Property63</p><p>2.2.11 Binary Variables and Constants63</p><p>2.2.12 DeMorgan’s Theorems64</p><p>2.3 Functionally Complete Operation Sets68</p><p>2.4 Reduction of Switching Equations Using Boolean Algebra70</p><p>2.5 Realization of Switching Functions73</p><p>2.5.1 Conversion of Switching Functions to Logic Diagrams73</p><p>2.5.2 Converting Logic Diagrams to Switching Equations77</p><p>Summary80</p><p>References80</p><p>Glossary81</p><p>Questions and Problems82</p><p>CHAPTER 3 Principles of Combinational Logic84</p><p>Introduction84</p><p>3.1 Definition of Combinational Logic84</p><p>3.1.1 Problem Statements to Truth Tables85</p><p>3.1.2 Deriving Switching Equations89</p><p>3.2 Canonical Forms91</p><p>3.3 Generation of Switching Equations from Truth Tables93</p><p>3.4 Karnaugh Maps96</p><p>3.4.1 Three- and Four-Variable Karnaugh Maps97</p><p>3.4.2 Five- and Six-Variable Karnaugh Maps107</p><p>3.4.3 Simplification Using Five-Variable Karnaugh Maps109</p><p>3.4.4 Simplification Using Six-Variable Karnaugh Maps112</p><p>3.4.5 Incompletely Specified Functions （Don’t Care Terms）113</p><p>3.4.6 Simplifying Maxterm Equations117</p><p>3.5 Quine-McClusky Minimization Technique120</p><p>3.5.1 Quine-McClusky Using Don’t Care Terms123</p><p>3.5.2 Reduced Prime Implicant Tables125</p><p>3.6 Map-Entered Variables129</p><p>3.7 Mixed Logic Combinational Circuits135</p><p>3.7.1 Logic Symbols136</p><p>3.7.2 Conversion to Bubble Logic140</p><p>3.7.3 Synthesizing Switching Functions Using Bubble Notation142</p><p>3.8 Multiple Output Functions146</p><p>Summary149</p><p>References150</p><p>Glossary150</p><p>Questions and Problems151</p><p>CHAPTER 4 Analysis and Design of Combinational Logic156</p><p>Introduction156</p><p>4.1 General Approach to Combinational Logic Design156</p><p>4.2 Introduction to Digital Integrated Circuits164</p><p>4.3 Decoders171</p><p>4.3.1 BCD Decoders181</p><p>4.4 Encoders185</p><p>4.5 Digital Multiplexers190</p><p>4.5.1 Using Multiplexers as Boolean Function Generators194</p><p>4.6 Adders and Subtractors201</p><p>4.6.1 Cascading Full-Adders205</p><p>4.6.2 Look-Ahead Carry206</p><p>4.6.3 MSI Adders207</p><p>4.6.4 Using MSI Adders as Subtractors208</p><p>4.6.5 Using an MSI Adder as a BCD to Excess-3 Code Converter211</p><p>4.6.6 BCD Adder212</p><p>4.7 Binary Comparators215</p><p>4.8 Arithmetic Logic Units222</p><p>4.9 Array Multipliers225</p><p>4.10 Tristate Buffers228</p><p>4.11 Combinational Logic Hazards231</p><p>4.11.1 Static Hazards232</p><p>4.11.2 Dynamic Hazards236</p><p>Summary237</p><p>References237</p><p>Glossary238</p><p>Questions and Problems239</p><p>CHAPTER 5 Flip-Flops，Simple Counters，and Registers243</p><p>Introduction243</p><p>5.1 Sequential Circuit Models243</p><p>5.2 Flip-Flops248</p><p>5.2.1 Flip-Flop Logic Symbols，Function，and Triggering248</p><p>5.3 Flip-Flop Timing Specifications265</p><p>5.3.1 Clock Parameters，Pulse Width，and Skew265</p><p>5.3.2 Flip-Flop Timing，Setup，Hold，and Delay267</p><p>5.3.3 Flip-Flop Metastability268</p><p>5.4 Simple Counters271</p><p>5.4.1 Divide by 2，4，and 8 Counters （Asynchronous）272</p><p>5.4.2 Johnson Counter （Synchronous）274</p><p>5.4.3 Ring Counter （Synchronous）275</p><p>5.5 MSI Integrated Circuit Counters276</p><p>5.5.1 MSI Asynchronous Counters277</p><p>5.5.2 MSI Synchronous Counters279</p><p>5.5.3 Control Signal Generation by Decoding Counter Outputs283</p><p>5.5.4 A Counter Application：Digital Clock287</p><p>5.5.5 IEEE Standard Symbols for MSI Counters291</p><p>5.6 Registers295</p><p>5.6.1 Registers Data Input and Output295</p><p>5.6.2 Tristate Registers300</p><p>5.6.3 Registers Connected to a Common Data Bus305</p><p>5.6.4 Register Transfer Timing Considerations310</p><p>Summary312</p><p>References313</p><p>Glossary314</p><p>Questions and Problems316</p><p>CHAPTER 6 Introduction to Sequential Circuits322</p><p>Introduction322</p><p>6.1 Mealy and Moore Models322</p><p>6.2 State Machine Notation323</p><p>6.2.1 Present State，Next State324</p><p>6.2.2State Diagram324</p><p>6.2.3State Table328</p><p>6.2.4Transition Table329</p><p>6.2.5Excitation Table and Equations330</p><p>6.2.6Excitation Realization Cost336</p><p>6.3Synchronous Sequential Circuit Analysis339</p><p>6.3.1 Analysis Principles340</p><p>6.3.2 Analysis Examples340</p><p>6.4Construction of State Diagrams348</p><p>6.4.1Up-Down Decade Counter349</p><p>6.4.2Sequence Detectors349</p><p>6.4.3Serial EX-3 to BCD Code Converter354</p><p>6.5Counter Design356</p><p>6.5.1 Modulo-8 Synchronous Counter357</p><p>6.5.2 Up-Down Decade Counter Design360</p><p>Summary369</p><p>References370</p><p>Glossary370</p><p>Questions and Problems371</p><p>CHAPTER 7 Sequential Circuit Design375</p><p>Introduction375</p><p>7.1 State Equivalence375</p><p>7.2 State Reduction376</p><p>7.2.1 Equivalence Classes376</p><p>7.2.2 Implication Charts378</p><p>7.3 State Reduction of Incompletely Specified State Tables384</p><p>7.3.1 Merger Graphs386</p><p>7.4 State Assignment Techniques389</p><p>7.4.1 State Assignment Permutations390</p><p>7.4.2 State Assignment Algorithm392</p><p>7.4.3 Implication Graph396</p><p>7.5 Algorithm State Machines399</p><p>7.5.1 ASM Symbols399</p><p>7.5.2 Elapsed Time Measurement，an ASM Design Example404</p><p>7.6 Linked Sequential Machines413</p><p>7.6.1 Computer Simulator and Graphic Plotter Interface，a Linked Sequential Machine Design Example415</p><p>Summary432</p><p>References433</p><p>Glossary433</p><p>Questions and Problems434</p><p>CHAPTER 8 Asynchronous Sequential Circuits441</p><p>Introduction to Asynchronous Sequential Machines441</p><p>8.1 Fundamental and Pulse Mode Asynchronous Sequential Machines442</p><p>8.2 Analysis of Asynchronous Sequential Machines444</p><p>8.3 Deriving Flow Tables452</p><p>8.4 State Assignment456</p><p>8.4.1 Races and Cycles456</p><p>8.4.2 Shared Row State Assignment458</p><p>8.4.3 Multiple Row State Assignment460</p><p>8.4.4 One Hot State Assignment461</p><p>8.5 Asynchronous Design Problems462</p><p>8.5.1 Asynchronous Design Problem 1463</p><p>8.5.2 Asynchronous Design Problem 2465</p><p>8.6 Data Synchronizers470</p><p>8.6.1 Interface Protocol Asynchronous Cell472</p><p>8.7 Mixed Operating Mode Asynchronous Circuits474</p><p>Summary477</p><p>References478</p><p>Glossary479</p><p>Questions and Problems480</p><p>CHAPTER 9 Programmable Logic and Memory485</p><p>Introduction485</p><p>9.1 Memory486</p><p>9.1.1 ROM，PROM，and EPROM486</p><p>9.2 Using an EPROM to Realize a Sequential Circuit491</p><p>9.3 Programmable Logic Devices495</p><p>9.3.1 Programmable Logic Array （PLA）496</p><p>9.3.2 Programmable Array Logic498</p><p>9.3.3 Designing an Up-Down Decade Counter Using a PAL502</p><p>9.3.4 Generic Array Logic507</p><p>9.3.5 Designing a Synchronous Sequential Circuit Using a GAL509</p><p>9.4 Erasable Programmable Logic Devices514</p><p>9.4.1 Altera EP600 EPLD517</p><p>9.4.2 Sequential Circuit Realization Using an EP600519</p><p>9.5 PLD Computer-Aided Design523</p><p>9.5.1 PLD Realization of Combinational Logic525</p><p>9.5.2 Realizing Truth Tables Using a PLD Language529</p><p>9.5.3 Realizing Flip-Flops Using a PLD Language530</p><p>9.5.4 Realizing State Machines Using a PLD Language530</p><p>9.6 Field Programmable Gate Arrays534</p><p>9.6.1 Xilinx FPGA535</p><p>9.6.2 System Development Tools for the Xilinx FPGA542</p><p>9.6.3 Xilinx Macro Library543</p><p>9.6.4 Actel FPGA543</p><p>Summary549</p><p>References550</p><p>Glossary551</p><p>Questions and Problems552</p><p>CHAPTER 10 Digital Integrated Circuits556</p><p>Introduction556</p><p>10.1 Diodes as Switches556</p><p>10.1.1 Diode Gates558</p><p>10.2 Bipolar Transistor Switch561</p><p>10.3 Diode Transistor Logic562</p><p>10.4 Evolution from DTL to TTL563</p><p>10.5 Transistor-Transistor Logic565</p><p>10.5.1 TTL Circuit Operation567</p><p>10.5.2 TTL Specifications569</p><p>10.5.3 TTL Subfamilies573</p><p>10.5.4 Schottky Junctions578</p><p>10.5.5 Comparison of TTL Subfamily Specifications579</p><p>10.5.6 Open Collector TTL Circuits580</p><p>10.5.7 Tristate TTL Devices584</p><p>10.5.8 Mixed TTL Subfamily Fan-Out585</p><p>10.5.9 Other TTL Circuits587</p><p>10.6 Emitter-Coupled Logic590</p><p>10.6.1 Emitter-Coupled Logic Circuit590</p><p>10.6.2 ECL Specifications594</p><p>10.6.3 ECL to TTL and TTL to ECL Interfacing595</p><p>10.7 Complementary Metal Oxide Semiconductor597</p><p>10.7.1 Field Effect Transistors597</p><p>10.7.2 MOSFETs603</p><p>10.7.3 MOSFET Logic Gates606</p><p>10.7.4 CMOS Logic Gates609</p><p>10.7.5 Power Dissipation for High-Speed CMOS612</p><p>10.7.6 Propagation Delay for High-Speed CMOS613</p><p>10.7.7 CMOS Noise Margins613</p><p>10.7.8 CMOS Subfamilies613</p><p>Summary615</p><p>References615</p><p>Glossary616</p><p>Questions and Problems617</p><p>Appendix 1 TTL Analysis Spice Exercise623</p><p>Appendix 2 Answers to Odd-Numbered Questions and Problems627</p><p>Index689</p><p></p></div></div><div class="d-rt"><h3>热门推荐</h3><ul><li><a href="/book/709145.html">709145.html</a></li><li><a href="/book/983182.html">983182.html</a></li><li><a href="/book/2283923.html">2283923.html</a></li><li><a href="/book/2899035.html">2899035.html</a></li><li><a href="/book/1470399.html">1470399.html</a></li><li><a href="/book/1764098.html">1764098.html</a></li><li><a href="/book/3650183.html">3650183.html</a></li><li><a href="/book/1379700.html">1379700.html</a></li><li><a href="/book/901597.html">901597.html</a></li><li><a href="/book/1098331.html">1098331.html</a></li></ul></div></div><div id="footer"><p>Copyright&nbsp;&copy;&nbsp;2025&nbsp;&nbsp;<a href="/list/">最新更新</a></p><p>请使用FDM BitComet qBittorrent uTorrent等BT下载工具，下载本站电子书资源！首推Free Download Manager下载软件。文件页数>标注页数[分册图书除外]</p></div></body></html>