// Seed: 2501896378
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wand id_6
);
  always
    if (1)
      fork
        id_6 = 1;
      join
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = ~id_3 & 1;
  wire id_5;
  module_0 modCall_1 ();
  id_6 :
  assert property (@(negedge id_6) 1) id_4 <= 'b0;
  assign id_4 = 1;
  assign id_4 = {id_3{1}};
endmodule
