<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Nov  5 11:59:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab7_better_lab7_better.twr lab7_better_lab7_better.udb -gui -msgset C:/Users/Marina/OneDrive/Documents/Marina/College/MicroPs/E155-lab7/fpga/radiant project/lab7_better/promote.xml

-----------------------------------------
Design:          aes
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at -40 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 77.3913%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
core/cyphertext_i0_i0/Q                 |          No required time
core/cyphertext_i0_i1/Q                 |          No required time
core/cyphertext_i0_i2/Q                 |          No required time
core/cyphertext_i0_i3/Q                 |          No required time
core/cyphertext_i0_i4/Q                 |          No required time
core/cyphertext_i0_i5/Q                 |          No required time
core/cyphertext_i0_i6/Q                 |          No required time
core/cyphertext_i0_i7/Q                 |          No required time
core/cyphertext_i0_i8/Q                 |          No required time
core/cyphertext_i0_i9/Q                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       128
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 4 End Points          |           Type           
-------------------------------------------------------------------
{core/cool_controller/round__i0/SR   core/cool_controller/round__i1/SR}                           
                                        |           No arrival time
{core/cool_controller/state__i4/SR   core/cool_controller/state__i3/SR}                           
                                        |           No arrival time
core/cool_controller/delayed_load_c/D   |           No arrival time
core/cool_controller/round__i2/SR       |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         4
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
load                                    |                     input
sdi                                     |                     input
sck                                     |                     input
debug_state[0]                          |                    output
debug_state[1]                          |                    output
debug_state[2]                          |                    output
debug_state[3]                          |                    output
done                                    |                    output
sdo                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          29.606 ns |         33.777 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{core/cool_controller/prevkey_i18/SP   core/cool_controller/prevkey_i19/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i16/SP   core/cool_controller/prevkey_i17/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i14/SP   core/cool_controller/prevkey_i15/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i12/SP   core/cool_controller/prevkey_i13/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i10/SP   core/cool_controller/prevkey_i11/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i8/SP   core/cool_controller/prevkey_i9/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i6/SP   core/cool_controller/prevkey_i7/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i4/SP   core/cool_controller/prevkey_i5/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i2/SP   core/cool_controller/prevkey_i3/SP}              
                                         |   12.061 ns 
{core/cool_controller/prevkey_i0/SP   core/cool_controller/prevkey_i1/SP}              
                                         |   12.061 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i18/SP   core/cool_controller/prevkey_i19/SP}  (SLICE_R11C18C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i18/SP   core/cool_controller/prevkey_i19/SP}",
        "phy_name":"core.cool_controller.SLICE_665/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i18/SP   core/cool_controller/prevkey_i19/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i18/CK",
        "phy_name":"core.cool_controller.SLICE_665/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i18/CK   core/cool_controller/prevkey_i19/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i16/SP   core/cool_controller/prevkey_i17/SP}  (SLICE_R14C18B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i16/SP   core/cool_controller/prevkey_i17/SP}",
        "phy_name":"core.cool_controller.SLICE_663/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i16/SP   core/cool_controller/prevkey_i17/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i16/CK",
        "phy_name":"core.cool_controller.SLICE_663/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i16/CK   core/cool_controller/prevkey_i17/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i14/SP   core/cool_controller/prevkey_i15/SP}  (SLICE_R14C22B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i14/SP   core/cool_controller/prevkey_i15/SP}",
        "phy_name":"core.cool_controller.SLICE_661/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i14/SP   core/cool_controller/prevkey_i15/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i14/CK",
        "phy_name":"core.cool_controller.SLICE_661/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i14/CK   core/cool_controller/prevkey_i15/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i12/SP   core/cool_controller/prevkey_i13/SP}  (SLICE_R17C22C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i12/SP   core/cool_controller/prevkey_i13/SP}",
        "phy_name":"core.cool_controller.SLICE_659/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i12/SP   core/cool_controller/prevkey_i13/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i12/CK",
        "phy_name":"core.cool_controller.SLICE_659/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i12/CK   core/cool_controller/prevkey_i13/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i10/SP   core/cool_controller/prevkey_i11/SP}  (SLICE_R16C20D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i10/SP   core/cool_controller/prevkey_i11/SP}",
        "phy_name":"core.cool_controller.SLICE_657/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i10/SP   core/cool_controller/prevkey_i11/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i10/CK",
        "phy_name":"core.cool_controller.SLICE_657/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i10/CK   core/cool_controller/prevkey_i11/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i8/SP   core/cool_controller/prevkey_i9/SP}  (SLICE_R14C20A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i8/SP   core/cool_controller/prevkey_i9/SP}",
        "phy_name":"core.cool_controller.SLICE_655/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i8/SP   core/cool_controller/prevkey_i9/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i8/CK",
        "phy_name":"core.cool_controller.SLICE_655/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i8/CK   core/cool_controller/prevkey_i9/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i6/SP   core/cool_controller/prevkey_i7/SP}  (SLICE_R8C20A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i6/SP   core/cool_controller/prevkey_i7/SP}",
        "phy_name":"core.cool_controller.SLICE_653/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i6/SP   core/cool_controller/prevkey_i7/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i6/CK",
        "phy_name":"core.cool_controller.SLICE_653/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i6/CK   core/cool_controller/prevkey_i7/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i4/SP   core/cool_controller/prevkey_i5/SP}  (SLICE_R10C20C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i4/SP   core/cool_controller/prevkey_i5/SP}",
        "phy_name":"core.cool_controller.SLICE_651/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i4/SP   core/cool_controller/prevkey_i5/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i4/CK",
        "phy_name":"core.cool_controller.SLICE_651/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i4/CK   core/cool_controller/prevkey_i5/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i2/SP   core/cool_controller/prevkey_i3/SP}  (SLICE_R11C20C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i2/SP   core/cool_controller/prevkey_i3/SP}",
        "phy_name":"core.cool_controller.SLICE_649/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i2/SP   core/cool_controller/prevkey_i3/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i2/CK",
        "phy_name":"core.cool_controller.SLICE_649/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i2/CK   core/cool_controller/prevkey_i3/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/counter_64__i6/Q  (SLICE_R15C30D)
Path End         : {core/cool_controller/prevkey_i0/SP   core/cool_controller/prevkey_i1/SP}  (SLICE_R9C22A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.060 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i5/CK",
        "phy_name":"core.cool_controller.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":5.499,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.499,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                  5.499  224     
{core/cool_controller/counter_64__i5/CK   core/cool_controller/counter_64__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/counter_64__i6/Q",
        "phy_name":"core.cool_controller.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{core/cool_controller/prevkey_i0/SP   core/cool_controller/prevkey_i1/SP}",
        "phy_name":"core.cool_controller.SLICE_644/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/counter_64__i6/CK",
            "phy_name":"core.cool_controller.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/counter_64__i6/Q",
            "phy_name":"core.cool_controller.SLICE_2/Q1"
        },
        "arrive":6.887,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/counter[6]",
            "phy_name":"core.cool_controller.counter[6]"
        },
        "arrive":9.028,
        "delay":2.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/A0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i6_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1368/F0"
        },
        "arrive":9.477,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n15",
            "phy_name":"core.cool_controller.FSM_logic.n15"
        },
        "arrive":12.240,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i8_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1355/F1"
        },
        "arrive":12.689,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/n7[0]",
            "phy_name":"core.cool_controller.FSM_logic.n7[0]"
        },
        "arrive":16.046,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1051/F1"
        },
        "arrive":16.495,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate_0__N_655",
            "phy_name":"core.cool_controller.nextstate_0__N_655"
        },
        "arrive":20.236,
        "delay":3.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/A1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z",
            "phy_name":"core.cool_controller.FSM_logic.SLICE_1356/F1"
        },
        "arrive":20.685,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[0]",
            "phy_name":"core.cool_controller.nextstate[0]"
        },
        "arrive":23.765,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/i3_4_lut/D",
            "phy_name":"core.cool_controller.SLICE_1347/B1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/i3_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_1347/F1"
        },
        "arrive":24.214,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n7",
            "phy_name":"core.cool_controller.n7"
        },
        "arrive":26.382,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/C",
            "phy_name":"core.cool_controller.expand.SLICE_1480/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/i1_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.expand.SLICE_1480/F1"
        },
        "arrive":26.831,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/n2191",
            "phy_name":"core.cool_controller.n2191"
        },
        "arrive":34.907,
        "delay":8.076
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":34.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/cool_controller/counter_64__i6/CK->core/cool_controller/counter_64__i6/Q
                                          SLICE_R15C30D      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/cool_controller/FSM_logic/counter[6]
                                                             NET DELAY           2.141                  9.028  2       
core/cool_controller/FSM_logic/i6_4_lut/A->core/cool_controller/FSM_logic/i6_4_lut/Z
                                          SLICE_R15C31B      A0_TO_F0_DELAY      0.449                  9.477  1       
core/cool_controller/FSM_logic/n15                           NET DELAY           2.763                 12.240  1       
core/cool_controller/FSM_logic/i8_4_lut/A->core/cool_controller/FSM_logic/i8_4_lut/Z
                                          SLICE_R14C30A      D1_TO_F1_DELAY      0.449                 12.689  12      
core/cool_controller/FSM_logic/n7[0]                         NET DELAY           3.357                 16.046  12      
core/cool_controller/FSM_logic/i1646_4_lut_4_lut/A->core/cool_controller/FSM_logic/i1646_4_lut_4_lut/Z
                                          SLICE_R15C24D      D1_TO_F1_DELAY      0.449                 16.495  2       
core/cool_controller/FSM_logic/nextstate_0__N_655
                                                             NET DELAY           3.741                 20.236  2       
core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/A->core/cool_controller/FSM_logic/debug_state_c_3_I_0_5_3_lut/Z
                                          SLICE_R14C29B      A1_TO_F1_DELAY      0.449                 20.685  1       
core/cool_controller/FSM_logic/nextstate[0]
                                                             NET DELAY           3.080                 23.765  1       
core/cool_controller/i3_4_lut/D->core/cool_controller/i3_4_lut/Z
                                          SLICE_R14C30C      B1_TO_F1_DELAY      0.449                 24.214  2       
core/cool_controller/expand/n7                               NET DELAY           2.168                 26.382  2       
core/cool_controller/expand/i1_3_lut_4_lut/C->core/cool_controller/expand/i1_3_lut_4_lut/Z
                                          SLICE_R14C30D      D1_TO_F1_DELAY      0.449                 26.831  64      
core/cool_controller/expand/n2191                            NET DELAY           8.076                 34.907  64      
{core/cool_controller/prevkey_i0/SP   core/cool_controller/prevkey_i1/SP}
                                                             ENDPOINT            0.000                 34.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i0/CK",
        "phy_name":"core.cool_controller.SLICE_644/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":41.666,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":47.165,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":47.165,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  224     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY           5.499                 47.165  224     
{core/cool_controller/prevkey_i0/CK   core/cool_controller/prevkey_i1/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(34.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   12.060  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at -40 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
core/cool_controller/prevkey_i55/D       |    1.743 ns 
core/cool_controller/prevkey_i50/D       |    1.743 ns 
core/cool_controller/prevkey_i46/D       |    1.743 ns 
core/cool_controller/prevkey_i47/D       |    1.743 ns 
core/cool_controller/prevkey_i44/D       |    1.743 ns 
core/cool_controller/prevkey_i40/D       |    1.743 ns 
core/cool_controller/prevkey_i34/D       |    1.743 ns 
core/cool_controller/state__i4/D         |    1.743 ns 
core/cyphertext_i0_i26/D                 |    1.743 ns 
core/cyphertext_i0_i27/D                 |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/cool_controller/prevkey_i55/Q  (SLICE_R12C21B)
Path End         : core/cool_controller/prevkey_i55/D  (SLICE_R12C21B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i54/CK",
        "phy_name":"core.cool_controller.SLICE_701/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i54/CK   core/cool_controller/prevkey_i55/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i55/Q",
        "phy_name":"core.cool_controller.SLICE_701/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i55/D",
        "phy_name":"core.cool_controller.SLICE_701/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i55/CK",
            "phy_name":"core.cool_controller.SLICE_701/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i55/Q",
            "phy_name":"core.cool_controller.SLICE_701/Q1"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[55]",
            "phy_name":"core.cool_controller.prevkey[55]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i56_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_701/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i56_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_701/F1"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[55]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[55]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i55/CK->core/cool_controller/prevkey_i55/Q
                                          SLICE_R12C21B      CLK_TO_Q1_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[55]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i56_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i56_3_lut_4_lut/Z
                                          SLICE_R12C21B      D1_TO_F1_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[55]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i55/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i54/CK",
        "phy_name":"core.cool_controller.SLICE_701/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i54/CK   core/cool_controller/prevkey_i55/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/prevkey_i50/Q  (SLICE_R13C18B)
Path End         : core/cool_controller/prevkey_i50/D  (SLICE_R13C18B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i50/CK",
        "phy_name":"core.cool_controller.SLICE_697/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i50/CK   core/cool_controller/prevkey_i51/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i50/Q",
        "phy_name":"core.cool_controller.SLICE_697/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i50/D",
        "phy_name":"core.cool_controller.SLICE_697/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i50/CK",
            "phy_name":"core.cool_controller.SLICE_697/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i50/Q",
            "phy_name":"core.cool_controller.SLICE_697/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[50]",
            "phy_name":"core.cool_controller.prevkey[50]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i51_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_697/D0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i51_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_697/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[50]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[50]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i50/CK->core/cool_controller/prevkey_i50/Q
                                          SLICE_R13C18B      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[50]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i51_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i51_3_lut_4_lut/Z
                                          SLICE_R13C18B      D0_TO_F0_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[50]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i50/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i50/CK",
        "phy_name":"core.cool_controller.SLICE_697/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i50/CK   core/cool_controller/prevkey_i51/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/prevkey_i46/Q  (SLICE_R15C21B)
Path End         : core/cool_controller/prevkey_i46/D  (SLICE_R15C21B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i46/CK",
        "phy_name":"core.cool_controller.SLICE_693/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i46/CK   core/cool_controller/prevkey_i47/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i46/Q",
        "phy_name":"core.cool_controller.SLICE_693/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i46/D",
        "phy_name":"core.cool_controller.SLICE_693/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i46/CK",
            "phy_name":"core.cool_controller.SLICE_693/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i46/Q",
            "phy_name":"core.cool_controller.SLICE_693/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[46]",
            "phy_name":"core.cool_controller.prevkey[46]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i47_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_693/D0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i47_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_693/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[46]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[46]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i46/CK->core/cool_controller/prevkey_i46/Q
                                          SLICE_R15C21B      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[46]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i47_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i47_3_lut_4_lut/Z
                                          SLICE_R15C21B      D0_TO_F0_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[46]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i46/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i46/CK",
        "phy_name":"core.cool_controller.SLICE_693/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i46/CK   core/cool_controller/prevkey_i47/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/prevkey_i47/Q  (SLICE_R15C21B)
Path End         : core/cool_controller/prevkey_i47/D  (SLICE_R15C21B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i46/CK",
        "phy_name":"core.cool_controller.SLICE_693/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i46/CK   core/cool_controller/prevkey_i47/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i47/Q",
        "phy_name":"core.cool_controller.SLICE_693/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i47/D",
        "phy_name":"core.cool_controller.SLICE_693/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i47/CK",
            "phy_name":"core.cool_controller.SLICE_693/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i47/Q",
            "phy_name":"core.cool_controller.SLICE_693/Q1"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[47]",
            "phy_name":"core.cool_controller.prevkey[47]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i48_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_693/D1"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i48_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_693/F1"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[47]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[47]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i47/CK->core/cool_controller/prevkey_i47/Q
                                          SLICE_R15C21B      CLK_TO_Q1_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[47]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i48_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i48_3_lut_4_lut/Z
                                          SLICE_R15C21B      D1_TO_F1_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[47]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i47/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i46/CK",
        "phy_name":"core.cool_controller.SLICE_693/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i46/CK   core/cool_controller/prevkey_i47/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/prevkey_i44/Q  (SLICE_R17C20A)
Path End         : core/cool_controller/prevkey_i44/D  (SLICE_R17C20A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i44/CK",
        "phy_name":"core.cool_controller.SLICE_691/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i44/CK   core/cool_controller/prevkey_i45/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i44/Q",
        "phy_name":"core.cool_controller.SLICE_691/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i44/D",
        "phy_name":"core.cool_controller.SLICE_691/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i44/CK",
            "phy_name":"core.cool_controller.SLICE_691/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i44/Q",
            "phy_name":"core.cool_controller.SLICE_691/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[44]",
            "phy_name":"core.cool_controller.prevkey[44]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i45_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_691/D0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i45_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_691/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[44]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[44]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i44/CK->core/cool_controller/prevkey_i44/Q
                                          SLICE_R17C20A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[44]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i45_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i45_3_lut_4_lut/Z
                                          SLICE_R17C20A      D0_TO_F0_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[44]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i44/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i44/CK",
        "phy_name":"core.cool_controller.SLICE_691/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i44/CK   core/cool_controller/prevkey_i45/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/prevkey_i40/Q  (SLICE_R14C19C)
Path End         : core/cool_controller/prevkey_i40/D  (SLICE_R14C19C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i40/CK",
        "phy_name":"core.cool_controller.SLICE_687/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i40/CK   core/cool_controller/prevkey_i41/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i40/Q",
        "phy_name":"core.cool_controller.SLICE_687/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i40/D",
        "phy_name":"core.cool_controller.SLICE_687/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i40/CK",
            "phy_name":"core.cool_controller.SLICE_687/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i40/Q",
            "phy_name":"core.cool_controller.SLICE_687/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[40]",
            "phy_name":"core.cool_controller.prevkey[40]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i41_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_687/D0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i41_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_687/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[40]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[40]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i40/CK->core/cool_controller/prevkey_i40/Q
                                          SLICE_R14C19C      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[40]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i41_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i41_3_lut_4_lut/Z
                                          SLICE_R14C19C      D0_TO_F0_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[40]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i40/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i40/CK",
        "phy_name":"core.cool_controller.SLICE_687/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i40/CK   core/cool_controller/prevkey_i41/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/prevkey_i34/Q  (SLICE_R9C21A)
Path End         : core/cool_controller/prevkey_i34/D  (SLICE_R9C21A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i34/CK",
        "phy_name":"core.cool_controller.SLICE_681/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i34/CK   core/cool_controller/prevkey_i35/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i34/Q",
        "phy_name":"core.cool_controller.SLICE_681/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i34/D",
        "phy_name":"core.cool_controller.SLICE_681/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/prevkey_i34/CK",
            "phy_name":"core.cool_controller.SLICE_681/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/prevkey_i34/Q",
            "phy_name":"core.cool_controller.SLICE_681/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey[34]",
            "phy_name":"core.cool_controller.prevkey[34]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/expand/mux_11_i35_3_lut_4_lut/A",
            "phy_name":"core.cool_controller.SLICE_681/D0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/expand/mux_11_i35_3_lut_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_681/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/prevkey_127__N_669[34]",
            "phy_name":"core.cool_controller.prevkey_127__N_669[34]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/prevkey_i34/CK->core/cool_controller/prevkey_i34/Q
                                          SLICE_R9C21A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/cool_controller/expand/prevkey[34]                      NET DELAY        0.712                  4.575  3       
core/cool_controller/expand/mux_11_i35_3_lut_4_lut/A->core/cool_controller/expand/mux_11_i35_3_lut_4_lut/Z
                                          SLICE_R9C21A       D0_TO_F0_DELAY   0.252                  4.827  1       
core/cool_controller/expand/prevkey_127__N_669[34]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/prevkey_i34/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/prevkey_i34/CK",
        "phy_name":"core.cool_controller.SLICE_681/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/prevkey_i34/CK   core/cool_controller/prevkey_i35/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cool_controller/state__i4/Q  (SLICE_R13C30D)
Path End         : core/cool_controller/state__i4/D  (SLICE_R13C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/state__i4/CK",
        "phy_name":"core.cool_controller.SLICE_646/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/state__i4/CK   core/cool_controller/state__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/cool_controller/state__i4/Q",
        "phy_name":"core.cool_controller.SLICE_646/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/state__i4/D",
        "phy_name":"core.cool_controller.SLICE_646/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/state__i4/CK",
            "phy_name":"core.cool_controller.SLICE_646/CLK"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/state__i4/Q",
            "phy_name":"core.cool_controller.SLICE_646/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3",
            "phy_name":"debug_state_c_3"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_2_4_lut/C",
            "phy_name":"core.cool_controller.SLICE_646/D0"
        },
        "pin1":
        {
            "log_name":"core/cool_controller/FSM_logic/debug_state_c_3_I_0_2_4_lut/Z",
            "phy_name":"core.cool_controller.SLICE_646/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/FSM_logic/nextstate[3]",
            "phy_name":"core.cool_controller.nextstate[3]"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cool_controller/state__i4/CK->core/cool_controller/state__i4/Q
                                          SLICE_R13C30D      CLK_TO_Q0_DELAY  0.779                  3.863  16      
core/cool_controller/FSM_logic/debug_state_c_3
                                                             NET DELAY        0.712                  4.575  16      
core/cool_controller/FSM_logic/debug_state_c_3_I_0_2_4_lut/C->core/cool_controller/FSM_logic/debug_state_c_3_I_0_2_4_lut/Z
                                          SLICE_R13C30D      D0_TO_F0_DELAY   0.252                  4.827  1       
core/cool_controller/FSM_logic/nextstate[3]
                                                             NET DELAY        0.000                  4.827  1       
core/cool_controller/state__i4/D                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cool_controller/state__i4/CK",
        "phy_name":"core.cool_controller.SLICE_646/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cool_controller/state__i4/CK   core/cool_controller/state__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/encodedtext_i26/Q  (SLICE_R9C17A)
Path End         : core/cyphertext_i0_i26/D  (SLICE_R8C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/encodedtext_i26/CK",
        "phy_name":"core.SLICE_415/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/encodedtext_i26/CK   core/encodedtext_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/encodedtext_i26/Q",
        "phy_name":"core.SLICE_415/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cyphertext_i0_i26/D",
        "phy_name":"core.SLICE_542/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/encodedtext_i26/CK",
            "phy_name":"core.SLICE_415/CLK"
        },
        "pin1":
        {
            "log_name":"core/encodedtext_i26/Q",
            "phy_name":"core.SLICE_415/Q0"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/sb/word3/b0/encodedtext[26]",
            "phy_name":"core.encodedtext[26]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core.SLICE_542/D0",
            "phy_name":"core.SLICE_542/D0"
        },
        "pin1":
        {
            "log_name":"core.SLICE_542/F0",
            "phy_name":"core.SLICE_542/F0"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core.encodedtext[26].sig_282.FeedThruLUT",
            "phy_name":"core.encodedtext[26].sig_282.FeedThruLUT"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/encodedtext_i26/CK->core/encodedtext_i26/Q
                                          SLICE_R9C17A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/sb/word3/b0/encodedtext[26]                             NET DELAY        0.712                  4.575  3       
core.SLICE_542/D0->core.SLICE_542/F0      SLICE_R8C16B       D0_TO_F0_DELAY   0.252                  4.827  1       
core.encodedtext[26].sig_282.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
core/cyphertext_i0_i26/D                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cyphertext_i0_i26/CK",
        "phy_name":"core.SLICE_542/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cyphertext_i0_i26/CK   core/cyphertext_i0_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/encodedtext_i27/Q  (SLICE_R9C17A)
Path End         : core/cyphertext_i0_i27/D  (SLICE_R8C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/encodedtext_i26/CK",
        "phy_name":"core.SLICE_415/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/encodedtext_i26/CK   core/encodedtext_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"core/encodedtext_i27/Q",
        "phy_name":"core.SLICE_415/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cyphertext_i0_i27/D",
        "phy_name":"core.SLICE_542/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core/encodedtext_i27/CK",
            "phy_name":"core.SLICE_415/CLK"
        },
        "pin1":
        {
            "log_name":"core/encodedtext_i27/Q",
            "phy_name":"core.SLICE_415/Q1"
        },
        "arrive":3.863,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/sb/word3/b0/encodedtext[27]",
            "phy_name":"core.encodedtext[27]"
        },
        "arrive":4.575,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"core.SLICE_542/D1",
            "phy_name":"core.SLICE_542/D1"
        },
        "pin1":
        {
            "log_name":"core.SLICE_542/F1",
            "phy_name":"core.SLICE_542/F1"
        },
        "arrive":4.827,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core.encodedtext[27].sig_283.FeedThruLUT",
            "phy_name":"core.encodedtext[27].sig_283.FeedThruLUT"
        },
        "arrive":4.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.827,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/encodedtext_i27/CK->core/encodedtext_i27/Q
                                          SLICE_R9C17A       CLK_TO_Q1_DELAY  0.779                  3.863  3       
core/sb/word3/b0/encodedtext[27]                             NET DELAY        0.712                  4.575  3       
core.SLICE_542/D1->core.SLICE_542/F1      SLICE_R8C16B       D1_TO_F1_DELAY   0.252                  4.827  1       
core.encodedtext[27].sig_283.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
core/cyphertext_i0_i27/D                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"core/cyphertext_i0_i26/CK",
        "phy_name":"core.SLICE_542/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"core/cool_controller/expand/rsb/b0/clk",
            "phy_name":"clk"
        },
        "arrive":3.084,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  225     
core/cool_controller/expand/rsb/b0/clk                       NET DELAY        3.084                  3.084  225     
{core/cyphertext_i0_i26/CK   core/cyphertext_i0_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
