// Seed: 4179004928
module module_0;
  assign id_1[{1{1'd0}}] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_6 = 1'b0;
  module_0();
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    output wire id_7,
    input wor id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11
);
  wire id_13;
  module_0();
  assign id_10 = 1;
  assign id_7  = (1'b0);
  id_14 :
  assert property (@(posedge 1) 1)
  else $display(id_8, id_9, 1, 1'b0, 1);
  wire id_15;
endmodule
