

================================================================
== Vitis HLS Report for 'mnist_inference_Pipeline_VITIS_LOOP_29_3'
================================================================
* Date:           Sun Sep 15 04:39:33 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        python_hlsc_fcnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|      791|  0.230 us|  7.910 us|   23|  791|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_29_3  |       21|      789|         7|          1|          1|  16 ~ 784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tile_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tile"   --->   Operation 12 'read' 'tile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln27_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln27"   --->   Operation 13 'read' 'select_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond30"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [fcnn.cpp:29]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %i_1" [fcnn.cpp:29]   --->   Operation 17 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.12ns)   --->   "%icmp_ln29 = icmp_eq  i10 %zext_ln29_1, i10 %select_ln27_read" [fcnn.cpp:29]   --->   Operation 18 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 784, i64 0"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.03ns)   --->   "%add_ln29 = add i7 %i_1, i7 1" [fcnn.cpp:29]   --->   Operation 20 'add' 'add_ln29' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc41_ifconv, void %VITIS_LOOP_36_5.preheader.exitStub" [fcnn.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.12ns)   --->   "%add_ln31 = add i10 %zext_ln29_1, i10 %tile_read" [fcnn.cpp:31]   --->   Operation 22 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i10 %add_ln31" [fcnn.cpp:31]   --->   Operation 23 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln31_1" [fcnn.cpp:31]   --->   Operation 24 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%input_r_load = load i10 %input_r_addr" [fcnn.cpp:31]   --->   Operation 25 'load' 'input_r_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %i" [fcnn.cpp:29]   --->   Operation 26 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%input_r_load = load i10 %input_r_addr" [fcnn.cpp:31]   --->   Operation 27 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %input_r_load" [fcnn.cpp:31]   --->   Operation 28 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.61ns)   --->   Input mux for Operation 29 '%pf = fpext i32 %bitcast_ln31'
ST_3 : Operation 29 [2/2] (2.48ns)   --->   "%pf = fpext i32 %bitcast_ln31" [fcnn.cpp:31]   --->   Operation 29 'fpext' 'pf' <Predicate = true> <Delay = 2.48> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 30 [1/2] (4.09ns)   --->   "%pf = fpext i32 %bitcast_ln31" [fcnn.cpp:31]   --->   Operation 30 'fpext' 'pf' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [fcnn.cpp:31]   --->   Operation 31 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %bitcast_ln724" [fcnn.cpp:31]   --->   Operation 32 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [fcnn.cpp:31]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [fcnn.cpp:31]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i64 %bitcast_ln724" [fcnn.cpp:31]   --->   Operation 35 'trunc' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %tmp_s" [fcnn.cpp:31]   --->   Operation 36 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln31_1" [fcnn.cpp:31]   --->   Operation 37 'bitconcatenate' 'zext_ln31_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i53 %zext_ln31_2_cast" [fcnn.cpp:31]   --->   Operation 38 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (3.27ns)   --->   "%sub_ln31 = sub i54 0, i54 %zext_ln31_2" [fcnn.cpp:31]   --->   Operation 39 'sub' 'sub_ln31' <Predicate = (tmp)> <Delay = 3.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.38ns)   --->   "%select_ln31 = select i1 %tmp, i54 %sub_ln31, i54 %zext_ln31_2" [fcnn.cpp:31]   --->   Operation 40 'select' 'select_ln31' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (3.53ns)   --->   "%icmp_ln31 = icmp_eq  i63 %trunc_ln31, i63 0" [fcnn.cpp:31]   --->   Operation 41 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 3.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (2.13ns)   --->   "%sub_ln31_1 = sub i12 1075, i12 %zext_ln31" [fcnn.cpp:31]   --->   Operation 42 'sub' 'sub_ln31_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln31_1 = icmp_sgt  i12 %sub_ln31_1, i12 8" [fcnn.cpp:31]   --->   Operation 43 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.13ns)   --->   "%add_ln31_1 = add i12 %sub_ln31_1, i12 4088" [fcnn.cpp:31]   --->   Operation 44 'add' 'add_ln31_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.13ns)   --->   "%sub_ln31_2 = sub i12 8, i12 %sub_ln31_1" [fcnn.cpp:31]   --->   Operation 45 'sub' 'sub_ln31_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.68ns)   --->   "%select_ln31_1 = select i1 %icmp_ln31_1, i12 %add_ln31_1, i12 %sub_ln31_2" [fcnn.cpp:31]   --->   Operation 46 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln31_2 = icmp_eq  i12 %sub_ln31_1, i12 8" [fcnn.cpp:31]   --->   Operation 47 'icmp' 'icmp_ln31_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i54 %select_ln31" [fcnn.cpp:31]   --->   Operation 48 'trunc' 'trunc_ln31_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln31_1, i32 4, i32 11" [fcnn.cpp:31]   --->   Operation 49 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.11ns)   --->   "%icmp_ln31_4 = icmp_eq  i8 %tmp_5, i8 0" [fcnn.cpp:31]   --->   Operation 50 'icmp' 'icmp_ln31_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.25>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i12 %select_ln31_1" [fcnn.cpp:31]   --->   Operation 51 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln31_3 = icmp_ult  i12 %select_ln31_1, i12 54" [fcnn.cpp:31]   --->   Operation 52 'icmp' 'icmp_ln31_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i32 %sext_ln31" [fcnn.cpp:31]   --->   Operation 53 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (4.28ns)   --->   "%ashr_ln31 = ashr i54 %select_ln31, i54 %zext_ln31_3" [fcnn.cpp:31]   --->   Operation 54 'ashr' 'ashr_ln31' <Predicate = true> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_6)   --->   "%trunc_ln31_3 = trunc i54 %ashr_ln31" [fcnn.cpp:31]   --->   Operation 55 'trunc' 'trunc_ln31_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_6)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_r_load, i32 31" [fcnn.cpp:31]   --->   Operation 56 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_6)   --->   "%select_ln31_7 = select i1 %tmp_4, i16 65535, i16 0" [fcnn.cpp:31]   --->   Operation 57 'select' 'select_ln31_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_6)   --->   "%select_ln31_2 = select i1 %icmp_ln31_3, i16 %trunc_ln31_3, i16 %select_ln31_7" [fcnn.cpp:31]   --->   Operation 58 'select' 'select_ln31_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln31cast = trunc i32 %sext_ln31" [fcnn.cpp:31]   --->   Operation 59 'trunc' 'sext_ln31cast' <Predicate = (!icmp_ln31 & icmp_ln31_4)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.67ns)   --->   "%shl_ln31 = shl i16 %trunc_ln31_2, i16 %sext_ln31cast" [fcnn.cpp:31]   --->   Operation 60 'shl' 'shl_ln31' <Predicate = (!icmp_ln31 & icmp_ln31_4)> <Delay = 3.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%select_ln31_3 = select i1 %icmp_ln31_4, i16 %shl_ln31, i16 0" [fcnn.cpp:31]   --->   Operation 61 'select' 'select_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%select_ln31_4 = select i1 %icmp_ln31, i16 0, i16 %select_ln31_3" [fcnn.cpp:31]   --->   Operation 62 'select' 'select_ln31_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%xor_ln31 = xor i1 %icmp_ln31, i1 1" [fcnn.cpp:31]   --->   Operation 63 'xor' 'xor_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%and_ln31 = and i1 %icmp_ln31_2, i1 %xor_ln31" [fcnn.cpp:31]   --->   Operation 64 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln31_5 = select i1 %and_ln31, i16 %trunc_ln31_2, i16 %select_ln31_4" [fcnn.cpp:31]   --->   Operation 65 'select' 'select_ln31_5' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_1)   --->   "%or_ln31 = or i1 %icmp_ln31, i1 %icmp_ln31_2" [fcnn.cpp:31]   --->   Operation 66 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_1)   --->   "%xor_ln31_1 = xor i1 %or_ln31, i1 1" [fcnn.cpp:31]   --->   Operation 67 'xor' 'xor_ln31_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln31_1 = and i1 %icmp_ln31_1, i1 %xor_ln31_1" [fcnn.cpp:31]   --->   Operation 68 'and' 'and_ln31_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln31_6 = select i1 %and_ln31_1, i16 %select_ln31_2, i16 %select_ln31_5" [fcnn.cpp:31]   --->   Operation 69 'select' 'select_ln31_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %i_1" [fcnn.cpp:29]   --->   Operation 70 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fcnn.cpp:30]   --->   Operation 71 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fcnn.cpp:29]   --->   Operation 72 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i16 %input_tile, i64 0, i64 %zext_ln29" [fcnn.cpp:31]   --->   Operation 73 'getelementptr' 'input_tile_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln31 = store i16 %select_ln31_6, i6 %input_tile_addr" [fcnn.cpp:31]   --->   Operation 74 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.cond30" [fcnn.cpp:29]   --->   Operation 75 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000000]
specinterface_ln0     (specinterface    ) [ 00000000]
tile_read             (read             ) [ 00000000]
select_ln27_read      (read             ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i_1                   (load             ) [ 01111111]
zext_ln29_1           (zext             ) [ 00000000]
icmp_ln29             (icmp             ) [ 01111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
add_ln29              (add              ) [ 00000000]
br_ln29               (br               ) [ 00000000]
add_ln31              (add              ) [ 00000000]
zext_ln31_1           (zext             ) [ 00000000]
input_r_addr          (getelementptr    ) [ 01100000]
store_ln29            (store            ) [ 00000000]
input_r_load          (load             ) [ 01011110]
bitcast_ln31          (bitcast          ) [ 01001000]
pf                    (fpext            ) [ 00000000]
bitcast_ln724         (bitcast          ) [ 00000000]
trunc_ln31            (trunc            ) [ 01000100]
tmp                   (bitselect        ) [ 01000100]
tmp_s                 (partselect       ) [ 01000100]
trunc_ln31_1          (trunc            ) [ 01000100]
zext_ln31             (zext             ) [ 00000000]
zext_ln31_2_cast      (bitconcatenate   ) [ 00000000]
zext_ln31_2           (zext             ) [ 00000000]
sub_ln31              (sub              ) [ 00000000]
select_ln31           (select           ) [ 01000010]
icmp_ln31             (icmp             ) [ 01000010]
sub_ln31_1            (sub              ) [ 00000000]
icmp_ln31_1           (icmp             ) [ 01000010]
add_ln31_1            (add              ) [ 00000000]
sub_ln31_2            (sub              ) [ 00000000]
select_ln31_1         (select           ) [ 01000010]
icmp_ln31_2           (icmp             ) [ 01000010]
trunc_ln31_2          (trunc            ) [ 01000010]
tmp_5                 (partselect       ) [ 00000000]
icmp_ln31_4           (icmp             ) [ 01000010]
sext_ln31             (sext             ) [ 00000000]
icmp_ln31_3           (icmp             ) [ 00000000]
zext_ln31_3           (zext             ) [ 00000000]
ashr_ln31             (ashr             ) [ 00000000]
trunc_ln31_3          (trunc            ) [ 00000000]
tmp_4                 (bitselect        ) [ 00000000]
select_ln31_7         (select           ) [ 00000000]
select_ln31_2         (select           ) [ 00000000]
sext_ln31cast         (trunc            ) [ 00000000]
shl_ln31              (shl              ) [ 00000000]
select_ln31_3         (select           ) [ 00000000]
select_ln31_4         (select           ) [ 00000000]
xor_ln31              (xor              ) [ 00000000]
and_ln31              (and              ) [ 00000000]
select_ln31_5         (select           ) [ 00000000]
or_ln31               (or               ) [ 00000000]
xor_ln31_1            (xor              ) [ 00000000]
and_ln31_1            (and              ) [ 00000000]
select_ln31_6         (select           ) [ 01000001]
zext_ln29             (zext             ) [ 00000000]
specpipeline_ln30     (specpipeline     ) [ 00000000]
specloopname_ln29     (specloopname     ) [ 00000000]
input_tile_addr       (getelementptr    ) [ 00000000]
store_ln31            (store            ) [ 00000000]
br_ln29               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln27">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln27"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_tile">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tile_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln27_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln27_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_r_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_tile_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_addr/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln31_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="1"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="pf/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln29_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln29_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln29_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln31_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln31_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln29_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bitcast_ln31_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln724_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln31_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln31_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_1/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln31_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="1"/>
<pin id="203" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln31_2_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="53" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="52" slack="1"/>
<pin id="208" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln31_2_cast/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln31_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="53" slack="0"/>
<pin id="213" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln31_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="53" slack="0"/>
<pin id="218" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln31_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="54" slack="0"/>
<pin id="224" dir="0" index="2" bw="53" slack="0"/>
<pin id="225" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln31_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="63" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sub_ln31_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln31_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln31_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln31_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31_2/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln31_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="0"/>
<pin id="260" dir="0" index="2" bw="12" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln31_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln31_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="54" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_2/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="12" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="5" slack="0"/>
<pin id="280" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln31_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_4/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln31_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln31_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="1"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_3/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln31_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="ashr_ln31_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="54" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln31/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln31_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="54" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_3/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="4"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln31_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_7/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln31_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="16" slack="0"/>
<pin id="331" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln31cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln31cast/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln31_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln31_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln31_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="16" slack="0"/>
<pin id="355" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_4/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln31_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln31_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln31_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="1"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_5/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln31_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="1" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xor_ln31_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31_1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln31_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_1/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln31_6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="16" slack="0"/>
<pin id="394" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_6/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln29_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="6"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/7 "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="6"/>
<pin id="411" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln29_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="5"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="418" class="1005" name="input_r_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="1"/>
<pin id="420" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="input_r_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="bitcast_ln31_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31 "/>
</bind>
</comp>

<comp id="434" class="1005" name="trunc_ln31_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="1"/>
<pin id="436" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_s_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="1"/>
<pin id="446" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="449" class="1005" name="trunc_ln31_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="52" slack="1"/>
<pin id="451" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31_1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln31_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="54" slack="1"/>
<pin id="456" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln31_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="466" class="1005" name="icmp_ln31_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="select_ln31_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="1"/>
<pin id="473" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="icmp_ln31_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="trunc_ln31_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln31_4_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_4 "/>
</bind>
</comp>

<comp id="494" class="1005" name="select_ln31_6_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="1"/>
<pin id="496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="92" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="132" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="135" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="86" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="166"><net_src comp="145" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="174"><net_src comp="124" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="171" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="171" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="171" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="211" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="201" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="233" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="233" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="239" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="245" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="233" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="221" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="257" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="289"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="291" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="294" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="308" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="319" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="291" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="344" pin="3"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="351" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="327" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="368" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="405"><net_src comp="82" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="412"><net_src comp="132" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="417"><net_src comp="139" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="98" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="426"><net_src comp="105" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="432"><net_src comp="167" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="437"><net_src comp="175" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="442"><net_src comp="179" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="447"><net_src comp="187" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="452"><net_src comp="197" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="457"><net_src comp="221" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="462"><net_src comp="228" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="469"><net_src comp="239" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="474"><net_src comp="257" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="480"><net_src comp="265" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="486"><net_src comp="271" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="492"><net_src comp="285" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="497"><net_src comp="390" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_tile | {7 }
 - Input state : 
	Port: mnist_inference_Pipeline_VITIS_LOOP_29_3 : select_ln27 | {1 }
	Port: mnist_inference_Pipeline_VITIS_LOOP_29_3 : tile | {1 }
	Port: mnist_inference_Pipeline_VITIS_LOOP_29_3 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		zext_ln29_1 : 2
		icmp_ln29 : 3
		add_ln29 : 2
		br_ln29 : 4
		add_ln31 : 3
		zext_ln31_1 : 4
		input_r_addr : 5
		input_r_load : 6
		store_ln29 : 3
	State 2
	State 3
		pf : 1
	State 4
		bitcast_ln724 : 1
		trunc_ln31 : 2
		tmp : 2
		tmp_s : 2
		trunc_ln31_1 : 2
	State 5
		zext_ln31_2 : 1
		sub_ln31 : 2
		select_ln31 : 3
		sub_ln31_1 : 1
		icmp_ln31_1 : 2
		add_ln31_1 : 2
		sub_ln31_2 : 2
		select_ln31_1 : 3
		icmp_ln31_2 : 2
		trunc_ln31_2 : 4
		tmp_5 : 4
		icmp_ln31_4 : 5
	State 6
		zext_ln31_3 : 1
		ashr_ln31 : 2
		trunc_ln31_3 : 3
		select_ln31_7 : 1
		select_ln31_2 : 4
		sext_ln31cast : 1
		shl_ln31 : 2
		select_ln31_3 : 3
		select_ln31_4 : 4
		select_ln31_5 : 5
		select_ln31_6 : 6
	State 7
		input_tile_addr : 1
		store_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   ashr   |       ashr_ln31_fu_303      |    0    |   161   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln29_fu_139      |    0    |    17   |
|          |       icmp_ln31_fu_228      |    0    |    70   |
|   icmp   |      icmp_ln31_1_fu_239     |    0    |    19   |
|          |      icmp_ln31_2_fu_265     |    0    |    19   |
|          |      icmp_ln31_4_fu_285     |    0    |    15   |
|          |      icmp_ln31_3_fu_294     |    0    |    19   |
|----------|-----------------------------|---------|---------|
|          |      select_ln31_fu_221     |    0    |    54   |
|          |     select_ln31_1_fu_257    |    0    |    12   |
|          |     select_ln31_7_fu_319    |    0    |    2    |
|  select  |     select_ln31_2_fu_327    |    0    |    16   |
|          |     select_ln31_3_fu_344    |    0    |    16   |
|          |     select_ln31_4_fu_351    |    0    |    16   |
|          |     select_ln31_5_fu_368    |    0    |    16   |
|          |     select_ln31_6_fu_390    |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |       sub_ln31_fu_215       |    0    |    60   |
|    sub   |      sub_ln31_1_fu_233      |    0    |    19   |
|          |      sub_ln31_2_fu_251      |    0    |    19   |
|----------|-----------------------------|---------|---------|
|          |       add_ln29_fu_145       |    0    |    14   |
|    add   |       add_ln31_fu_151       |    0    |    17   |
|          |      add_ln31_1_fu_245      |    0    |    19   |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln31_fu_339       |    0    |    35   |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln31_fu_358       |    0    |    2    |
|          |      xor_ln31_1_fu_379      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln31_fu_363       |    0    |    2    |
|          |      and_ln31_1_fu_385      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln31_fu_375       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |     tile_read_read_fu_86    |    0    |    0    |
|          | select_ln27_read_read_fu_92 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   fpext  |          grp_fu_124         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln29_1_fu_135     |    0    |    0    |
|          |      zext_ln31_1_fu_157     |    0    |    0    |
|   zext   |       zext_ln31_fu_201      |    0    |    0    |
|          |      zext_ln31_2_fu_211     |    0    |    0    |
|          |      zext_ln31_3_fu_299     |    0    |    0    |
|          |       zext_ln29_fu_398      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln31_fu_175      |    0    |    0    |
|          |     trunc_ln31_1_fu_197     |    0    |    0    |
|   trunc  |     trunc_ln31_2_fu_271     |    0    |    0    |
|          |     trunc_ln31_3_fu_308     |    0    |    0    |
|          |     sext_ln31cast_fu_335    |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_179         |    0    |    0    |
|          |         tmp_4_fu_312        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_s_fu_187        |    0    |    0    |
|          |         tmp_5_fu_275        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|   zext_ln31_2_cast_fu_204   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln31_fu_291      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   661   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| bitcast_ln31_reg_429|   32   |
|     i_1_reg_409     |    7   |
|      i_reg_402      |    7   |
|  icmp_ln29_reg_414  |    1   |
| icmp_ln31_1_reg_466 |    1   |
| icmp_ln31_2_reg_477 |    1   |
| icmp_ln31_4_reg_489 |    1   |
|  icmp_ln31_reg_459  |    1   |
| input_r_addr_reg_418|   10   |
| input_r_load_reg_423|   32   |
|select_ln31_1_reg_471|   12   |
|select_ln31_6_reg_494|   16   |
| select_ln31_reg_454 |   54   |
|     tmp_reg_439     |    1   |
|    tmp_s_reg_444    |   11   |
| trunc_ln31_1_reg_449|   52   |
| trunc_ln31_2_reg_483|   16   |
|  trunc_ln31_reg_434 |   63   |
+---------------------+--------+
|        Total        |   318  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_124    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||   3.22  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   661  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   318  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   318  |   679  |
+-----------+--------+--------+--------+
