|DE10_Nano_HDMI_TX
PWM_CHARGE <= pumps:inst6.PWM_CHARGE
FPGA_CLK1_50 => pumps:inst6.CLK
FPGA_CLK1_50 => M1:inst1.CLK
FPGA_CLK1_50 => RX:inst12.CLK
FPGA_CLK1_50 => ADC_ARBITER:inst4.clk
FPGA_CLK1_50 => adc_reader:inst11.clk
FPGA_CLK1_50 => DE10_Nano_HDMI_TX1:inst.FPGA_CLK1_50
FPGA_CLK1_50 => loads:inst5.CLK
FPGA_CLK1_50 => ARBITER2:inst2.CLK
FPGA_CLK1_50 => SIRC:inst7.CLK
FPGA_CLK1_50 => RX:inst8.CLK
RST => pumps:inst6.RST
RST => M1:inst1.RST
RST => RX:inst12.RST
RST => ADC_ARBITER:inst4.reset_n
RST => loads:inst5.RST
RST => ARBITER2:inst2.RST
RST => SIRC:inst7.RST
RST => RX:inst8.RST
START_PUMPS => pumps:inst6.START
DATA_IN_PW => RX:inst12.DATA_IN
ADC_SDO => adc_reader:inst11.ADC_SDO
PWM_DISCHARGE <= pumps:inst6.PWM_DISCHARGE
HDMI_TX_CLK <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_CLK
FPGA_CLK2_50 => DE10_Nano_HDMI_TX1:inst.FPGA_CLK2_50
FPGA_CLK3_50 => DE10_Nano_HDMI_TX1:inst.FPGA_CLK3_50
HDMI_TX_INT => DE10_Nano_HDMI_TX1:inst.HDMI_TX_INT
HDMI_I2C_SCL <> DE10_Nano_HDMI_TX1:inst.HDMI_I2C_SCL
HDMI_I2C_SDA <> DE10_Nano_HDMI_TX1:inst.HDMI_I2C_SDA
HDMI_I2S <> DE10_Nano_HDMI_TX1:inst.HDMI_I2S
HDMI_LRCLK <> DE10_Nano_HDMI_TX1:inst.HDMI_LRCLK
HDMI_MCLK <> DE10_Nano_HDMI_TX1:inst.HDMI_MCLK
HDMI_SCLK <> DE10_Nano_HDMI_TX1:inst.HDMI_SCLK
START_LOADS => loads:inst5.START
DATA_IN_SIRC => SIRC:inst7.DATA_IN
DATA_IN_MODEM => RX:inst8.DATA_IN
KEY[0] => DE10_Nano_HDMI_TX1:inst.KEY[0]
KEY[1] => DE10_Nano_HDMI_TX1:inst.KEY[1]
HDMI_TX_DE <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_DE
HDMI_TX_HS <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_HS
HDMI_TX_VS <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_VS
ADC_CONVST <= adc_reader:inst11.ADC_CONVST
ADC_SCK <= adc_reader:inst11.ADC_SCK
ADC_SDI <= adc_reader:inst11.ADC_SDI
DATA_OUT <= loads:inst5.DATA_OUT
HDMI_TX_D[0] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[0]
HDMI_TX_D[1] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[1]
HDMI_TX_D[2] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[2]
HDMI_TX_D[3] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[3]
HDMI_TX_D[4] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[4]
HDMI_TX_D[5] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[5]
HDMI_TX_D[6] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[6]
HDMI_TX_D[7] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[7]
HDMI_TX_D[8] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[8]
HDMI_TX_D[9] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[9]
HDMI_TX_D[10] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[10]
HDMI_TX_D[11] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[11]
HDMI_TX_D[12] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[12]
HDMI_TX_D[13] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[13]
HDMI_TX_D[14] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[14]
HDMI_TX_D[15] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[15]
HDMI_TX_D[16] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[16]
HDMI_TX_D[17] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[17]
HDMI_TX_D[18] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[18]
HDMI_TX_D[19] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[19]
HDMI_TX_D[20] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[20]
HDMI_TX_D[21] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[21]
HDMI_TX_D[22] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[22]
HDMI_TX_D[23] <= DE10_Nano_HDMI_TX1:inst.HDMI_TX_D[23]
LED[0] <= SIRC:inst7.DATA_OUT[0]
LED[1] <= SIRC:inst7.DATA_OUT[1]
LED[2] <= SIRC:inst7.DATA_OUT[2]
LED[3] <= SIRC:inst7.DATA_OUT[3]


|DE10_Nano_HDMI_TX|pumps:inst6
PWM_CHARGE <= PWM:CHARGE.DATA_OUT
CLK => PWM:CHARGE.CLK
CLK => ARBITER_PUMPS:inst.CLK
CLK => PWM:DISCHARGE.CLK
RST => PWM:CHARGE.RST
RST => ARBITER_PUMPS:inst.RST
RST => PWM:DISCHARGE.RST
START => ARBITER_PUMPS:inst.START
DATA_VALID => ARBITER_PUMPS:inst.DATA_VALID
BATTERY[0] => ARBITER_PUMPS:inst.BATTERY[0]
BATTERY[1] => ARBITER_PUMPS:inst.BATTERY[1]
BATTERY[2] => ARBITER_PUMPS:inst.BATTERY[2]
BATTERY[3] => ARBITER_PUMPS:inst.BATTERY[3]
BATTERY[4] => ARBITER_PUMPS:inst.BATTERY[4]
BATTERY[5] => ARBITER_PUMPS:inst.BATTERY[5]
BATTERY[6] => ARBITER_PUMPS:inst.BATTERY[6]
BATTERY[7] => ARBITER_PUMPS:inst.BATTERY[7]
DATA_NEG[0] => ARBITER_PUMPS:inst.DATA_NEG[0]
DATA_NEG[1] => ARBITER_PUMPS:inst.DATA_NEG[1]
DATA_NEG[2] => ARBITER_PUMPS:inst.DATA_NEG[2]
DATA_NEG[3] => ARBITER_PUMPS:inst.DATA_NEG[3]
DATA_NEG[4] => ARBITER_PUMPS:inst.DATA_NEG[4]
DATA_NEG[5] => ARBITER_PUMPS:inst.DATA_NEG[5]
DATA_NEG[6] => ARBITER_PUMPS:inst.DATA_NEG[6]
DATA_NEG[7] => ARBITER_PUMPS:inst.DATA_NEG[7]
DATA_POS[0] => ARBITER_PUMPS:inst.DATA_POS[0]
DATA_POS[1] => ARBITER_PUMPS:inst.DATA_POS[1]
DATA_POS[2] => ARBITER_PUMPS:inst.DATA_POS[2]
DATA_POS[3] => ARBITER_PUMPS:inst.DATA_POS[3]
DATA_POS[4] => ARBITER_PUMPS:inst.DATA_POS[4]
DATA_POS[5] => ARBITER_PUMPS:inst.DATA_POS[5]
DATA_POS[6] => ARBITER_PUMPS:inst.DATA_POS[6]
DATA_POS[7] => ARBITER_PUMPS:inst.DATA_POS[7]
PWM_DISCHARGE <= PWM:DISCHARGE.DATA_OUT
DATA_CHARGE[0] <= ARBITER_PUMPS:inst.DATA_CHARGE[0]
DATA_CHARGE[1] <= ARBITER_PUMPS:inst.DATA_CHARGE[1]
DATA_CHARGE[2] <= ARBITER_PUMPS:inst.DATA_CHARGE[2]
DATA_CHARGE[3] <= ARBITER_PUMPS:inst.DATA_CHARGE[3]
DATA_CHARGE[4] <= ARBITER_PUMPS:inst.DATA_CHARGE[4]
DATA_CHARGE[5] <= ARBITER_PUMPS:inst.DATA_CHARGE[5]
DATA_CHARGE[6] <= ARBITER_PUMPS:inst.DATA_CHARGE[6]
DATA_CHARGE[7] <= ARBITER_PUMPS:inst.DATA_CHARGE[7]
DATA_DISCHARGE[0] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[0]
DATA_DISCHARGE[1] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[1]
DATA_DISCHARGE[2] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[2]
DATA_DISCHARGE[3] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[3]
DATA_DISCHARGE[4] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[4]
DATA_DISCHARGE[5] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[5]
DATA_DISCHARGE[6] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[6]
DATA_DISCHARGE[7] <= ARBITER_PUMPS:inst.DATA_DISCHARGE[7]


|DE10_Nano_HDMI_TX|pumps:inst6|PWM:CHARGE
CLK => INT_COMMAND[0].CLK
CLK => INT_COMMAND[1].CLK
CLK => INT_COMMAND[2].CLK
CLK => INT_COMMAND[3].CLK
CLK => INT_COMMAND[4].CLK
CLK => INT_COMMAND[5].CLK
CLK => INT_COMMAND[6].CLK
CLK => INT_COMMAND[7].CLK
CLK => INT_DATA_OUT.CLK
CLK => CLK_STEP_DURATION[0].CLK
CLK => CLK_STEP_DURATION[1].CLK
CLK => CLK_STEP_DURATION[2].CLK
CLK => CLK_STEP_DURATION[3].CLK
CLK => CLK_STEP_DURATION[4].CLK
CLK => CLK_STEP_DURATION[5].CLK
CLK => CLK_STEP_DURATION[6].CLK
CLK => CLK_STEP_DURATION[7].CLK
CLK => CLK_STEP_DURATION[8].CLK
CLK => CLK_STEP_DURATION[9].CLK
CLK => CLK_STEP_DURATION[10].CLK
CLK => CLK_STEP_DURATION[11].CLK
CLK => CLK_STEP_DURATION[12].CLK
CLK => CLK_STEP_DURATION[13].CLK
CLK => CLK_STEP_DURATION[14].CLK
CLK => CLK_STEP_DURATION[15].CLK
CLK => CLK_STEP_DURATION[16].CLK
CLK => CLK_STEP_DURATION[17].CLK
CLK => ONE_DURATION[0].CLK
CLK => ONE_DURATION[1].CLK
CLK => ONE_DURATION[2].CLK
CLK => ONE_DURATION[3].CLK
CLK => ONE_DURATION[4].CLK
CLK => ONE_DURATION[5].CLK
CLK => ONE_DURATION[6].CLK
CLK => ONE_DURATION[7].CLK
CLK => CARRIER_PERIOD[0].CLK
CLK => CARRIER_PERIOD[1].CLK
CLK => CARRIER_PERIOD[2].CLK
CLK => CARRIER_PERIOD[3].CLK
CLK => CARRIER_PERIOD[4].CLK
CLK => CARRIER_PERIOD[5].CLK
CLK => CARRIER_PERIOD[6].CLK
CLK => CARRIER_PERIOD[7].CLK
CLK => CARRIER_PERIOD[8].CLK
CLK => CARRIER_PERIOD[9].CLK
CLK => CARRIER_PERIOD[10].CLK
CLK => CARRIER_PERIOD[11].CLK
CLK => CARRIER_PERIOD[12].CLK
CLK => CARRIER_PERIOD[13].CLK
CLK => CARRIER_PERIOD[14].CLK
CLK => CARRIER_PERIOD[15].CLK
CLK => CARRIER_PERIOD[16].CLK
CLK => CARRIER_PERIOD[17].CLK
RST => ONE_DURATION[0].ACLR
RST => ONE_DURATION[1].ACLR
RST => ONE_DURATION[2].ACLR
RST => ONE_DURATION[3].ACLR
RST => ONE_DURATION[4].ACLR
RST => ONE_DURATION[5].ACLR
RST => ONE_DURATION[6].ACLR
RST => ONE_DURATION[7].ACLR
RST => CARRIER_PERIOD[0].ACLR
RST => CARRIER_PERIOD[1].ACLR
RST => CARRIER_PERIOD[2].ACLR
RST => CARRIER_PERIOD[3].ACLR
RST => CARRIER_PERIOD[4].ACLR
RST => CARRIER_PERIOD[5].ACLR
RST => CARRIER_PERIOD[6].ACLR
RST => CARRIER_PERIOD[7].ACLR
RST => CARRIER_PERIOD[8].ACLR
RST => CARRIER_PERIOD[9].ACLR
RST => CARRIER_PERIOD[10].ACLR
RST => CARRIER_PERIOD[11].ACLR
RST => CARRIER_PERIOD[12].ACLR
RST => CARRIER_PERIOD[13].ACLR
RST => CARRIER_PERIOD[14].ACLR
RST => CARRIER_PERIOD[15].ACLR
RST => CARRIER_PERIOD[16].ACLR
RST => CARRIER_PERIOD[17].ACLR
RST => INT_COMMAND[0].ACLR
RST => INT_COMMAND[1].ACLR
RST => INT_COMMAND[2].ACLR
RST => INT_COMMAND[3].ACLR
RST => INT_COMMAND[4].ACLR
RST => INT_COMMAND[5].ACLR
RST => INT_COMMAND[6].ACLR
RST => INT_COMMAND[7].ACLR
RST => INT_DATA_OUT.ACLR
RST => CLK_STEP_DURATION[17].ENA
RST => CLK_STEP_DURATION[16].ENA
RST => CLK_STEP_DURATION[15].ENA
RST => CLK_STEP_DURATION[14].ENA
RST => CLK_STEP_DURATION[13].ENA
RST => CLK_STEP_DURATION[12].ENA
RST => CLK_STEP_DURATION[11].ENA
RST => CLK_STEP_DURATION[10].ENA
RST => CLK_STEP_DURATION[9].ENA
RST => CLK_STEP_DURATION[8].ENA
RST => CLK_STEP_DURATION[7].ENA
RST => CLK_STEP_DURATION[6].ENA
RST => CLK_STEP_DURATION[5].ENA
RST => CLK_STEP_DURATION[4].ENA
RST => CLK_STEP_DURATION[3].ENA
RST => CLK_STEP_DURATION[2].ENA
RST => CLK_STEP_DURATION[1].ENA
RST => CLK_STEP_DURATION[0].ENA
COMMAND[0] => INT_COMMAND[0].DATAIN
COMMAND[1] => INT_COMMAND[1].DATAIN
COMMAND[2] => INT_COMMAND[2].DATAIN
COMMAND[3] => INT_COMMAND[3].DATAIN
COMMAND[4] => INT_COMMAND[4].DATAIN
COMMAND[5] => INT_COMMAND[5].DATAIN
COMMAND[6] => INT_COMMAND[6].DATAIN
COMMAND[7] => INT_COMMAND[7].DATAIN
DATA_VALID => INT_DATA_OUT.OUTPUTSELECT
DATA_OUT <= INT_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst
CLK => INT_DATA_VALID.CLK
CLK => POWER_UPDATED.CLK
CLK => BAT_REG[0].CLK
CLK => BAT_REG[1].CLK
CLK => BAT_UPDATED.CLK
CLK => POWER_SINKED[0].CLK
CLK => POWER_SINKED[1].CLK
CLK => POWER_SINKED[2].CLK
CLK => POWER_SINKED[3].CLK
CLK => POWER_SINKED[4].CLK
CLK => POWER_SINKED[5].CLK
CLK => POWER_SINKED[6].CLK
CLK => POWER_SINKED[7].CLK
CLK => POWER_SOURCED[0].CLK
CLK => POWER_SOURCED[1].CLK
CLK => POWER_SOURCED[2].CLK
CLK => POWER_SOURCED[3].CLK
CLK => POWER_SOURCED[4].CLK
CLK => POWER_SOURCED[5].CLK
CLK => POWER_SOURCED[6].CLK
CLK => POWER_SOURCED[7].CLK
CLK => PRES_STATE~1.DATAIN
RST => POWER_SINKED[0].ACLR
RST => POWER_SINKED[1].ACLR
RST => POWER_SINKED[2].ACLR
RST => POWER_SINKED[3].ACLR
RST => POWER_SINKED[4].ACLR
RST => POWER_SINKED[5].ACLR
RST => POWER_SINKED[6].ACLR
RST => POWER_SINKED[7].ACLR
RST => POWER_SOURCED[0].ACLR
RST => POWER_SOURCED[1].ACLR
RST => POWER_SOURCED[2].ACLR
RST => POWER_SOURCED[3].ACLR
RST => POWER_SOURCED[4].ACLR
RST => POWER_SOURCED[5].ACLR
RST => POWER_SOURCED[6].ACLR
RST => POWER_SOURCED[7].ACLR
RST => BAT_UPDATED.PRESET
RST => POWER_UPDATED.PRESET
RST => PRES_STATE~3.DATAIN
RST => BAT_REG[1].ENA
RST => BAT_REG[0].ENA
RST => INT_DATA_VALID.ENA
START => process_2.IN1
DATA_NEG[0] => POWER_SINKED[0].DATAIN
DATA_NEG[1] => POWER_SINKED[1].DATAIN
DATA_NEG[2] => POWER_SINKED[2].DATAIN
DATA_NEG[3] => POWER_SINKED[3].DATAIN
DATA_NEG[4] => POWER_SINKED[4].DATAIN
DATA_NEG[5] => POWER_SINKED[5].DATAIN
DATA_NEG[6] => POWER_SINKED[6].DATAIN
DATA_NEG[7] => POWER_SINKED[7].DATAIN
DATA_POS[0] => POWER_SOURCED[0].DATAIN
DATA_POS[1] => POWER_SOURCED[1].DATAIN
DATA_POS[2] => POWER_SOURCED[2].DATAIN
DATA_POS[3] => POWER_SOURCED[3].DATAIN
DATA_POS[4] => POWER_SOURCED[4].DATAIN
DATA_POS[5] => POWER_SOURCED[5].DATAIN
DATA_POS[6] => POWER_SOURCED[6].DATAIN
DATA_POS[7] => POWER_SOURCED[7].DATAIN
DATA_VALID => POWER_UPDATED.IN1
DATA_VALID => INT_DATA_VALID.DATAIN
DATA_CHARGE[0] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[1] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[2] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[3] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[4] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[5] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[6] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE[7] <= DATA_CHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[0] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[1] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[2] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[3] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[4] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[5] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[6] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE[7] <= DATA_DISCHARGE.DB_MAX_OUTPUT_PORT_TYPE
DATA_CHARGE_VALID <= DATA_CHARGE_VALID.DB_MAX_OUTPUT_PORT_TYPE
DATA_DISCHARGE_VALID <= DATA_DISCHARGE_VALID.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[0] => LessThan0.IN16
BATTERY[0] => LessThan1.IN16
BATTERY[1] => LessThan0.IN15
BATTERY[1] => LessThan1.IN15
BATTERY[2] => LessThan0.IN14
BATTERY[2] => LessThan1.IN14
BATTERY[3] => LessThan0.IN13
BATTERY[3] => LessThan1.IN13
BATTERY[4] => LessThan0.IN12
BATTERY[4] => LessThan1.IN12
BATTERY[5] => LessThan0.IN11
BATTERY[5] => LessThan1.IN11
BATTERY[6] => LessThan0.IN10
BATTERY[6] => LessThan1.IN10
BATTERY[7] => LessThan0.IN9
BATTERY[7] => LessThan1.IN9


|DE10_Nano_HDMI_TX|pumps:inst6|PWM:DISCHARGE
CLK => INT_COMMAND[0].CLK
CLK => INT_COMMAND[1].CLK
CLK => INT_COMMAND[2].CLK
CLK => INT_COMMAND[3].CLK
CLK => INT_COMMAND[4].CLK
CLK => INT_COMMAND[5].CLK
CLK => INT_COMMAND[6].CLK
CLK => INT_COMMAND[7].CLK
CLK => INT_DATA_OUT.CLK
CLK => CLK_STEP_DURATION[0].CLK
CLK => CLK_STEP_DURATION[1].CLK
CLK => CLK_STEP_DURATION[2].CLK
CLK => CLK_STEP_DURATION[3].CLK
CLK => CLK_STEP_DURATION[4].CLK
CLK => CLK_STEP_DURATION[5].CLK
CLK => CLK_STEP_DURATION[6].CLK
CLK => CLK_STEP_DURATION[7].CLK
CLK => CLK_STEP_DURATION[8].CLK
CLK => CLK_STEP_DURATION[9].CLK
CLK => CLK_STEP_DURATION[10].CLK
CLK => CLK_STEP_DURATION[11].CLK
CLK => CLK_STEP_DURATION[12].CLK
CLK => CLK_STEP_DURATION[13].CLK
CLK => CLK_STEP_DURATION[14].CLK
CLK => CLK_STEP_DURATION[15].CLK
CLK => CLK_STEP_DURATION[16].CLK
CLK => CLK_STEP_DURATION[17].CLK
CLK => ONE_DURATION[0].CLK
CLK => ONE_DURATION[1].CLK
CLK => ONE_DURATION[2].CLK
CLK => ONE_DURATION[3].CLK
CLK => ONE_DURATION[4].CLK
CLK => ONE_DURATION[5].CLK
CLK => ONE_DURATION[6].CLK
CLK => ONE_DURATION[7].CLK
CLK => CARRIER_PERIOD[0].CLK
CLK => CARRIER_PERIOD[1].CLK
CLK => CARRIER_PERIOD[2].CLK
CLK => CARRIER_PERIOD[3].CLK
CLK => CARRIER_PERIOD[4].CLK
CLK => CARRIER_PERIOD[5].CLK
CLK => CARRIER_PERIOD[6].CLK
CLK => CARRIER_PERIOD[7].CLK
CLK => CARRIER_PERIOD[8].CLK
CLK => CARRIER_PERIOD[9].CLK
CLK => CARRIER_PERIOD[10].CLK
CLK => CARRIER_PERIOD[11].CLK
CLK => CARRIER_PERIOD[12].CLK
CLK => CARRIER_PERIOD[13].CLK
CLK => CARRIER_PERIOD[14].CLK
CLK => CARRIER_PERIOD[15].CLK
CLK => CARRIER_PERIOD[16].CLK
CLK => CARRIER_PERIOD[17].CLK
RST => ONE_DURATION[0].ACLR
RST => ONE_DURATION[1].ACLR
RST => ONE_DURATION[2].ACLR
RST => ONE_DURATION[3].ACLR
RST => ONE_DURATION[4].ACLR
RST => ONE_DURATION[5].ACLR
RST => ONE_DURATION[6].ACLR
RST => ONE_DURATION[7].ACLR
RST => CARRIER_PERIOD[0].ACLR
RST => CARRIER_PERIOD[1].ACLR
RST => CARRIER_PERIOD[2].ACLR
RST => CARRIER_PERIOD[3].ACLR
RST => CARRIER_PERIOD[4].ACLR
RST => CARRIER_PERIOD[5].ACLR
RST => CARRIER_PERIOD[6].ACLR
RST => CARRIER_PERIOD[7].ACLR
RST => CARRIER_PERIOD[8].ACLR
RST => CARRIER_PERIOD[9].ACLR
RST => CARRIER_PERIOD[10].ACLR
RST => CARRIER_PERIOD[11].ACLR
RST => CARRIER_PERIOD[12].ACLR
RST => CARRIER_PERIOD[13].ACLR
RST => CARRIER_PERIOD[14].ACLR
RST => CARRIER_PERIOD[15].ACLR
RST => CARRIER_PERIOD[16].ACLR
RST => CARRIER_PERIOD[17].ACLR
RST => INT_COMMAND[0].ACLR
RST => INT_COMMAND[1].ACLR
RST => INT_COMMAND[2].ACLR
RST => INT_COMMAND[3].ACLR
RST => INT_COMMAND[4].ACLR
RST => INT_COMMAND[5].ACLR
RST => INT_COMMAND[6].ACLR
RST => INT_COMMAND[7].ACLR
RST => INT_DATA_OUT.ACLR
RST => CLK_STEP_DURATION[17].ENA
RST => CLK_STEP_DURATION[16].ENA
RST => CLK_STEP_DURATION[15].ENA
RST => CLK_STEP_DURATION[14].ENA
RST => CLK_STEP_DURATION[13].ENA
RST => CLK_STEP_DURATION[12].ENA
RST => CLK_STEP_DURATION[11].ENA
RST => CLK_STEP_DURATION[10].ENA
RST => CLK_STEP_DURATION[9].ENA
RST => CLK_STEP_DURATION[8].ENA
RST => CLK_STEP_DURATION[7].ENA
RST => CLK_STEP_DURATION[6].ENA
RST => CLK_STEP_DURATION[5].ENA
RST => CLK_STEP_DURATION[4].ENA
RST => CLK_STEP_DURATION[3].ENA
RST => CLK_STEP_DURATION[2].ENA
RST => CLK_STEP_DURATION[1].ENA
RST => CLK_STEP_DURATION[0].ENA
COMMAND[0] => INT_COMMAND[0].DATAIN
COMMAND[1] => INT_COMMAND[1].DATAIN
COMMAND[2] => INT_COMMAND[2].DATAIN
COMMAND[3] => INT_COMMAND[3].DATAIN
COMMAND[4] => INT_COMMAND[4].DATAIN
COMMAND[5] => INT_COMMAND[5].DATAIN
COMMAND[6] => INT_COMMAND[6].DATAIN
COMMAND[7] => INT_COMMAND[7].DATAIN
DATA_VALID => INT_DATA_OUT.OUTPUTSELECT
DATA_OUT <= INT_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|M1:inst1
CLK => DATA_VALID~reg0.CLK
CLK => POWER_MEASURE[0].CLK
CLK => POWER_MEASURE[1].CLK
CLK => POWER_MEASURE[2].CLK
CLK => POWER_MEASURE[3].CLK
CLK => POWER_MEASURE[4].CLK
CLK => POWER_MEASURE[5].CLK
CLK => POWER_MEASURE[6].CLK
CLK => POWER_MEASURE[7].CLK
CLK => POWER_MEASURE[8].CLK
CLK => DATA_GOT[0].CLK
CLK => DATA_GOT[1].CLK
CLK => DATA_GOT[2].CLK
CLK => DATA_GOT[3].CLK
CLK => DATA_GOT[4].CLK
CLK => DATA_GOT[5].CLK
CLK => DATA_GOT[6].CLK
CLK => DATA_GOT[7].CLK
CLK => COUNT[0].CLK
CLK => COUNT[1].CLK
CLK => PRES_STATE~1.DATAIN
RST => DATA_VALID~reg0.PRESET
RST => COUNT[0].PRESET
RST => COUNT[1].PRESET
RST => DATA_GOT[0].ACLR
RST => DATA_GOT[1].ACLR
RST => DATA_GOT[2].ACLR
RST => DATA_GOT[3].ACLR
RST => DATA_GOT[4].ACLR
RST => DATA_GOT[5].ACLR
RST => DATA_GOT[6].ACLR
RST => DATA_GOT[7].ACLR
RST => POWER_MEASURE[0].ACLR
RST => POWER_MEASURE[1].ACLR
RST => POWER_MEASURE[2].ACLR
RST => POWER_MEASURE[3].ACLR
RST => POWER_MEASURE[4].ACLR
RST => POWER_MEASURE[5].ACLR
RST => POWER_MEASURE[6].ACLR
RST => POWER_MEASURE[7].ACLR
RST => POWER_MEASURE[8].ACLR
RST => PRES_STATE~3.DATAIN
DATA_IN[0] => DATA_GOT[0].DATAIN
DATA_IN[1] => DATA_GOT[1].DATAIN
DATA_IN[2] => DATA_GOT[2].DATAIN
DATA_IN[3] => DATA_GOT[3].DATAIN
DATA_IN[4] => DATA_GOT[4].DATAIN
DATA_IN[5] => DATA_GOT[5].DATAIN
DATA_IN[6] => DATA_GOT[6].DATAIN
DATA_IN[7] => DATA_GOT[7].DATAIN
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => Selector2.IN2
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => process_2.IN1
DATA_NEG[0] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[1] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[2] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[3] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[4] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[5] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[6] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_NEG[7] <= DATA_NEG.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[0] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[1] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[2] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[3] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[4] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[5] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[6] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_POS[7] <= DATA_POS.DB_MAX_OUTPUT_PORT_TYPE
DATA_VALID <= DATA_VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|RX:inst12
CLK => BIT_DURATION[0].CLK
CLK => BIT_DURATION[1].CLK
CLK => BIT_DURATION[2].CLK
CLK => BIT_DURATION[3].CLK
CLK => BIT_DURATION[4].CLK
CLK => BIT_DURATION[5].CLK
CLK => BIT_DURATION[6].CLK
CLK => BIT_DURATION[7].CLK
CLK => BIT_DURATION[8].CLK
CLK => BIT_DURATION[9].CLK
CLK => BIT_DURATION[10].CLK
CLK => BIT_DURATION[11].CLK
CLK => BIT_DURATION[12].CLK
CLK => BITS_GOT[0].CLK
CLK => BITS_GOT[1].CLK
CLK => BITS_GOT[2].CLK
CLK => READY~reg0.CLK
CLK => INT_DATA_OUT[0].CLK
CLK => INT_DATA_OUT[1].CLK
CLK => INT_DATA_OUT[2].CLK
CLK => INT_DATA_OUT[3].CLK
CLK => INT_DATA_OUT[4].CLK
CLK => INT_DATA_OUT[5].CLK
CLK => INT_DATA_OUT[6].CLK
CLK => INT_DATA_OUT[7].CLK
CLK => PRES_STATE~1.DATAIN
RST => INT_DATA_OUT[0].ACLR
RST => INT_DATA_OUT[1].ACLR
RST => INT_DATA_OUT[2].ACLR
RST => INT_DATA_OUT[3].ACLR
RST => INT_DATA_OUT[4].ACLR
RST => INT_DATA_OUT[5].ACLR
RST => INT_DATA_OUT[6].ACLR
RST => INT_DATA_OUT[7].ACLR
RST => READY~reg0.PRESET
RST => BITS_GOT[0].ACLR
RST => BITS_GOT[1].ACLR
RST => BITS_GOT[2].ACLR
RST => BIT_DURATION[0].ACLR
RST => BIT_DURATION[1].ACLR
RST => BIT_DURATION[2].ACLR
RST => BIT_DURATION[3].ACLR
RST => BIT_DURATION[4].ACLR
RST => BIT_DURATION[5].ACLR
RST => BIT_DURATION[6].ACLR
RST => BIT_DURATION[7].ACLR
RST => BIT_DURATION[8].ACLR
RST => BIT_DURATION[9].ACLR
RST => BIT_DURATION[10].ACLR
RST => BIT_DURATION[11].ACLR
RST => BIT_DURATION[12].ACLR
RST => PRES_STATE~3.DATAIN
DATA_OUT[0] <= INT_DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= INT_DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= INT_DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= INT_DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= INT_DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= INT_DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= INT_DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= INT_DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_IN => INT_DATA_OUT.DATAB
DATA_IN => Selector1.IN3
DATA_IN => Selector2.IN1
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|ADC_ARBITER:inst4
clk => CNT[0].CLK
clk => CNT[1].CLK
clk => CNT[2].CLK
clk => CNT[3].CLK
clk => CNT[4].CLK
clk => CNT[5].CLK
clk => CNT[6].CLK
clk => CNT[7].CLK
clk => CNT[8].CLK
clk => CNT[9].CLK
clk => CNT[10].CLK
clk => CNT[11].CLK
clk => CNT[12].CLK
clk => CNT[13].CLK
clk => CNT[14].CLK
clk => CNT[15].CLK
clk => CNT[16].CLK
clk => CNT[17].CLK
clk => CNT[18].CLK
clk => CNT[19].CLK
clk => CNT[20].CLK
clk => CNT[21].CLK
clk => CNT[22].CLK
clk => CNT[23].CLK
clk => BATTERY[0]~reg0.CLK
clk => BATTERY[1]~reg0.CLK
clk => BATTERY[2]~reg0.CLK
clk => BATTERY[3]~reg0.CLK
clk => BATTERY[4]~reg0.CLK
clk => BATTERY[5]~reg0.CLK
clk => BATTERY[6]~reg0.CLK
clk => BATTERY[7]~reg0.CLK
clk => PRES_STATE~1.DATAIN
reset_n => CNT[0].ACLR
reset_n => CNT[1].ACLR
reset_n => CNT[2].ACLR
reset_n => CNT[3].ACLR
reset_n => CNT[4].ACLR
reset_n => CNT[5].ACLR
reset_n => CNT[6].ACLR
reset_n => CNT[7].ACLR
reset_n => CNT[8].ACLR
reset_n => CNT[9].ACLR
reset_n => CNT[10].ACLR
reset_n => CNT[11].ACLR
reset_n => CNT[12].ACLR
reset_n => CNT[13].ACLR
reset_n => CNT[14].ACLR
reset_n => CNT[15].ACLR
reset_n => CNT[16].ACLR
reset_n => CNT[17].ACLR
reset_n => CNT[18].ACLR
reset_n => CNT[19].ACLR
reset_n => CNT[20].ACLR
reset_n => CNT[21].ACLR
reset_n => CNT[22].ACLR
reset_n => CNT[23].ACLR
reset_n => BATTERY[0]~reg0.ACLR
reset_n => BATTERY[1]~reg0.ACLR
reset_n => BATTERY[2]~reg0.ACLR
reset_n => BATTERY[3]~reg0.ACLR
reset_n => BATTERY[4]~reg0.ACLR
reset_n => BATTERY[5]~reg0.ACLR
reset_n => BATTERY[6]~reg0.ACLR
reset_n => BATTERY[7]~reg0.ACLR
reset_n => PRES_STATE~3.DATAIN
START <= START.DB_MAX_OUTPUT_PORT_TYPE
CH[0] <= <GND>
CH[1] <= <GND>
CH[2] <= <GND>
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DONE => NEXT_STATE.OUTPUTSELECT
DATA_IN[0] => ~NO_FANOUT~
DATA_IN[1] => ~NO_FANOUT~
DATA_IN[2] => ~NO_FANOUT~
DATA_IN[3] => ~NO_FANOUT~
DATA_IN[4] => BATTERY[0]~reg0.DATAIN
DATA_IN[5] => BATTERY[1]~reg0.DATAIN
DATA_IN[6] => BATTERY[2]~reg0.DATAIN
DATA_IN[7] => BATTERY[3]~reg0.DATAIN
DATA_IN[8] => BATTERY[4]~reg0.DATAIN
DATA_IN[9] => BATTERY[5]~reg0.DATAIN
DATA_IN[10] => BATTERY[6]~reg0.DATAIN
DATA_IN[11] => BATTERY[7]~reg0.DATAIN
BATTERY[0] <= BATTERY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[1] <= BATTERY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[2] <= BATTERY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[3] <= BATTERY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[4] <= BATTERY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[5] <= BATTERY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[6] <= BATTERY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BATTERY[7] <= BATTERY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|adc_reader:inst11
clk => ADC_SCK.DATAB
clk => measure_done~reg0.CLK
clk => tick[0].CLK
clk => tick[1].CLK
clk => tick[2].CLK
clk => tick[3].CLK
clk => tick[4].CLK
clk => tick[5].CLK
clk => tick[6].CLK
clk => tick[7].CLK
clk => tick[8].CLK
clk => tick[9].CLK
clk => tick[10].CLK
clk => tick[11].CLK
clk => tick[12].CLK
clk => tick[13].CLK
clk => tick[14].CLK
clk => tick[15].CLK
clk => pre_measure_start.CLK
clk => write_pos[0].CLK
clk => write_pos[1].CLK
clk => write_pos[2].CLK
clk => write_pos[3].CLK
clk => read_data[0].CLK
clk => read_data[1].CLK
clk => read_data[2].CLK
clk => read_data[3].CLK
clk => read_data[4].CLK
clk => read_data[5].CLK
clk => read_data[6].CLK
clk => read_data[7].CLK
clk => read_data[8].CLK
clk => read_data[9].CLK
clk => read_data[10].CLK
clk => read_data[11].CLK
clk => sdi_index[0].CLK
clk => sdi_index[1].CLK
clk => sdi_index[2].CLK
clk => ADC_SDI~reg0.CLK
clk => clk_enable.CLK
measure_start => reset_n.IN1
measure_start => pre_measure_start.DATAIN
measure_ch[0] => Decoder2.IN2
measure_ch[1] => Decoder1.IN1
measure_ch[1] => Decoder2.IN1
measure_ch[1] => config_cmd[2].DATAIN
measure_ch[2] => Decoder1.IN0
measure_ch[2] => Decoder2.IN0
measure_ch[2] => config_cmd[3].DATAIN
measure_done <= measure_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
ADC_CONVST <= ADC_CONVST.DB_MAX_OUTPUT_PORT_TYPE
ADC_SCK <= ADC_SCK.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDI <= ADC_SDI~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst
STATUS[0] => STATUS[0].IN1
STATUS[1] => STATUS[1].IN1
STATUS[2] => STATUS[2].IN1
STATUS[3] => STATUS[3].IN1
STATUS[4] => STATUS[4].IN1
STATUS[5] => STATUS[5].IN1
STATUS[6] => STATUS[6].IN1
STATUS[7] => STATUS[7].IN1
STATUS[8] => STATUS[8].IN1
STATUS[9] => STATUS[9].IN1
STATUS[10] => STATUS[10].IN1
STATUS[11] => STATUS[11].IN1
STATUS[12] => STATUS[12].IN1
STATUS[13] => STATUS[13].IN1
STATUS[14] => STATUS[14].IN1
STATUS[15] => STATUS[15].IN1
FORCED[0] => FORCED[0].IN1
FORCED[1] => FORCED[1].IN1
FORCED[2] => FORCED[2].IN1
FORCED[3] => FORCED[3].IN1
FORCED[4] => FORCED[4].IN1
FORCED[5] => FORCED[5].IN1
FORCED[6] => FORCED[6].IN1
FORCED[7] => FORCED[7].IN1
FORCED[8] => FORCED[8].IN1
FORCED[9] => FORCED[9].IN1
FORCED[10] => FORCED[10].IN1
FORCED[11] => FORCED[11].IN1
FORCED[12] => FORCED[12].IN1
FORCED[13] => FORCED[13].IN1
FORCED[14] => FORCED[14].IN1
FORCED[15] => FORCED[15].IN1
CHARGE[0] => CHARGE[0].IN1
CHARGE[1] => CHARGE[1].IN1
CHARGE[2] => CHARGE[2].IN1
CHARGE[3] => CHARGE[3].IN1
CHARGE[4] => CHARGE[4].IN1
CHARGE[5] => CHARGE[5].IN1
CHARGE[6] => CHARGE[6].IN1
CHARGE[7] => CHARGE[7].IN1
DISCHARGE[0] => DISCHARGE[0].IN1
DISCHARGE[1] => DISCHARGE[1].IN1
DISCHARGE[2] => DISCHARGE[2].IN1
DISCHARGE[3] => DISCHARGE[3].IN1
DISCHARGE[4] => DISCHARGE[4].IN1
DISCHARGE[5] => DISCHARGE[5].IN1
DISCHARGE[6] => DISCHARGE[6].IN1
DISCHARGE[7] => DISCHARGE[7].IN1
P_SOURCED[0] => P_SOURCED[0].IN1
P_SOURCED[1] => P_SOURCED[1].IN1
P_SOURCED[2] => P_SOURCED[2].IN1
P_SOURCED[3] => P_SOURCED[3].IN1
P_SOURCED[4] => P_SOURCED[4].IN1
P_SOURCED[5] => P_SOURCED[5].IN1
P_SOURCED[6] => P_SOURCED[6].IN1
P_SOURCED[7] => P_SOURCED[7].IN1
P_SINKED[0] => P_SINKED[0].IN1
P_SINKED[1] => P_SINKED[1].IN1
P_SINKED[2] => P_SINKED[2].IN1
P_SINKED[3] => P_SINKED[3].IN1
P_SINKED[4] => P_SINKED[4].IN1
P_SINKED[5] => P_SINKED[5].IN1
P_SINKED[6] => P_SINKED[6].IN1
P_SINKED[7] => P_SINKED[7].IN1
BATTERY[0] => BATTERY[0].IN1
BATTERY[1] => BATTERY[1].IN1
BATTERY[2] => BATTERY[2].IN1
BATTERY[3] => BATTERY[3].IN1
BATTERY[4] => BATTERY[4].IN1
BATTERY[5] => BATTERY[5].IN1
BATTERY[6] => BATTERY[6].IN1
BATTERY[7] => BATTERY[7].IN1
FPGA_CLK1_50 => FPGA_CLK1_50.IN2
FPGA_CLK2_50 => FPGA_CLK2_50.IN1
FPGA_CLK3_50 => ~NO_FANOUT~
HDMI_I2C_SCL <> I2C_HDMI_Config:u_I2C_HDMI_Config.I2C_SCLK
HDMI_I2C_SDA <> I2C_HDMI_Config:u_I2C_HDMI_Config.I2C_SDAT
HDMI_I2S <> AUDIO_IF:u_AVG.i2s
HDMI_LRCLK <> AUDIO_IF:u_AVG.lrclk
HDMI_MCLK <> <UNC>
HDMI_SCLK <> AUDIO_IF:u_AVG.sclk
HDMI_TX_CLK <= vpg:u_vpg.vpg_pclk
HDMI_TX_D[0] <= vpg:u_vpg.vpg_b
HDMI_TX_D[1] <= vpg:u_vpg.vpg_b
HDMI_TX_D[2] <= vpg:u_vpg.vpg_b
HDMI_TX_D[3] <= vpg:u_vpg.vpg_b
HDMI_TX_D[4] <= vpg:u_vpg.vpg_b
HDMI_TX_D[5] <= vpg:u_vpg.vpg_b
HDMI_TX_D[6] <= vpg:u_vpg.vpg_b
HDMI_TX_D[7] <= vpg:u_vpg.vpg_b
HDMI_TX_D[8] <= vpg:u_vpg.vpg_g
HDMI_TX_D[9] <= vpg:u_vpg.vpg_g
HDMI_TX_D[10] <= vpg:u_vpg.vpg_g
HDMI_TX_D[11] <= vpg:u_vpg.vpg_g
HDMI_TX_D[12] <= vpg:u_vpg.vpg_g
HDMI_TX_D[13] <= vpg:u_vpg.vpg_g
HDMI_TX_D[14] <= vpg:u_vpg.vpg_g
HDMI_TX_D[15] <= vpg:u_vpg.vpg_g
HDMI_TX_D[16] <= vpg:u_vpg.vpg_r
HDMI_TX_D[17] <= vpg:u_vpg.vpg_r
HDMI_TX_D[18] <= vpg:u_vpg.vpg_r
HDMI_TX_D[19] <= vpg:u_vpg.vpg_r
HDMI_TX_D[20] <= vpg:u_vpg.vpg_r
HDMI_TX_D[21] <= vpg:u_vpg.vpg_r
HDMI_TX_D[22] <= vpg:u_vpg.vpg_r
HDMI_TX_D[23] <= vpg:u_vpg.vpg_r
HDMI_TX_DE <= vpg:u_vpg.vpg_de
HDMI_TX_HS <= vpg:u_vpg.vpg_hs
HDMI_TX_INT => HDMI_TX_INT.IN1
HDMI_TX_VS <= vpg:u_vpg.vpg_vs
KEY[0] => _.IN1
KEY[1] => KEY[1].IN1


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= sys_pll_0002:sys_pll_inst.outclk_0
outclk_1 <= sys_pll_0002:sys_pll_inst.outclk_1
locked <= sys_pll_0002:sys_pll_inst.locked


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg_mode:u_vpg_mode
reset_n => vpg_mode[0]~reg0.ACLR
reset_n => vpg_mode[1]~reg0.ACLR
reset_n => vpg_mode[2]~reg0.PRESET
reset_n => vpg_mode[3]~reg0.ACLR
reset_n => vpg_mode_change~reg0.ACLR
reset_n => pre_mode_button.PRESET
reset_n => m_virtual[0].ACLR
reset_n => m_virtual[1].ACLR
reset_n => m_virtual[2].ACLR
reset_n => m_virtual[3].ACLR
reset_n => m_virtual[4].ACLR
reset_n => m_virtual[5].ACLR
reset_n => m_virtual[6].ACLR
reset_n => m_virtual[7].ACLR
reset_n => m_virtual[8].ACLR
reset_n => m_virtual[9].ACLR
clk => vpg_mode[0]~reg0.CLK
clk => vpg_mode[1]~reg0.CLK
clk => vpg_mode[2]~reg0.CLK
clk => vpg_mode[3]~reg0.CLK
clk => vpg_mode_change~reg0.CLK
clk => pre_mode_button.CLK
clk => m_virtual[0].CLK
clk => m_virtual[1].CLK
clk => m_virtual[2].CLK
clk => m_virtual[3].CLK
clk => m_virtual[4].CLK
clk => m_virtual[5].CLK
clk => m_virtual[6].CLK
clk => m_virtual[7].CLK
clk => m_virtual[8].CLK
clk => m_virtual[9].CLK
clk_en => vpg_mode[0]~reg0.ENA
clk_en => m_virtual[9].ENA
clk_en => m_virtual[8].ENA
clk_en => m_virtual[7].ENA
clk_en => m_virtual[6].ENA
clk_en => m_virtual[5].ENA
clk_en => m_virtual[4].ENA
clk_en => m_virtual[3].ENA
clk_en => m_virtual[2].ENA
clk_en => m_virtual[1].ENA
clk_en => m_virtual[0].ENA
clk_en => pre_mode_button.ENA
clk_en => vpg_mode_change~reg0.ENA
clk_en => vpg_mode[3]~reg0.ENA
clk_en => vpg_mode[2]~reg0.ENA
clk_en => vpg_mode[1]~reg0.ENA
mode_button => always0.IN1
mode_button => pre_mode_button.DATAIN
vpg_mode_change <= vpg_mode_change~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpg_mode[0] <= vpg_mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpg_mode[1] <= vpg_mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpg_mode[2] <= vpg_mode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpg_mode[3] <= vpg_mode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg
clk_50 => clk_50.IN3
reset_n => reset_n.IN1
STATUS[0] => STATUS[0].IN1
STATUS[1] => STATUS[1].IN1
STATUS[2] => STATUS[2].IN1
STATUS[3] => STATUS[3].IN1
STATUS[4] => STATUS[4].IN1
STATUS[5] => STATUS[5].IN1
STATUS[6] => STATUS[6].IN1
STATUS[7] => STATUS[7].IN1
STATUS[8] => STATUS[8].IN1
STATUS[9] => STATUS[9].IN1
STATUS[10] => STATUS[10].IN1
STATUS[11] => STATUS[11].IN1
STATUS[12] => STATUS[12].IN1
STATUS[13] => STATUS[13].IN1
STATUS[14] => STATUS[14].IN1
STATUS[15] => STATUS[15].IN1
FORCED[0] => FORCED[0].IN1
FORCED[1] => FORCED[1].IN1
FORCED[2] => FORCED[2].IN1
FORCED[3] => FORCED[3].IN1
FORCED[4] => FORCED[4].IN1
FORCED[5] => FORCED[5].IN1
FORCED[6] => FORCED[6].IN1
FORCED[7] => FORCED[7].IN1
FORCED[8] => FORCED[8].IN1
FORCED[9] => FORCED[9].IN1
FORCED[10] => FORCED[10].IN1
FORCED[11] => FORCED[11].IN1
FORCED[12] => FORCED[12].IN1
FORCED[13] => FORCED[13].IN1
FORCED[14] => FORCED[14].IN1
FORCED[15] => FORCED[15].IN1
CHARGE[0] => CHARGE[0].IN1
CHARGE[1] => CHARGE[1].IN1
CHARGE[2] => CHARGE[2].IN1
CHARGE[3] => CHARGE[3].IN1
CHARGE[4] => CHARGE[4].IN1
CHARGE[5] => CHARGE[5].IN1
CHARGE[6] => CHARGE[6].IN1
CHARGE[7] => CHARGE[7].IN1
DISCHARGE[0] => DISCHARGE[0].IN1
DISCHARGE[1] => DISCHARGE[1].IN1
DISCHARGE[2] => DISCHARGE[2].IN1
DISCHARGE[3] => DISCHARGE[3].IN1
DISCHARGE[4] => DISCHARGE[4].IN1
DISCHARGE[5] => DISCHARGE[5].IN1
DISCHARGE[6] => DISCHARGE[6].IN1
DISCHARGE[7] => DISCHARGE[7].IN1
P_SOURCED[0] => P_SOURCED[0].IN1
P_SOURCED[1] => P_SOURCED[1].IN1
P_SOURCED[2] => P_SOURCED[2].IN1
P_SOURCED[3] => P_SOURCED[3].IN1
P_SOURCED[4] => P_SOURCED[4].IN1
P_SOURCED[5] => P_SOURCED[5].IN1
P_SOURCED[6] => P_SOURCED[6].IN1
P_SOURCED[7] => P_SOURCED[7].IN1
P_SINKED[0] => P_SINKED[0].IN1
P_SINKED[1] => P_SINKED[1].IN1
P_SINKED[2] => P_SINKED[2].IN1
P_SINKED[3] => P_SINKED[3].IN1
P_SINKED[4] => P_SINKED[4].IN1
P_SINKED[5] => P_SINKED[5].IN1
P_SINKED[6] => P_SINKED[6].IN1
P_SINKED[7] => P_SINKED[7].IN1
BATTERY[0] => BATTERY[0].IN1
BATTERY[1] => BATTERY[1].IN1
BATTERY[2] => BATTERY[2].IN1
BATTERY[3] => BATTERY[3].IN1
BATTERY[4] => BATTERY[4].IN1
BATTERY[5] => BATTERY[5].IN1
BATTERY[6] => BATTERY[6].IN1
BATTERY[7] => BATTERY[7].IN1
mode[0] => mode[0].IN1
mode[1] => mode[1].IN1
mode[2] => mode[2].IN1
mode[3] => mode[3].IN1
mode_change => mode_change.IN1
vpg_pclk <= vpg_pclk.DB_MAX_OUTPUT_PORT_TYPE
vpg_de <= vga_generator1:u_vga_generator1.vga_de
vpg_hs <= vga_generator1:u_vga_generator1.vga_hs
vpg_vs <= vga_generator1:u_vga_generator1.vga_vs
vpg_r[0] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[1] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[2] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[3] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[4] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[5] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[6] <= vga_generator1:u_vga_generator1.vga_r
vpg_r[7] <= vga_generator1:u_vga_generator1.vga_r
vpg_g[0] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[1] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[2] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[3] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[4] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[5] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[6] <= vga_generator1:u_vga_generator1.vga_g
vpg_g[7] <= vga_generator1:u_vga_generator1.vga_g
vpg_b[0] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[1] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[2] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[3] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[4] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[5] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[6] <= vga_generator1:u_vga_generator1.vga_b
vpg_b[7] <= vga_generator1:u_vga_generator1.vga_b


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig
mgmt_clk => mgmt_clk.IN1
mgmt_reset => mgmt_reset.IN1
mgmt_waitrequest <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_waitrequest
mgmt_read => mgmt_read.IN1
mgmt_write => mgmt_write.IN1
mgmt_readdata[0] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[1] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[2] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[3] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[4] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[5] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[6] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[7] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[8] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[9] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[10] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[11] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[12] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[13] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[14] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[15] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[16] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[17] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[18] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[19] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[20] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[21] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[22] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[23] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[24] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[25] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[26] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[27] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[28] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[29] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[30] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_readdata[31] <= altera_pll_reconfig_top:pll_reconfig_inst.mgmt_readdata
mgmt_address[0] => mgmt_address[0].IN1
mgmt_address[1] => mgmt_address[1].IN1
mgmt_address[2] => mgmt_address[2].IN1
mgmt_address[3] => mgmt_address[3].IN1
mgmt_address[4] => mgmt_address[4].IN1
mgmt_address[5] => mgmt_address[5].IN1
mgmt_writedata[0] => mgmt_writedata[0].IN1
mgmt_writedata[1] => mgmt_writedata[1].IN1
mgmt_writedata[2] => mgmt_writedata[2].IN1
mgmt_writedata[3] => mgmt_writedata[3].IN1
mgmt_writedata[4] => mgmt_writedata[4].IN1
mgmt_writedata[5] => mgmt_writedata[5].IN1
mgmt_writedata[6] => mgmt_writedata[6].IN1
mgmt_writedata[7] => mgmt_writedata[7].IN1
mgmt_writedata[8] => mgmt_writedata[8].IN1
mgmt_writedata[9] => mgmt_writedata[9].IN1
mgmt_writedata[10] => mgmt_writedata[10].IN1
mgmt_writedata[11] => mgmt_writedata[11].IN1
mgmt_writedata[12] => mgmt_writedata[12].IN1
mgmt_writedata[13] => mgmt_writedata[13].IN1
mgmt_writedata[14] => mgmt_writedata[14].IN1
mgmt_writedata[15] => mgmt_writedata[15].IN1
mgmt_writedata[16] => mgmt_writedata[16].IN1
mgmt_writedata[17] => mgmt_writedata[17].IN1
mgmt_writedata[18] => mgmt_writedata[18].IN1
mgmt_writedata[19] => mgmt_writedata[19].IN1
mgmt_writedata[20] => mgmt_writedata[20].IN1
mgmt_writedata[21] => mgmt_writedata[21].IN1
mgmt_writedata[22] => mgmt_writedata[22].IN1
mgmt_writedata[23] => mgmt_writedata[23].IN1
mgmt_writedata[24] => mgmt_writedata[24].IN1
mgmt_writedata[25] => mgmt_writedata[25].IN1
mgmt_writedata[26] => mgmt_writedata[26].IN1
mgmt_writedata[27] => mgmt_writedata[27].IN1
mgmt_writedata[28] => mgmt_writedata[28].IN1
mgmt_writedata[29] => mgmt_writedata[29].IN1
mgmt_writedata[30] => mgmt_writedata[30].IN1
mgmt_writedata[31] => mgmt_writedata[31].IN1
reconfig_to_pll[0] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[1] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[2] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[3] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[4] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[5] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[6] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[7] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[8] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[9] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[10] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[11] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[12] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[13] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[14] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[15] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[16] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[17] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[18] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[19] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[20] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[21] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[22] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[23] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[24] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[25] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[26] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[27] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[28] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[29] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[30] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[31] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[32] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[33] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[34] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[35] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[36] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[37] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[38] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[39] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[40] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[41] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[42] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[43] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[44] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[45] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[46] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[47] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[48] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[49] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[50] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[51] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[52] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[53] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[54] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[55] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[56] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[57] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[58] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[59] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[60] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[61] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[62] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_to_pll[63] <= altera_pll_reconfig_top:pll_reconfig_inst.reconfig_to_pll
reconfig_from_pll[0] => reconfig_from_pll[0].IN1
reconfig_from_pll[1] => reconfig_from_pll[1].IN1
reconfig_from_pll[2] => reconfig_from_pll[2].IN1
reconfig_from_pll[3] => reconfig_from_pll[3].IN1
reconfig_from_pll[4] => reconfig_from_pll[4].IN1
reconfig_from_pll[5] => reconfig_from_pll[5].IN1
reconfig_from_pll[6] => reconfig_from_pll[6].IN1
reconfig_from_pll[7] => reconfig_from_pll[7].IN1
reconfig_from_pll[8] => reconfig_from_pll[8].IN1
reconfig_from_pll[9] => reconfig_from_pll[9].IN1
reconfig_from_pll[10] => reconfig_from_pll[10].IN1
reconfig_from_pll[11] => reconfig_from_pll[11].IN1
reconfig_from_pll[12] => reconfig_from_pll[12].IN1
reconfig_from_pll[13] => reconfig_from_pll[13].IN1
reconfig_from_pll[14] => reconfig_from_pll[14].IN1
reconfig_from_pll[15] => reconfig_from_pll[15].IN1
reconfig_from_pll[16] => reconfig_from_pll[16].IN1
reconfig_from_pll[17] => reconfig_from_pll[17].IN1
reconfig_from_pll[18] => reconfig_from_pll[18].IN1
reconfig_from_pll[19] => reconfig_from_pll[19].IN1
reconfig_from_pll[20] => reconfig_from_pll[20].IN1
reconfig_from_pll[21] => reconfig_from_pll[21].IN1
reconfig_from_pll[22] => reconfig_from_pll[22].IN1
reconfig_from_pll[23] => reconfig_from_pll[23].IN1
reconfig_from_pll[24] => reconfig_from_pll[24].IN1
reconfig_from_pll[25] => reconfig_from_pll[25].IN1
reconfig_from_pll[26] => reconfig_from_pll[26].IN1
reconfig_from_pll[27] => reconfig_from_pll[27].IN1
reconfig_from_pll[28] => reconfig_from_pll[28].IN1
reconfig_from_pll[29] => reconfig_from_pll[29].IN1
reconfig_from_pll[30] => reconfig_from_pll[30].IN1
reconfig_from_pll[31] => reconfig_from_pll[31].IN1
reconfig_from_pll[32] => reconfig_from_pll[32].IN1
reconfig_from_pll[33] => reconfig_from_pll[33].IN1
reconfig_from_pll[34] => reconfig_from_pll[34].IN1
reconfig_from_pll[35] => reconfig_from_pll[35].IN1
reconfig_from_pll[36] => reconfig_from_pll[36].IN1
reconfig_from_pll[37] => reconfig_from_pll[37].IN1
reconfig_from_pll[38] => reconfig_from_pll[38].IN1
reconfig_from_pll[39] => reconfig_from_pll[39].IN1
reconfig_from_pll[40] => reconfig_from_pll[40].IN1
reconfig_from_pll[41] => reconfig_from_pll[41].IN1
reconfig_from_pll[42] => reconfig_from_pll[42].IN1
reconfig_from_pll[43] => reconfig_from_pll[43].IN1
reconfig_from_pll[44] => reconfig_from_pll[44].IN1
reconfig_from_pll[45] => reconfig_from_pll[45].IN1
reconfig_from_pll[46] => reconfig_from_pll[46].IN1
reconfig_from_pll[47] => reconfig_from_pll[47].IN1
reconfig_from_pll[48] => reconfig_from_pll[48].IN1
reconfig_from_pll[49] => reconfig_from_pll[49].IN1
reconfig_from_pll[50] => reconfig_from_pll[50].IN1
reconfig_from_pll[51] => reconfig_from_pll[51].IN1
reconfig_from_pll[52] => reconfig_from_pll[52].IN1
reconfig_from_pll[53] => reconfig_from_pll[53].IN1
reconfig_from_pll[54] => reconfig_from_pll[54].IN1
reconfig_from_pll[55] => reconfig_from_pll[55].IN1
reconfig_from_pll[56] => reconfig_from_pll[56].IN1
reconfig_from_pll[57] => reconfig_from_pll[57].IN1
reconfig_from_pll[58] => reconfig_from_pll[58].IN1
reconfig_from_pll[59] => reconfig_from_pll[59].IN1
reconfig_from_pll[60] => reconfig_from_pll[60].IN1
reconfig_from_pll[61] => reconfig_from_pll[61].IN1
reconfig_from_pll[62] => reconfig_from_pll[62].IN1
reconfig_from_pll[63] => reconfig_from_pll[63].IN1


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst
mgmt_clk => mgmt_clk.IN1
mgmt_reset => mgmt_reset.IN1
reconfig_to_pll[0] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[1] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[2] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[3] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[4] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[5] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[6] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[7] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[8] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[9] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[10] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[11] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[12] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[13] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[14] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[15] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[16] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[17] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[18] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[19] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[20] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[21] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[22] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[23] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[24] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[25] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[26] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[27] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[28] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[29] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[30] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[31] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[32] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[33] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[34] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[35] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[36] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[37] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[38] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[39] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[40] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[41] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[42] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[43] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[44] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[45] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[46] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[47] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[48] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[49] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[50] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[51] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[52] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[53] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[54] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[55] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[56] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[57] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[58] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[59] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[60] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[61] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[62] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_to_pll[63] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.reconfig_to_pll
reconfig_from_pll[0] => reconfig_from_pll[0].IN1
reconfig_from_pll[1] => reconfig_from_pll[1].IN1
reconfig_from_pll[2] => reconfig_from_pll[2].IN1
reconfig_from_pll[3] => reconfig_from_pll[3].IN1
reconfig_from_pll[4] => reconfig_from_pll[4].IN1
reconfig_from_pll[5] => reconfig_from_pll[5].IN1
reconfig_from_pll[6] => reconfig_from_pll[6].IN1
reconfig_from_pll[7] => reconfig_from_pll[7].IN1
reconfig_from_pll[8] => reconfig_from_pll[8].IN1
reconfig_from_pll[9] => reconfig_from_pll[9].IN1
reconfig_from_pll[10] => reconfig_from_pll[10].IN1
reconfig_from_pll[11] => reconfig_from_pll[11].IN1
reconfig_from_pll[12] => reconfig_from_pll[12].IN1
reconfig_from_pll[13] => reconfig_from_pll[13].IN1
reconfig_from_pll[14] => reconfig_from_pll[14].IN1
reconfig_from_pll[15] => reconfig_from_pll[15].IN1
reconfig_from_pll[16] => reconfig_from_pll[16].IN1
reconfig_from_pll[17] => reconfig_from_pll[17].IN1
reconfig_from_pll[18] => reconfig_from_pll[18].IN1
reconfig_from_pll[19] => reconfig_from_pll[19].IN1
reconfig_from_pll[20] => reconfig_from_pll[20].IN1
reconfig_from_pll[21] => reconfig_from_pll[21].IN1
reconfig_from_pll[22] => reconfig_from_pll[22].IN1
reconfig_from_pll[23] => reconfig_from_pll[23].IN1
reconfig_from_pll[24] => reconfig_from_pll[24].IN1
reconfig_from_pll[25] => reconfig_from_pll[25].IN1
reconfig_from_pll[26] => reconfig_from_pll[26].IN1
reconfig_from_pll[27] => reconfig_from_pll[27].IN1
reconfig_from_pll[28] => reconfig_from_pll[28].IN1
reconfig_from_pll[29] => reconfig_from_pll[29].IN1
reconfig_from_pll[30] => reconfig_from_pll[30].IN1
reconfig_from_pll[31] => reconfig_from_pll[31].IN1
reconfig_from_pll[32] => reconfig_from_pll[32].IN1
reconfig_from_pll[33] => reconfig_from_pll[33].IN1
reconfig_from_pll[34] => reconfig_from_pll[34].IN1
reconfig_from_pll[35] => reconfig_from_pll[35].IN1
reconfig_from_pll[36] => reconfig_from_pll[36].IN1
reconfig_from_pll[37] => reconfig_from_pll[37].IN1
reconfig_from_pll[38] => reconfig_from_pll[38].IN1
reconfig_from_pll[39] => reconfig_from_pll[39].IN1
reconfig_from_pll[40] => reconfig_from_pll[40].IN1
reconfig_from_pll[41] => reconfig_from_pll[41].IN1
reconfig_from_pll[42] => reconfig_from_pll[42].IN1
reconfig_from_pll[43] => reconfig_from_pll[43].IN1
reconfig_from_pll[44] => reconfig_from_pll[44].IN1
reconfig_from_pll[45] => reconfig_from_pll[45].IN1
reconfig_from_pll[46] => reconfig_from_pll[46].IN1
reconfig_from_pll[47] => reconfig_from_pll[47].IN1
reconfig_from_pll[48] => reconfig_from_pll[48].IN1
reconfig_from_pll[49] => reconfig_from_pll[49].IN1
reconfig_from_pll[50] => reconfig_from_pll[50].IN1
reconfig_from_pll[51] => reconfig_from_pll[51].IN1
reconfig_from_pll[52] => reconfig_from_pll[52].IN1
reconfig_from_pll[53] => reconfig_from_pll[53].IN1
reconfig_from_pll[54] => reconfig_from_pll[54].IN1
reconfig_from_pll[55] => reconfig_from_pll[55].IN1
reconfig_from_pll[56] => reconfig_from_pll[56].IN1
reconfig_from_pll[57] => reconfig_from_pll[57].IN1
reconfig_from_pll[58] => reconfig_from_pll[58].IN1
reconfig_from_pll[59] => reconfig_from_pll[59].IN1
reconfig_from_pll[60] => reconfig_from_pll[60].IN1
reconfig_from_pll[61] => reconfig_from_pll[61].IN1
reconfig_from_pll[62] => reconfig_from_pll[62].IN1
reconfig_from_pll[63] => reconfig_from_pll[63].IN1
mgmt_readdata[0] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[1] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[2] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[3] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[4] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[5] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[6] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[7] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[8] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[9] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[10] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[11] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[12] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[13] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[14] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[15] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[16] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[17] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[18] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[19] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[20] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[21] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[22] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[23] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[24] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[25] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[26] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[27] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[28] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[29] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[30] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_readdata[31] <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_readdata
mgmt_waitrequest <= altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0.mgmt_waitrequest
mgmt_address[0] => mgmt_address[0].IN1
mgmt_address[1] => mgmt_address[1].IN1
mgmt_address[2] => mgmt_address[2].IN1
mgmt_address[3] => mgmt_address[3].IN1
mgmt_address[4] => mgmt_address[4].IN1
mgmt_address[5] => mgmt_address[5].IN1
mgmt_read => mgmt_read.IN1
mgmt_write => mgmt_byteenable_write.IN1
mgmt_writedata[0] => mgmt_writedata[0].IN1
mgmt_writedata[1] => mgmt_writedata[1].IN1
mgmt_writedata[2] => mgmt_writedata[2].IN1
mgmt_writedata[3] => mgmt_writedata[3].IN1
mgmt_writedata[4] => mgmt_writedata[4].IN1
mgmt_writedata[5] => mgmt_writedata[5].IN1
mgmt_writedata[6] => mgmt_writedata[6].IN1
mgmt_writedata[7] => mgmt_writedata[7].IN1
mgmt_writedata[8] => mgmt_writedata[8].IN1
mgmt_writedata[9] => mgmt_writedata[9].IN1
mgmt_writedata[10] => mgmt_writedata[10].IN1
mgmt_writedata[11] => mgmt_writedata[11].IN1
mgmt_writedata[12] => mgmt_writedata[12].IN1
mgmt_writedata[13] => mgmt_writedata[13].IN1
mgmt_writedata[14] => mgmt_writedata[14].IN1
mgmt_writedata[15] => mgmt_writedata[15].IN1
mgmt_writedata[16] => mgmt_writedata[16].IN1
mgmt_writedata[17] => mgmt_writedata[17].IN1
mgmt_writedata[18] => mgmt_writedata[18].IN1
mgmt_writedata[19] => mgmt_writedata[19].IN1
mgmt_writedata[20] => mgmt_writedata[20].IN1
mgmt_writedata[21] => mgmt_writedata[21].IN1
mgmt_writedata[22] => mgmt_writedata[22].IN1
mgmt_writedata[23] => mgmt_writedata[23].IN1
mgmt_writedata[24] => mgmt_writedata[24].IN1
mgmt_writedata[25] => mgmt_writedata[25].IN1
mgmt_writedata[26] => mgmt_writedata[26].IN1
mgmt_writedata[27] => mgmt_writedata[27].IN1
mgmt_writedata[28] => mgmt_writedata[28].IN1
mgmt_writedata[29] => mgmt_writedata[29].IN1
mgmt_writedata[30] => mgmt_writedata[30].IN1
mgmt_writedata[31] => mgmt_writedata[31].IN1
mgmt_byteenable[0] => ~NO_FANOUT~
mgmt_byteenable[1] => ~NO_FANOUT~
mgmt_byteenable[2] => ~NO_FANOUT~
mgmt_byteenable[3] => ~NO_FANOUT~


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
mgmt_clk => clk.IN4
mgmt_reset => mgmt_reset.IN1
reconfig_to_pll[0] <= clk.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[1] <= self_reset:self_reset_inst.port3
reconfig_to_pll[2] <= reconfig_to_pll[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[3] <= generic_lcell_comb:lcell_dprio_read.combout
reconfig_to_pll[4] <= reconfig_to_pll[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[5] <= reconfig_to_pll[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[6] <= reconfig_to_pll[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[7] <= reconfig_to_pll[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[8] <= reconfig_to_pll[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[9] <= reconfig_to_pll[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[10] <= reconfig_to_pll[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[11] <= reconfig_to_pll[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[12] <= reconfig_to_pll[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[13] <= reconfig_to_pll[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[14] <= reconfig_to_pll[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[15] <= reconfig_to_pll[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[16] <= reconfig_to_pll[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[17] <= reconfig_to_pll[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[18] <= reconfig_to_pll[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[19] <= reconfig_to_pll[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[20] <= reconfig_to_pll[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[21] <= reconfig_to_pll[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[22] <= reconfig_to_pll[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[23] <= reconfig_to_pll[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[24] <= reconfig_to_pll[24].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[25] <= reconfig_to_pll[25].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[26] <= reconfig_to_pll[26].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[27] <= reconfig_to_pll[27].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[28] <= reconfig_to_pll[28].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[29] <= reconfig_to_pll[29].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[30] <= reconfig_to_pll[30].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[31] <= reconfig_to_pll[31].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[32] <= dyn_phase_shift:dyn_phase_shift_inst.cnt_sel
reconfig_to_pll[33] <= dyn_phase_shift:dyn_phase_shift_inst.cnt_sel
reconfig_to_pll[34] <= dyn_phase_shift:dyn_phase_shift_inst.cnt_sel
reconfig_to_pll[35] <= dyn_phase_shift:dyn_phase_shift_inst.cnt_sel
reconfig_to_pll[36] <= dyn_phase_shift:dyn_phase_shift_inst.cnt_sel
reconfig_to_pll[37] <= reconfig_to_pll[37].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[38] <= reconfig_to_pll[38].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_pll[39] <= <GND>
reconfig_to_pll[40] <= <GND>
reconfig_to_pll[41] <= <GND>
reconfig_to_pll[42] <= <GND>
reconfig_to_pll[43] <= <GND>
reconfig_to_pll[44] <= <GND>
reconfig_to_pll[45] <= <GND>
reconfig_to_pll[46] <= <GND>
reconfig_to_pll[47] <= <GND>
reconfig_to_pll[48] <= <GND>
reconfig_to_pll[49] <= <GND>
reconfig_to_pll[50] <= <GND>
reconfig_to_pll[51] <= <GND>
reconfig_to_pll[52] <= <GND>
reconfig_to_pll[53] <= <GND>
reconfig_to_pll[54] <= <GND>
reconfig_to_pll[55] <= <GND>
reconfig_to_pll[56] <= <GND>
reconfig_to_pll[57] <= <GND>
reconfig_to_pll[58] <= <GND>
reconfig_to_pll[59] <= <GND>
reconfig_to_pll[60] <= <GND>
reconfig_to_pll[61] <= <GND>
reconfig_to_pll[62] <= <GND>
reconfig_to_pll[63] <= <GND>
reconfig_from_pll[0] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[0] => Selector71.IN5
reconfig_from_pll[1] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[1] => Selector70.IN5
reconfig_from_pll[2] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[2] => Selector69.IN5
reconfig_from_pll[3] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[3] => Selector68.IN5
reconfig_from_pll[4] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[4] => Selector67.IN5
reconfig_from_pll[5] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[5] => Selector66.IN5
reconfig_from_pll[6] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[6] => Selector65.IN5
reconfig_from_pll[7] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[7] => Selector64.IN5
reconfig_from_pll[8] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[8] => Selector63.IN5
reconfig_from_pll[8] => Selector71.IN4
reconfig_from_pll[9] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[9] => Selector62.IN5
reconfig_from_pll[10] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[10] => Selector61.IN5
reconfig_from_pll[11] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[11] => Selector60.IN5
reconfig_from_pll[12] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[12] => Selector59.IN5
reconfig_from_pll[13] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[13] => Selector58.IN5
reconfig_from_pll[14] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[14] => Selector57.IN5
reconfig_from_pll[15] => dprio_temp_m_n_c_readdata_2_d.DATAB
reconfig_from_pll[15] => Selector56.IN5
reconfig_from_pll[16] => locked_orig.IN1
reconfig_from_pll[17] => phase_done.DATAIN
reconfig_from_pll[18] => ~NO_FANOUT~
reconfig_from_pll[19] => ~NO_FANOUT~
reconfig_from_pll[20] => ~NO_FANOUT~
reconfig_from_pll[21] => ~NO_FANOUT~
reconfig_from_pll[22] => ~NO_FANOUT~
reconfig_from_pll[23] => ~NO_FANOUT~
reconfig_from_pll[24] => ~NO_FANOUT~
reconfig_from_pll[25] => ~NO_FANOUT~
reconfig_from_pll[26] => ~NO_FANOUT~
reconfig_from_pll[27] => ~NO_FANOUT~
reconfig_from_pll[28] => ~NO_FANOUT~
reconfig_from_pll[29] => ~NO_FANOUT~
reconfig_from_pll[30] => ~NO_FANOUT~
reconfig_from_pll[31] => ~NO_FANOUT~
reconfig_from_pll[32] => ~NO_FANOUT~
reconfig_from_pll[33] => ~NO_FANOUT~
reconfig_from_pll[34] => ~NO_FANOUT~
reconfig_from_pll[35] => ~NO_FANOUT~
reconfig_from_pll[36] => ~NO_FANOUT~
reconfig_from_pll[37] => ~NO_FANOUT~
reconfig_from_pll[38] => ~NO_FANOUT~
reconfig_from_pll[39] => ~NO_FANOUT~
reconfig_from_pll[40] => ~NO_FANOUT~
reconfig_from_pll[41] => ~NO_FANOUT~
reconfig_from_pll[42] => ~NO_FANOUT~
reconfig_from_pll[43] => ~NO_FANOUT~
reconfig_from_pll[44] => ~NO_FANOUT~
reconfig_from_pll[45] => ~NO_FANOUT~
reconfig_from_pll[46] => ~NO_FANOUT~
reconfig_from_pll[47] => ~NO_FANOUT~
reconfig_from_pll[48] => ~NO_FANOUT~
reconfig_from_pll[49] => ~NO_FANOUT~
reconfig_from_pll[50] => ~NO_FANOUT~
reconfig_from_pll[51] => ~NO_FANOUT~
reconfig_from_pll[52] => ~NO_FANOUT~
reconfig_from_pll[53] => ~NO_FANOUT~
reconfig_from_pll[54] => ~NO_FANOUT~
reconfig_from_pll[55] => ~NO_FANOUT~
reconfig_from_pll[56] => ~NO_FANOUT~
reconfig_from_pll[57] => ~NO_FANOUT~
reconfig_from_pll[58] => ~NO_FANOUT~
reconfig_from_pll[59] => ~NO_FANOUT~
reconfig_from_pll[60] => ~NO_FANOUT~
reconfig_from_pll[61] => ~NO_FANOUT~
reconfig_from_pll[62] => ~NO_FANOUT~
reconfig_from_pll[63] => ~NO_FANOUT~
mgmt_readdata[0] <= slave_readdata_q[0].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[1] <= slave_readdata_q[1].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[2] <= slave_readdata_q[2].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[3] <= slave_readdata_q[3].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[4] <= slave_readdata_q[4].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[5] <= slave_readdata_q[5].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[6] <= slave_readdata_q[6].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[7] <= slave_readdata_q[7].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[8] <= slave_readdata_q[8].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[9] <= slave_readdata_q[9].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[10] <= slave_readdata_q[10].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[11] <= slave_readdata_q[11].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[12] <= slave_readdata_q[12].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[13] <= slave_readdata_q[13].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[14] <= slave_readdata_q[14].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[15] <= slave_readdata_q[15].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[16] <= slave_readdata_q[16].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[17] <= slave_readdata_q[17].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[18] <= slave_readdata_q[18].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[19] <= slave_readdata_q[19].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[20] <= slave_readdata_q[20].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[21] <= slave_readdata_q[21].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[22] <= slave_readdata_q[22].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[23] <= slave_readdata_q[23].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[24] <= slave_readdata_q[24].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[25] <= slave_readdata_q[25].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[26] <= slave_readdata_q[26].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[27] <= slave_readdata_q[27].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[28] <= slave_readdata_q[28].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[29] <= slave_readdata_q[29].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[30] <= slave_readdata_q[30].DB_MAX_OUTPUT_PORT_TYPE
mgmt_readdata[31] <= slave_readdata_q[31].DB_MAX_OUTPUT_PORT_TYPE
mgmt_waitrequest <= mgmt_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[0] => LessThan0.IN12
mgmt_address[0] => LessThan1.IN12
mgmt_address[0] => Decoder1.IN5
mgmt_address[0] => Decoder2.IN5
mgmt_address[0] => Decoder3.IN5
mgmt_address[0] => Decoder4.IN5
mgmt_address[0] => usr_cnt_sel_1.DATAB
mgmt_address[0] => slave_address_int_d.DATAB
mgmt_address[0] => Equal0.IN5
mgmt_address[0] => Equal1.IN5
mgmt_address[1] => LessThan0.IN11
mgmt_address[1] => LessThan1.IN11
mgmt_address[1] => Add0.IN8
mgmt_address[1] => Decoder1.IN4
mgmt_address[1] => Decoder2.IN4
mgmt_address[1] => Decoder3.IN4
mgmt_address[1] => Decoder4.IN4
mgmt_address[1] => slave_address_int_d.DATAB
mgmt_address[1] => Equal0.IN0
mgmt_address[1] => Equal1.IN4
mgmt_address[2] => LessThan0.IN10
mgmt_address[2] => LessThan1.IN10
mgmt_address[2] => Add0.IN7
mgmt_address[2] => Decoder1.IN3
mgmt_address[2] => Decoder2.IN3
mgmt_address[2] => Decoder3.IN3
mgmt_address[2] => Decoder4.IN3
mgmt_address[2] => slave_address_int_d.DATAB
mgmt_address[2] => Equal0.IN4
mgmt_address[2] => Equal1.IN3
mgmt_address[3] => LessThan0.IN9
mgmt_address[3] => LessThan1.IN9
mgmt_address[3] => Add0.IN6
mgmt_address[3] => Decoder1.IN2
mgmt_address[3] => Decoder2.IN2
mgmt_address[3] => Decoder3.IN2
mgmt_address[3] => Decoder4.IN2
mgmt_address[3] => slave_address_int_d.DATAB
mgmt_address[3] => Equal0.IN3
mgmt_address[3] => Equal1.IN2
mgmt_address[4] => LessThan0.IN8
mgmt_address[4] => LessThan1.IN8
mgmt_address[4] => Add0.IN5
mgmt_address[4] => Decoder1.IN1
mgmt_address[4] => Decoder2.IN1
mgmt_address[4] => Decoder3.IN1
mgmt_address[4] => Decoder4.IN1
mgmt_address[4] => slave_address_int_d.DATAB
mgmt_address[4] => Equal0.IN2
mgmt_address[4] => Equal1.IN1
mgmt_address[5] => LessThan0.IN7
mgmt_address[5] => LessThan1.IN7
mgmt_address[5] => Decoder1.IN0
mgmt_address[5] => Decoder2.IN0
mgmt_address[5] => Decoder3.IN0
mgmt_address[5] => Decoder4.IN0
mgmt_address[5] => slave_address_int_d.DATAB
mgmt_address[5] => Equal0.IN1
mgmt_address[5] => Equal1.IN0
mgmt_read => always9.IN0
mgmt_write => pll_start_asserted.IN1
mgmt_write => always2.IN1
mgmt_write => always3.IN1
mgmt_writedata[0] => slave_mode.DATAB
mgmt_writedata[0] => usr_dprio_address.DATAB
mgmt_writedata[0] => mif_base_addr.DATAB
mgmt_writedata[0] => usr_vco_value.DATAB
mgmt_writedata[0] => usr_cp_current_value.DATAB
mgmt_writedata[0] => usr_bwctrl_value.DATAB
mgmt_writedata[0] => usr_k_value.DATAB
mgmt_writedata[0] => usr_num_shifts.DATAB
mgmt_writedata[0] => usr_c_cnt_lo.DATAB
mgmt_writedata[0] => usr_m_cnt_lo.DATAB
mgmt_writedata[0] => usr_n_cnt_lo.DATAB
mgmt_writedata[0] => Selector54.IN5
mgmt_writedata[1] => usr_dprio_address.DATAB
mgmt_writedata[1] => mif_base_addr.DATAB
mgmt_writedata[1] => usr_cp_current_value.DATAB
mgmt_writedata[1] => usr_bwctrl_value.DATAB
mgmt_writedata[1] => usr_k_value.DATAB
mgmt_writedata[1] => usr_num_shifts.DATAB
mgmt_writedata[1] => usr_c_cnt_lo.DATAB
mgmt_writedata[1] => usr_m_cnt_lo.DATAB
mgmt_writedata[1] => usr_n_cnt_lo.DATAB
mgmt_writedata[1] => Selector53.IN5
mgmt_writedata[2] => usr_dprio_address.DATAB
mgmt_writedata[2] => mif_base_addr.DATAB
mgmt_writedata[2] => usr_cp_current_value.DATAB
mgmt_writedata[2] => usr_bwctrl_value.DATAB
mgmt_writedata[2] => usr_k_value.DATAB
mgmt_writedata[2] => usr_num_shifts.DATAB
mgmt_writedata[2] => usr_c_cnt_lo.DATAB
mgmt_writedata[2] => usr_m_cnt_lo.DATAB
mgmt_writedata[2] => usr_n_cnt_lo.DATAB
mgmt_writedata[2] => Selector52.IN5
mgmt_writedata[3] => usr_dprio_address.DATAB
mgmt_writedata[3] => mif_base_addr.DATAB
mgmt_writedata[3] => usr_bwctrl_value.DATAB
mgmt_writedata[3] => usr_k_value.DATAB
mgmt_writedata[3] => usr_num_shifts.DATAB
mgmt_writedata[3] => usr_c_cnt_lo.DATAB
mgmt_writedata[3] => usr_m_cnt_lo.DATAB
mgmt_writedata[3] => usr_n_cnt_lo.DATAB
mgmt_writedata[3] => dprio_address_1.DATAB
mgmt_writedata[4] => usr_dprio_address.DATAB
mgmt_writedata[4] => mif_base_addr.DATAB
mgmt_writedata[4] => usr_k_value.DATAB
mgmt_writedata[4] => usr_num_shifts.DATAB
mgmt_writedata[4] => usr_c_cnt_lo.DATAB
mgmt_writedata[4] => usr_m_cnt_lo.DATAB
mgmt_writedata[4] => usr_n_cnt_lo.DATAB
mgmt_writedata[4] => Selector51.IN5
mgmt_writedata[5] => usr_dprio_address.DATAB
mgmt_writedata[5] => mif_base_addr.DATAB
mgmt_writedata[5] => usr_k_value.DATAB
mgmt_writedata[5] => usr_num_shifts.DATAB
mgmt_writedata[5] => usr_c_cnt_lo.DATAB
mgmt_writedata[5] => usr_m_cnt_lo.DATAB
mgmt_writedata[5] => usr_n_cnt_lo.DATAB
mgmt_writedata[5] => Selector50.IN5
mgmt_writedata[6] => usr_dprio_writedata_0.DATAB
mgmt_writedata[6] => mif_base_addr.DATAB
mgmt_writedata[6] => usr_k_value.DATAB
mgmt_writedata[6] => usr_num_shifts.DATAB
mgmt_writedata[6] => usr_c_cnt_lo.DATAB
mgmt_writedata[6] => usr_m_cnt_lo.DATAB
mgmt_writedata[6] => usr_n_cnt_lo.DATAB
mgmt_writedata[7] => usr_dprio_writedata_0.DATAB
mgmt_writedata[7] => mif_base_addr.DATAB
mgmt_writedata[7] => usr_k_value.DATAB
mgmt_writedata[7] => usr_num_shifts.DATAB
mgmt_writedata[7] => usr_c_cnt_lo.DATAB
mgmt_writedata[7] => usr_m_cnt_lo.DATAB
mgmt_writedata[7] => usr_n_cnt_lo.DATAB
mgmt_writedata[8] => usr_dprio_writedata_0.DATAB
mgmt_writedata[8] => mif_base_addr.DATAB
mgmt_writedata[8] => usr_k_value.DATAB
mgmt_writedata[8] => usr_num_shifts.DATAB
mgmt_writedata[8] => usr_c_cnt_hi.DATAB
mgmt_writedata[8] => usr_m_cnt_hi.DATAB
mgmt_writedata[8] => usr_n_cnt_hi.DATAB
mgmt_writedata[9] => usr_dprio_writedata_0.DATAB
mgmt_writedata[9] => usr_k_value.DATAB
mgmt_writedata[9] => usr_num_shifts.DATAB
mgmt_writedata[9] => usr_c_cnt_hi.DATAB
mgmt_writedata[9] => usr_m_cnt_hi.DATAB
mgmt_writedata[9] => usr_n_cnt_hi.DATAB
mgmt_writedata[10] => usr_dprio_writedata_0.DATAB
mgmt_writedata[10] => usr_k_value.DATAB
mgmt_writedata[10] => usr_num_shifts.DATAB
mgmt_writedata[10] => usr_c_cnt_hi.DATAB
mgmt_writedata[10] => usr_m_cnt_hi.DATAB
mgmt_writedata[10] => usr_n_cnt_hi.DATAB
mgmt_writedata[11] => usr_dprio_writedata_0.DATAB
mgmt_writedata[11] => usr_k_value.DATAB
mgmt_writedata[11] => usr_num_shifts.DATAB
mgmt_writedata[11] => usr_c_cnt_hi.DATAB
mgmt_writedata[11] => usr_m_cnt_hi.DATAB
mgmt_writedata[11] => usr_n_cnt_hi.DATAB
mgmt_writedata[12] => usr_dprio_writedata_0.DATAB
mgmt_writedata[12] => usr_k_value.DATAB
mgmt_writedata[12] => usr_num_shifts.DATAB
mgmt_writedata[12] => usr_c_cnt_hi.DATAB
mgmt_writedata[12] => usr_m_cnt_hi.DATAB
mgmt_writedata[12] => usr_n_cnt_hi.DATAB
mgmt_writedata[13] => usr_dprio_writedata_0.DATAB
mgmt_writedata[13] => usr_k_value.DATAB
mgmt_writedata[13] => usr_num_shifts.DATAB
mgmt_writedata[13] => usr_c_cnt_hi.DATAB
mgmt_writedata[13] => usr_m_cnt_hi.DATAB
mgmt_writedata[13] => usr_n_cnt_hi.DATAB
mgmt_writedata[14] => usr_dprio_writedata_0.DATAB
mgmt_writedata[14] => usr_k_value.DATAB
mgmt_writedata[14] => usr_num_shifts.DATAB
mgmt_writedata[14] => usr_c_cnt_hi.DATAB
mgmt_writedata[14] => usr_m_cnt_hi.DATAB
mgmt_writedata[14] => usr_n_cnt_hi.DATAB
mgmt_writedata[15] => usr_dprio_writedata_0.DATAB
mgmt_writedata[15] => usr_k_value.DATAB
mgmt_writedata[15] => usr_num_shifts.DATAB
mgmt_writedata[15] => usr_c_cnt_hi.DATAB
mgmt_writedata[15] => usr_m_cnt_hi.DATAB
mgmt_writedata[15] => usr_n_cnt_hi.DATAB
mgmt_writedata[16] => usr_dprio_writedata_0.DATAB
mgmt_writedata[16] => usr_k_value.DATAB
mgmt_writedata[16] => Selector16.IN5
mgmt_writedata[16] => usr_c_cnt_bypass_en.DATAB
mgmt_writedata[16] => usr_m_cnt_bypass_en.DATAB
mgmt_writedata[16] => usr_n_cnt_bypass_en.DATAB
mgmt_writedata[17] => usr_dprio_writedata_0.DATAB
mgmt_writedata[17] => usr_k_value.DATAB
mgmt_writedata[17] => Selector15.IN5
mgmt_writedata[17] => usr_c_cnt_odd_duty_div_en.DATAB
mgmt_writedata[17] => usr_m_cnt_odd_duty_div_en.DATAB
mgmt_writedata[17] => usr_n_cnt_odd_duty_div_en.DATAB
mgmt_writedata[18] => usr_dprio_writedata_0.DATAB
mgmt_writedata[18] => usr_k_value.DATAB
mgmt_writedata[18] => Selector14.IN5
mgmt_writedata[18] => Selector16.IN4
mgmt_writedata[19] => usr_dprio_writedata_0.DATAB
mgmt_writedata[19] => usr_k_value.DATAB
mgmt_writedata[19] => Selector13.IN5
mgmt_writedata[19] => Selector15.IN4
mgmt_writedata[20] => usr_dprio_writedata_0.DATAB
mgmt_writedata[20] => usr_k_value.DATAB
mgmt_writedata[20] => Selector12.IN5
mgmt_writedata[20] => Selector14.IN4
mgmt_writedata[21] => usr_dprio_writedata_0.DATAB
mgmt_writedata[21] => usr_k_value.DATAB
mgmt_writedata[21] => Selector13.IN4
mgmt_writedata[21] => usr_up_dn.DATAB
mgmt_writedata[22] => usr_r_w.DATAB
mgmt_writedata[22] => usr_k_value.DATAB
mgmt_writedata[22] => Selector12.IN4
mgmt_writedata[22] => Selector49.IN2
mgmt_writedata[23] => usr_k_value.DATAB
mgmt_writedata[24] => usr_k_value.DATAB
mgmt_writedata[25] => usr_k_value.DATAB
mgmt_writedata[26] => usr_k_value.DATAB
mgmt_writedata[27] => usr_k_value.DATAB
mgmt_writedata[28] => usr_k_value.DATAB
mgmt_writedata[29] => usr_k_value.DATAB
mgmt_writedata[30] => usr_k_value.DATAB
mgmt_writedata[31] => usr_k_value.DATAB
mif_start_out <= mif_start_out.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[0] <= mif_base_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[1] <= mif_base_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[2] <= mif_base_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[3] <= mif_base_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[4] <= mif_base_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[5] <= mif_base_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[6] <= mif_base_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[7] <= mif_base_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mif_base_addr[8] <= mif_base_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
clk => first_phase_shift_q.CLK
clk => shifts_done_counter[0].CLK
clk => shifts_done_counter[1].CLK
clk => shifts_done_counter[2].CLK
clk => shifts_done_counter[3].CLK
clk => shifts_done_counter[4].CLK
clk => shifts_done_counter[5].CLK
clk => shifts_done_counter[6].CLK
clk => shifts_done_counter[7].CLK
clk => shifts_done_counter[8].CLK
clk => shifts_done_counter[9].CLK
clk => shifts_done_counter[10].CLK
clk => shifts_done_counter[11].CLK
clk => shifts_done_counter[12].CLK
clk => shifts_done_counter[13].CLK
clk => shifts_done_counter[14].CLK
clk => shifts_done_counter[15].CLK
clk => phase_en_counter[0].CLK
clk => phase_en_counter[1].CLK
clk => phase_en_counter[2].CLK
clk => phase_en_counter[3].CLK
clk => phase_en_counter[4].CLK
clk => phase_en_counter[5].CLK
clk => phase_en_counter[6].CLK
clk => phase_en_counter[7].CLK
clk => phase_en_counter[8].CLK
clk => phase_en_counter[9].CLK
clk => phase_en_counter[10].CLK
clk => phase_en_counter[11].CLK
clk => phase_en_counter[12].CLK
clk => phase_en_counter[13].CLK
clk => phase_en_counter[14].CLK
clk => phase_en_counter[15].CLK
clk => dps_current_state~1.DATAIN
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => phase_en_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => shifts_done_counter.OUTPUTSELECT
reset => first_phase_shift_q.OUTPUTSELECT
phase_done => always1.IN0
pll_start_valid => Selector4.IN3
pll_start_valid => Selector5.IN1
dps_changed => Selector5.IN3
dps_changed => Selector2.IN2
dprio_write_done => Selector0.IN3
dprio_write_done => Selector4.IN1
usr_num_shifts[0] => Equal1.IN15
usr_num_shifts[0] => Equal2.IN31
usr_num_shifts[1] => Equal1.IN14
usr_num_shifts[1] => Equal2.IN30
usr_num_shifts[2] => Equal1.IN13
usr_num_shifts[2] => Equal2.IN29
usr_num_shifts[3] => Equal1.IN12
usr_num_shifts[3] => Equal2.IN28
usr_num_shifts[4] => Equal1.IN11
usr_num_shifts[4] => Equal2.IN27
usr_num_shifts[5] => Equal1.IN10
usr_num_shifts[5] => Equal2.IN26
usr_num_shifts[6] => Equal1.IN9
usr_num_shifts[6] => Equal2.IN25
usr_num_shifts[7] => Equal1.IN8
usr_num_shifts[7] => Equal2.IN24
usr_num_shifts[8] => Equal1.IN7
usr_num_shifts[8] => Equal2.IN23
usr_num_shifts[9] => Equal1.IN6
usr_num_shifts[9] => Equal2.IN22
usr_num_shifts[10] => Equal1.IN5
usr_num_shifts[10] => Equal2.IN21
usr_num_shifts[11] => Equal1.IN4
usr_num_shifts[11] => Equal2.IN20
usr_num_shifts[12] => Equal1.IN3
usr_num_shifts[12] => Equal2.IN19
usr_num_shifts[13] => Equal1.IN2
usr_num_shifts[13] => Equal2.IN18
usr_num_shifts[14] => Equal1.IN1
usr_num_shifts[14] => Equal2.IN17
usr_num_shifts[15] => Equal1.IN0
usr_num_shifts[15] => Equal2.IN16
usr_cnt_sel[0] => usr_cnt_sel[0].IN5
usr_cnt_sel[1] => usr_cnt_sel[1].IN5
usr_cnt_sel[2] => usr_cnt_sel[2].IN5
usr_cnt_sel[3] => usr_cnt_sel[3].IN5
usr_cnt_sel[4] => usr_cnt_sel[4].IN5
usr_up_dn => up_dn.DATAIN
locked => always1.IN1
dps_done <= dps_done.DB_MAX_OUTPUT_PORT_TYPE
phase_en <= phase_en.DB_MAX_OUTPUT_PORT_TYPE
up_dn <= usr_up_dn.DB_MAX_OUTPUT_PORT_TYPE
dps_changed_valid <= dps_changed_valid.DB_MAX_OUTPUT_PORT_TYPE
cnt_sel[0] <= generic_lcell_comb:lcell_cnt_sel_0.combout
cnt_sel[1] <= generic_lcell_comb:lcell_cnt_sel_1.combout
cnt_sel[2] <= generic_lcell_comb:lcell_cnt_sel_2.combout
cnt_sel[3] <= generic_lcell_comb:lcell_cnt_sel_3.combout
cnt_sel[4] <= generic_lcell_comb:lcell_cnt_sel_4.combout


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => counter.OUTPUTSELECT
mgmt_reset => reset.IN1
mgmt_reset => usr_mode_init_wait.ENA
mgmt_reset => local_reset.ENA
clk => usr_mode_init_wait.CLK
clk => local_reset.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
init_reset <= local_reset.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst
init_dprio_address[0] => dprio_address.DATAA
init_dprio_address[1] => dprio_address.DATAA
init_dprio_address[2] => dprio_address.DATAA
init_dprio_address[3] => dprio_address.DATAA
init_dprio_address[4] => dprio_address.DATAA
init_dprio_address[5] => dprio_address.DATAA
init_dprio_read => dprio_read.DATAA
init_dprio_byteen[0] => dprio_byteen.DATAA
init_dprio_byteen[1] => dprio_byteen.DATAA
init_dprio_write => dprio_write.DATAA
init_dprio_writedata[0] => dprio_writedata.DATAA
init_dprio_writedata[1] => dprio_writedata.DATAA
init_dprio_writedata[2] => dprio_writedata.DATAA
init_dprio_writedata[3] => dprio_writedata.DATAA
init_dprio_writedata[4] => dprio_writedata.DATAA
init_dprio_writedata[5] => dprio_writedata.DATAA
init_dprio_writedata[6] => dprio_writedata.DATAA
init_dprio_writedata[7] => dprio_writedata.DATAA
init_dprio_writedata[8] => dprio_writedata.DATAA
init_dprio_writedata[9] => dprio_writedata.DATAA
init_dprio_writedata[10] => dprio_writedata.DATAA
init_dprio_writedata[11] => dprio_writedata.DATAA
init_dprio_writedata[12] => dprio_writedata.DATAA
init_dprio_writedata[13] => dprio_writedata.DATAA
init_dprio_writedata[14] => dprio_writedata.DATAA
init_dprio_writedata[15] => dprio_writedata.DATAA
init_atpgmode => atpgmode.DATAIN
init_mdio_dis => mdio_dis.DATAIN
init_scanen => scanen.DATAIN
init_ser_shift_load => ser_shift_load.DATAIN
dprio_init_done => dprio_address.OUTPUTSELECT
dprio_init_done => dprio_address.OUTPUTSELECT
dprio_init_done => dprio_address.OUTPUTSELECT
dprio_init_done => dprio_address.OUTPUTSELECT
dprio_init_done => dprio_address.OUTPUTSELECT
dprio_init_done => dprio_address.OUTPUTSELECT
dprio_init_done => dprio_read.OUTPUTSELECT
dprio_init_done => dprio_byteen.OUTPUTSELECT
dprio_init_done => dprio_byteen.OUTPUTSELECT
dprio_init_done => dprio_write.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
dprio_init_done => dprio_writedata.OUTPUTSELECT
avmm_dprio_address[0] => dprio_address.DATAB
avmm_dprio_address[1] => dprio_address.DATAB
avmm_dprio_address[2] => dprio_address.DATAB
avmm_dprio_address[3] => dprio_address.DATAB
avmm_dprio_address[4] => dprio_address.DATAB
avmm_dprio_address[5] => dprio_address.DATAB
avmm_dprio_read => dprio_read.DATAB
avmm_dprio_byteen[0] => dprio_byteen.DATAB
avmm_dprio_byteen[1] => dprio_byteen.DATAB
avmm_dprio_write => dprio_write.DATAB
avmm_dprio_writedata[0] => dprio_writedata.DATAB
avmm_dprio_writedata[1] => dprio_writedata.DATAB
avmm_dprio_writedata[2] => dprio_writedata.DATAB
avmm_dprio_writedata[3] => dprio_writedata.DATAB
avmm_dprio_writedata[4] => dprio_writedata.DATAB
avmm_dprio_writedata[5] => dprio_writedata.DATAB
avmm_dprio_writedata[6] => dprio_writedata.DATAB
avmm_dprio_writedata[7] => dprio_writedata.DATAB
avmm_dprio_writedata[8] => dprio_writedata.DATAB
avmm_dprio_writedata[9] => dprio_writedata.DATAB
avmm_dprio_writedata[10] => dprio_writedata.DATAB
avmm_dprio_writedata[11] => dprio_writedata.DATAB
avmm_dprio_writedata[12] => dprio_writedata.DATAB
avmm_dprio_writedata[13] => dprio_writedata.DATAB
avmm_dprio_writedata[14] => dprio_writedata.DATAB
avmm_dprio_writedata[15] => dprio_writedata.DATAB
avmm_atpgmode => ~NO_FANOUT~
avmm_mdio_dis => ~NO_FANOUT~
avmm_scanen => ~NO_FANOUT~
avmm_ser_shift_load => ~NO_FANOUT~
dprio_address[0] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[1] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[2] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[3] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[4] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[5] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_read <= dprio_read.DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[0] <= dprio_byteen.DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[1] <= dprio_byteen.DB_MAX_OUTPUT_PORT_TYPE
dprio_write <= dprio_write.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[0] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[1] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[2] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[3] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[4] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[5] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[6] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[7] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[8] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[9] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[10] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[11] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[12] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[13] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[14] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[15] <= dprio_writedata.DB_MAX_OUTPUT_PORT_TYPE
atpgmode <= init_atpgmode.DB_MAX_OUTPUT_PORT_TYPE
mdio_dis <= init_mdio_dis.DB_MAX_OUTPUT_PORT_TYPE
scanen <= init_scanen.DB_MAX_OUTPUT_PORT_TYPE
ser_shift_load <= init_ser_shift_load.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
clk => scanen~reg0.CLK
clk => atpgmode~reg0.CLK
clk => dprio_init_done~reg0.CLK
clk => ser_shift_load~reg0.CLK
clk => mdio_dis~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => init_done_forever.CLK
clk => rst_n[0].CLK
clk => rst_n[1].CLK
reset_n => dprio_write.IN1
reset_n => rst_n[0].ACLR
reset_n => rst_n[1].ACLR
locked => ~NO_FANOUT~
dprio_address[0] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[1] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[2] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[3] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[4] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[5] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_read <= <GND>
dprio_byteen[0] <= <VCC>
dprio_byteen[1] <= <VCC>
dprio_write <= dprio_write.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[0] <= <GND>
dprio_writedata[1] <= <GND>
dprio_writedata[2] <= <GND>
dprio_writedata[3] <= <GND>
dprio_writedata[4] <= <GND>
dprio_writedata[5] <= <GND>
dprio_writedata[6] <= <GND>
dprio_writedata[7] <= <GND>
dprio_writedata[8] <= <GND>
dprio_writedata[9] <= <GND>
dprio_writedata[10] <= <GND>
dprio_writedata[11] <= <GND>
dprio_writedata[12] <= <GND>
dprio_writedata[13] <= <GND>
dprio_writedata[14] <= <GND>
dprio_writedata[15] <= <GND>
atpgmode <= atpgmode~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_dis <= mdio_dis~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanen <= scanen~reg0.DB_MAX_OUTPUT_PORT_TYPE
ser_shift_load <= ser_shift_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprio_init_done <= dprio_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked
reconfig_to_pll[0] => reconfig_to_pll[0].IN1
reconfig_to_pll[1] => reconfig_to_pll[1].IN1
reconfig_to_pll[2] => reconfig_to_pll[2].IN1
reconfig_to_pll[3] => reconfig_to_pll[3].IN1
reconfig_to_pll[4] => reconfig_to_pll[4].IN1
reconfig_to_pll[5] => reconfig_to_pll[5].IN1
reconfig_to_pll[6] => reconfig_to_pll[6].IN1
reconfig_to_pll[7] => reconfig_to_pll[7].IN1
reconfig_to_pll[8] => reconfig_to_pll[8].IN1
reconfig_to_pll[9] => reconfig_to_pll[9].IN1
reconfig_to_pll[10] => reconfig_to_pll[10].IN1
reconfig_to_pll[11] => reconfig_to_pll[11].IN1
reconfig_to_pll[12] => reconfig_to_pll[12].IN1
reconfig_to_pll[13] => reconfig_to_pll[13].IN1
reconfig_to_pll[14] => reconfig_to_pll[14].IN1
reconfig_to_pll[15] => reconfig_to_pll[15].IN1
reconfig_to_pll[16] => reconfig_to_pll[16].IN1
reconfig_to_pll[17] => reconfig_to_pll[17].IN1
reconfig_to_pll[18] => reconfig_to_pll[18].IN1
reconfig_to_pll[19] => reconfig_to_pll[19].IN1
reconfig_to_pll[20] => reconfig_to_pll[20].IN1
reconfig_to_pll[21] => reconfig_to_pll[21].IN1
reconfig_to_pll[22] => reconfig_to_pll[22].IN1
reconfig_to_pll[23] => reconfig_to_pll[23].IN1
reconfig_to_pll[24] => reconfig_to_pll[24].IN1
reconfig_to_pll[25] => reconfig_to_pll[25].IN1
reconfig_to_pll[26] => reconfig_to_pll[26].IN1
reconfig_to_pll[27] => reconfig_to_pll[27].IN1
reconfig_to_pll[28] => reconfig_to_pll[28].IN1
reconfig_to_pll[29] => reconfig_to_pll[29].IN1
reconfig_to_pll[30] => reconfig_to_pll[30].IN1
reconfig_to_pll[31] => reconfig_to_pll[31].IN1
reconfig_to_pll[32] => reconfig_to_pll[32].IN1
reconfig_to_pll[33] => reconfig_to_pll[33].IN1
reconfig_to_pll[34] => reconfig_to_pll[34].IN1
reconfig_to_pll[35] => reconfig_to_pll[35].IN1
reconfig_to_pll[36] => reconfig_to_pll[36].IN1
reconfig_to_pll[37] => reconfig_to_pll[37].IN1
reconfig_to_pll[38] => reconfig_to_pll[38].IN1
reconfig_to_pll[39] => reconfig_to_pll[39].IN1
reconfig_to_pll[40] => reconfig_to_pll[40].IN1
reconfig_to_pll[41] => reconfig_to_pll[41].IN1
reconfig_to_pll[42] => reconfig_to_pll[42].IN1
reconfig_to_pll[43] => reconfig_to_pll[43].IN1
reconfig_to_pll[44] => reconfig_to_pll[44].IN1
reconfig_to_pll[45] => reconfig_to_pll[45].IN1
reconfig_to_pll[46] => reconfig_to_pll[46].IN1
reconfig_to_pll[47] => reconfig_to_pll[47].IN1
reconfig_to_pll[48] => reconfig_to_pll[48].IN1
reconfig_to_pll[49] => reconfig_to_pll[49].IN1
reconfig_to_pll[50] => reconfig_to_pll[50].IN1
reconfig_to_pll[51] => reconfig_to_pll[51].IN1
reconfig_to_pll[52] => reconfig_to_pll[52].IN1
reconfig_to_pll[53] => reconfig_to_pll[53].IN1
reconfig_to_pll[54] => reconfig_to_pll[54].IN1
reconfig_to_pll[55] => reconfig_to_pll[55].IN1
reconfig_to_pll[56] => reconfig_to_pll[56].IN1
reconfig_to_pll[57] => reconfig_to_pll[57].IN1
reconfig_to_pll[58] => reconfig_to_pll[58].IN1
reconfig_to_pll[59] => reconfig_to_pll[59].IN1
reconfig_to_pll[60] => reconfig_to_pll[60].IN1
reconfig_to_pll[61] => reconfig_to_pll[61].IN1
reconfig_to_pll[62] => reconfig_to_pll[62].IN1
reconfig_to_pll[63] => reconfig_to_pll[63].IN1
reconfig_from_pll[0] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[1] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[2] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[3] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[4] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[5] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[6] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[7] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[8] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[9] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[10] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[11] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[12] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[13] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[14] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[15] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[16] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[17] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[18] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[19] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[20] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[21] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[22] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[23] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[24] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[25] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[26] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[27] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[28] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[29] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[30] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[31] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[32] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[33] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[34] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[35] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[36] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[37] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[38] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[39] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[40] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[41] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[42] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[43] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[44] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[45] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[46] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[47] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[48] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[49] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[50] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[51] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[52] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[53] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[54] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[55] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[56] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[57] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[58] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[59] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[60] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[61] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[62] <= pll_0002:pll_inst.reconfig_from_pll
reconfig_from_pll[63] <= pll_0002:pll_inst.reconfig_from_pll


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked
reconfig_to_pll[0] => reconfig_to_pll[0].IN1
reconfig_to_pll[1] => reconfig_to_pll[1].IN1
reconfig_to_pll[2] => reconfig_to_pll[2].IN1
reconfig_to_pll[3] => reconfig_to_pll[3].IN1
reconfig_to_pll[4] => reconfig_to_pll[4].IN1
reconfig_to_pll[5] => reconfig_to_pll[5].IN1
reconfig_to_pll[6] => reconfig_to_pll[6].IN1
reconfig_to_pll[7] => reconfig_to_pll[7].IN1
reconfig_to_pll[8] => reconfig_to_pll[8].IN1
reconfig_to_pll[9] => reconfig_to_pll[9].IN1
reconfig_to_pll[10] => reconfig_to_pll[10].IN1
reconfig_to_pll[11] => reconfig_to_pll[11].IN1
reconfig_to_pll[12] => reconfig_to_pll[12].IN1
reconfig_to_pll[13] => reconfig_to_pll[13].IN1
reconfig_to_pll[14] => reconfig_to_pll[14].IN1
reconfig_to_pll[15] => reconfig_to_pll[15].IN1
reconfig_to_pll[16] => reconfig_to_pll[16].IN1
reconfig_to_pll[17] => reconfig_to_pll[17].IN1
reconfig_to_pll[18] => reconfig_to_pll[18].IN1
reconfig_to_pll[19] => reconfig_to_pll[19].IN1
reconfig_to_pll[20] => reconfig_to_pll[20].IN1
reconfig_to_pll[21] => reconfig_to_pll[21].IN1
reconfig_to_pll[22] => reconfig_to_pll[22].IN1
reconfig_to_pll[23] => reconfig_to_pll[23].IN1
reconfig_to_pll[24] => reconfig_to_pll[24].IN1
reconfig_to_pll[25] => reconfig_to_pll[25].IN1
reconfig_to_pll[26] => reconfig_to_pll[26].IN1
reconfig_to_pll[27] => reconfig_to_pll[27].IN1
reconfig_to_pll[28] => reconfig_to_pll[28].IN1
reconfig_to_pll[29] => reconfig_to_pll[29].IN1
reconfig_to_pll[30] => reconfig_to_pll[30].IN1
reconfig_to_pll[31] => reconfig_to_pll[31].IN1
reconfig_to_pll[32] => reconfig_to_pll[32].IN1
reconfig_to_pll[33] => reconfig_to_pll[33].IN1
reconfig_to_pll[34] => reconfig_to_pll[34].IN1
reconfig_to_pll[35] => reconfig_to_pll[35].IN1
reconfig_to_pll[36] => reconfig_to_pll[36].IN1
reconfig_to_pll[37] => reconfig_to_pll[37].IN1
reconfig_to_pll[38] => reconfig_to_pll[38].IN1
reconfig_to_pll[39] => reconfig_to_pll[39].IN1
reconfig_to_pll[40] => reconfig_to_pll[40].IN1
reconfig_to_pll[41] => reconfig_to_pll[41].IN1
reconfig_to_pll[42] => reconfig_to_pll[42].IN1
reconfig_to_pll[43] => reconfig_to_pll[43].IN1
reconfig_to_pll[44] => reconfig_to_pll[44].IN1
reconfig_to_pll[45] => reconfig_to_pll[45].IN1
reconfig_to_pll[46] => reconfig_to_pll[46].IN1
reconfig_to_pll[47] => reconfig_to_pll[47].IN1
reconfig_to_pll[48] => reconfig_to_pll[48].IN1
reconfig_to_pll[49] => reconfig_to_pll[49].IN1
reconfig_to_pll[50] => reconfig_to_pll[50].IN1
reconfig_to_pll[51] => reconfig_to_pll[51].IN1
reconfig_to_pll[52] => reconfig_to_pll[52].IN1
reconfig_to_pll[53] => reconfig_to_pll[53].IN1
reconfig_to_pll[54] => reconfig_to_pll[54].IN1
reconfig_to_pll[55] => reconfig_to_pll[55].IN1
reconfig_to_pll[56] => reconfig_to_pll[56].IN1
reconfig_to_pll[57] => reconfig_to_pll[57].IN1
reconfig_to_pll[58] => reconfig_to_pll[58].IN1
reconfig_to_pll[59] => reconfig_to_pll[59].IN1
reconfig_to_pll[60] => reconfig_to_pll[60].IN1
reconfig_to_pll[61] => reconfig_to_pll[61].IN1
reconfig_to_pll[62] => reconfig_to_pll[62].IN1
reconfig_to_pll[63] => reconfig_to_pll[63].IN1
reconfig_from_pll[0] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[1] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[2] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[3] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[4] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[5] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[6] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[7] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[8] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[9] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[10] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[11] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[12] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[13] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[14] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[15] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[16] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[17] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[18] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[19] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[20] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[21] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[22] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[23] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[24] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[25] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[26] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[27] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[28] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[29] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[30] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[31] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[32] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[33] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[34] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[35] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[36] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[37] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[38] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[39] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[40] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[41] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[42] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[43] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[44] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[45] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[46] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[47] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[48] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[49] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[50] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[51] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[52] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[53] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[54] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[55] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[56] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[57] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[58] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[59] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[60] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[61] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[62] <= altera_pll:altera_pll_i.reconfig_from_pll
reconfig_from_pll[63] <= altera_pll:altera_pll_i.reconfig_from_pll


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => refclk.IN1
refclk1 => refclk1.IN1
fbclk => ~NO_FANOUT~
rst => rst.IN1
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => scanclk.IN1
cntsel[0] => cntsel_temp[0].DATAIN
cntsel[1] => cntsel_temp[1].DATAIN
cntsel[2] => cntsel_temp[2].DATAIN
cntsel[3] => cntsel_temp[3].DATAIN
cntsel[4] => cntsel_temp[4].DATAIN
reconfig_to_pll[0] => reconfig_to_pll[0].IN2
reconfig_to_pll[1] => reconfig_to_pll[1].IN1
reconfig_to_pll[2] => reconfig_to_pll[2].IN1
reconfig_to_pll[3] => reconfig_to_pll[3].IN1
reconfig_to_pll[4] => reconfig_to_pll[4].IN1
reconfig_to_pll[5] => reconfig_to_pll[5].IN1
reconfig_to_pll[6] => reconfig_to_pll[6].IN1
reconfig_to_pll[7] => reconfig_to_pll[7].IN1
reconfig_to_pll[8] => reconfig_to_pll[8].IN1
reconfig_to_pll[9] => reconfig_to_pll[9].IN1
reconfig_to_pll[10] => reconfig_to_pll[10].IN1
reconfig_to_pll[11] => reconfig_to_pll[11].IN1
reconfig_to_pll[12] => reconfig_to_pll[12].IN1
reconfig_to_pll[13] => reconfig_to_pll[13].IN1
reconfig_to_pll[14] => reconfig_to_pll[14].IN1
reconfig_to_pll[15] => reconfig_to_pll[15].IN1
reconfig_to_pll[16] => reconfig_to_pll[16].IN1
reconfig_to_pll[17] => reconfig_to_pll[17].IN1
reconfig_to_pll[18] => reconfig_to_pll[18].IN1
reconfig_to_pll[19] => reconfig_to_pll[19].IN1
reconfig_to_pll[20] => reconfig_to_pll[20].IN1
reconfig_to_pll[21] => reconfig_to_pll[21].IN1
reconfig_to_pll[22] => reconfig_to_pll[22].IN1
reconfig_to_pll[23] => reconfig_to_pll[23].IN1
reconfig_to_pll[24] => reconfig_to_pll[24].IN1
reconfig_to_pll[25] => reconfig_to_pll[25].IN1
reconfig_to_pll[26] => reconfig_to_pll[26].IN1
reconfig_to_pll[27] => reconfig_to_pll[27].IN1
reconfig_to_pll[28] => reconfig_to_pll[28].IN1
reconfig_to_pll[29] => reconfig_to_pll[29].IN1
reconfig_to_pll[30] => reconfig_to_pll[30].IN1
reconfig_to_pll[31] => reconfig_to_pll[31].IN1
reconfig_to_pll[32] => reconfig_to_pll[32].IN1
reconfig_to_pll[33] => reconfig_to_pll[33].IN1
reconfig_to_pll[34] => reconfig_to_pll[34].IN1
reconfig_to_pll[35] => reconfig_to_pll[35].IN1
reconfig_to_pll[36] => reconfig_to_pll[36].IN1
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => extswitch.IN1
adjpllin => adjpllin.IN1
cclk => cclk.IN1
outclk[0] <= altera_cyclonev_pll:cyclonev_pll.divclk
fboutclk <= altera_cyclonev_pll:cyclonev_pll.extclk
locked <= altera_cyclonev_pll:cyclonev_pll.lock
phase_done <= <GND>
reconfig_from_pll[0] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[1] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[2] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[3] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[4] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[5] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[6] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[7] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[8] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[9] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[10] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[11] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[12] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[13] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[14] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[15] <= altera_cyclonev_pll:cyclonev_pll.dout_0
reconfig_from_pll[16] <= altera_cyclonev_pll:cyclonev_pll.lock
reconfig_from_pll[17] <= reconfig_from_pll_wire[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= altera_cyclonev_pll:cyclonev_pll.pllclksel
clkbad[0] <= altera_cyclonev_pll:cyclonev_pll.clk0bad
clkbad[1] <= altera_cyclonev_pll:cyclonev_pll.clk1bad
phout[0] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[1] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[2] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[3] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[4] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[5] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[6] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[7] <= altera_cyclonev_pll:cyclonev_pll.phout_0
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
zdbfbclk <> <GND>


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst
clk => dps_current_state~1.DATAIN
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
phase_done => Selector0.IN1
phase_done => int_phase_en.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_0.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_1.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_2.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_3.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_4.DATAB
usr_phase_en => phase_en.IN1
phase_en <= phase_en.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst
clk => scanen~reg0.CLK
clk => atpgmode~reg0.CLK
clk => dprio_init_done~reg0.CLK
clk => ser_shift_load~reg0.CLK
clk => mdio_dis~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => init_done_forever.CLK
clk => rst_n[0].CLK
clk => rst_n[1].CLK
reset_n => dprio_write.IN1
reset_n => rst_n[0].ACLR
reset_n => rst_n[1].ACLR
dprio_address[0] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[1] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[2] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[3] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[4] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[5] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[0] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[1] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_write <= dprio_write.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[0] <= <GND>
dprio_writedata[1] <= <GND>
dprio_writedata[2] <= <GND>
dprio_writedata[3] <= <GND>
dprio_writedata[4] <= <GND>
dprio_writedata[5] <= <GND>
dprio_writedata[6] <= <GND>
dprio_writedata[7] <= <GND>
dprio_writedata[8] <= <GND>
dprio_writedata[9] <= <GND>
dprio_writedata[10] <= <GND>
dprio_writedata[11] <= <GND>
dprio_writedata[12] <= <GND>
dprio_writedata[13] <= <GND>
dprio_writedata[14] <= <GND>
dprio_writedata[15] <= <GND>
atpgmode <= atpgmode~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_dis <= mdio_dis~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanen <= scanen~reg0.DB_MAX_OUTPUT_PORT_TYPE
ser_shift_load <= ser_shift_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprio_init_done <= dprio_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll
phout_0[0] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[1] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[2] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[3] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[4] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[5] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[6] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[7] <= altera_cyclonev_pll_base:fpll_0.phout
adjpllin[0] => adjpllin[0].IN1
cclk[0] => cclk[0].IN1
coreclkin[0] => coreclkin[0].IN1
extswitch[0] => extswitch[0].IN1
iqtxrxclkin[0] => iqtxrxclkin[0].IN1
plliqclkin[0] => plliqclkin[0].IN1
rxiqclkin[0] => rxiqclkin[0].IN1
clkin[0] => clkin[0].IN1
clkin[1] => clkin[1].IN1
clkin[2] => clkin[2].IN1
clkin[3] => clkin[3].IN1
refiqclk_0[0] => refiqclk_0[0].IN1
refiqclk_0[1] => refiqclk_0[1].IN1
clk0bad[0] <= altera_cyclonev_pll_base:fpll_0.clk0bad
clk1bad[0] <= altera_cyclonev_pll_base:fpll_0.clk1bad
pllclksel[0] <= altera_cyclonev_pll_base:fpll_0.pllclksel
atpgmode[0] => atpgmode[0].IN1
clk[0] => clk[0].IN1
fpllcsrtest[0] => fpllcsrtest[0].IN1
iocsrclkin[0] => iocsrclkin[0].IN1
iocsrdatain[0] => iocsrdatain[0].IN1
iocsren[0] => iocsren[0].IN1
iocsrrstn[0] => iocsrrstn[0].IN1
mdiodis[0] => mdiodis[0].IN1
phaseen[0] => phaseen[0].IN1
read[0] => read[0].IN1
rstn[0] => rstn[0].IN1
scanen[0] => scanen[0].IN1
sershiftload[0] => sershiftload[0].IN1
shiftdonei[0] => shiftdonei[0].IN1
updn[0] => updn[0].IN1
write[0] => write[0].IN1
addr_0[0] => addr_0[0].IN1
addr_0[1] => addr_0[1].IN1
addr_0[2] => addr_0[2].IN1
addr_0[3] => addr_0[3].IN1
addr_0[4] => addr_0[4].IN1
addr_0[5] => addr_0[5].IN1
byteen_0[0] => byteen_0[0].IN1
byteen_0[1] => byteen_0[1].IN1
cntsel_0[0] => cntsel_0[0].IN1
cntsel_0[1] => cntsel_0[1].IN1
cntsel_0[2] => cntsel_0[2].IN1
cntsel_0[3] => cntsel_0[3].IN1
cntsel_0[4] => cntsel_0[4].IN1
din_0[0] => din_0[0].IN1
din_0[1] => din_0[1].IN1
din_0[2] => din_0[2].IN1
din_0[3] => din_0[3].IN1
din_0[4] => din_0[4].IN1
din_0[5] => din_0[5].IN1
din_0[6] => din_0[6].IN1
din_0[7] => din_0[7].IN1
din_0[8] => din_0[8].IN1
din_0[9] => din_0[9].IN1
din_0[10] => din_0[10].IN1
din_0[11] => din_0[11].IN1
din_0[12] => din_0[12].IN1
din_0[13] => din_0[13].IN1
din_0[14] => din_0[14].IN1
din_0[15] => din_0[15].IN1
blockselect[0] <= altera_cyclonev_pll_base:fpll_0.blockselect
iocsrdataout[0] <= altera_cyclonev_pll_base:fpll_0.iocsrdataout
iocsrenbuf[0] <= altera_cyclonev_pll_base:fpll_0.iocsrenbuf
iocsrrstnbuf[0] <= altera_cyclonev_pll_base:fpll_0.iocsrrstnbuf
phasedone[0] <= altera_cyclonev_pll_base:fpll_0.phasedone
dout_0[0] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[1] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[2] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[3] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[4] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[5] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[6] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[7] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[8] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[9] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[10] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[11] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[12] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[13] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[14] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[15] <= altera_cyclonev_pll_base:fpll_0.dout
dprioout_0[0] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[1] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[2] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[3] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[4] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[5] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[6] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[7] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[8] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[9] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[10] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[11] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[12] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[13] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[14] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[15] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[16] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[17] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[18] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[19] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[20] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[21] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[22] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[23] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[24] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[25] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[26] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[27] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[28] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[29] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[30] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[31] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[32] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[33] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[34] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[35] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[36] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[37] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[38] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[39] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[40] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[41] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[42] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[43] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[44] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[45] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[46] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[47] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[48] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[49] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[50] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[51] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[52] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[53] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[54] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[55] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[56] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[57] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[58] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[59] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[60] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[61] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[62] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[63] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[64] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[65] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[66] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[67] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[68] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[69] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[70] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[71] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[72] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[73] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[74] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[75] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[76] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[77] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[78] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[79] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[80] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[81] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[82] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[83] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[84] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[85] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[86] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[87] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[88] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[89] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[90] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[91] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[92] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[93] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[94] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[95] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[96] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[97] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[98] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[99] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[100] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[101] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[102] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[103] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[104] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[105] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[106] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[107] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[108] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[109] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[110] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[111] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[112] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[113] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[114] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[115] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[116] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[117] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[118] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[119] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[120] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[121] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[122] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[123] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[124] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[125] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[126] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[127] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[128] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[129] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[130] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[131] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[132] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[133] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[134] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[135] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[136] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[137] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[138] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[139] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[140] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[141] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[142] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[143] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[144] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[145] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[146] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[147] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[148] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[149] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[150] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[151] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[152] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[153] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[154] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[155] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[156] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[157] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[158] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[159] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[160] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[161] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[162] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[163] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[164] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[165] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[166] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[167] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[168] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[169] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[170] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[171] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[172] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[173] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[174] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[175] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[176] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[177] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[178] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[179] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[180] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[181] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[182] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[183] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[184] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[185] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[186] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[187] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[188] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[189] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[190] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[191] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[192] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[193] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[194] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[195] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[196] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[197] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[198] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[199] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[200] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[201] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[202] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[203] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[204] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[205] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[206] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[207] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[208] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[209] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[210] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[211] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[212] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[213] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[214] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[215] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[216] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[217] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[218] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[219] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[220] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[221] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[222] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[223] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[224] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[225] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[226] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[227] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[228] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[229] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[230] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[231] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[232] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[233] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[234] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[235] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[236] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[237] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[238] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[239] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[240] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[241] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[242] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[243] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[244] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[245] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[246] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[247] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[248] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[249] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[250] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[251] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[252] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[253] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[254] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[255] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[256] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[257] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[258] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[259] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[260] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[261] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[262] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[263] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[264] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[265] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[266] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[267] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[268] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[269] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[270] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[271] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[272] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[273] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[274] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[275] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[276] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[277] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[278] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[279] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[280] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[281] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[282] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[283] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[284] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[285] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[286] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[287] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[288] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[289] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[290] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[291] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[292] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[293] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[294] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[295] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[296] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[297] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[298] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[299] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[300] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[301] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[302] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[303] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[304] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[305] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[306] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[307] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[308] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[309] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[310] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[311] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[312] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[313] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[314] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[315] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[316] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[317] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[318] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[319] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[320] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[321] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[322] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[323] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[324] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[325] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[326] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[327] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[328] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[329] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[330] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[331] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[332] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[333] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[334] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[335] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[336] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[337] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[338] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[339] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[340] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[341] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[342] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[343] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[344] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[345] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[346] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[347] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[348] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[349] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[350] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[351] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[352] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[353] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[354] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[355] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[356] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[357] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[358] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[359] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[360] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[361] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[362] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[363] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[364] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[365] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[366] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[367] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[368] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[369] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[370] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[371] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[372] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[373] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[374] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[375] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[376] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[377] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[378] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[379] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[380] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[381] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[382] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[383] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[384] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[385] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[386] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[387] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[388] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[389] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[390] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[391] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[392] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[393] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[394] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[395] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[396] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[397] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[398] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[399] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[400] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[401] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[402] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[403] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[404] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[405] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[406] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[407] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[408] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[409] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[410] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[411] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[412] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[413] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[414] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[415] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[416] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[417] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[418] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[419] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[420] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[421] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[422] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[423] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[424] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[425] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[426] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[427] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[428] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[429] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[430] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[431] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[432] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[433] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[434] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[435] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[436] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[437] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[438] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[439] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[440] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[441] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[442] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[443] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[444] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[445] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[446] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[447] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[448] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[449] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[450] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[451] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[452] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[453] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[454] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[455] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[456] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[457] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[458] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[459] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[460] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[461] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[462] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[463] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[464] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[465] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[466] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[467] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[468] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[469] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[470] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[471] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[472] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[473] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[474] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[475] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[476] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[477] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[478] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[479] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[480] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[481] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[482] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[483] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[484] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[485] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[486] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[487] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[488] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[489] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[490] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[491] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[492] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[493] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[494] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[495] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[496] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[497] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[498] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[499] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[500] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[501] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[502] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[503] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[504] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[505] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[506] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[507] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[508] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[509] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[510] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[511] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[512] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[513] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[514] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[515] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[516] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[517] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[518] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[519] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[520] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[521] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[522] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[523] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[524] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[525] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[526] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[527] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[528] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[529] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[530] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[531] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[532] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[533] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[534] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[535] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[536] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[537] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[538] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[539] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[540] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[541] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[542] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[543] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[544] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[545] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[546] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[547] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[548] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[549] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[550] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[551] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[552] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[553] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[554] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[555] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[556] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[557] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[558] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[559] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[560] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[561] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[562] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[563] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[564] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[565] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[566] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[567] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[568] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[569] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[570] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[571] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[572] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[573] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[574] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[575] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[576] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[577] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[578] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[579] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[580] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[581] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[582] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[583] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[584] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[585] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[586] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[587] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[588] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[589] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[590] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[591] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[592] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[593] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[594] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[595] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[596] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[597] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[598] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[599] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[600] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[601] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[602] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[603] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[604] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[605] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[606] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[607] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[608] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[609] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[610] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[611] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[612] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[613] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[614] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[615] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[616] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[617] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[618] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[619] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[620] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[621] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[622] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[623] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[624] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[625] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[626] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[627] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[628] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[629] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[630] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[631] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[632] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[633] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[634] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[635] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[636] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[637] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[638] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[639] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[640] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[641] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[642] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[643] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[644] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[645] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[646] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[647] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[648] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[649] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[650] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[651] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[652] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[653] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[654] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[655] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[656] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[657] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[658] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[659] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[660] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[661] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[662] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[663] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[664] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[665] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[666] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[667] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[668] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[669] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[670] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[671] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[672] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[673] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[674] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[675] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[676] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[677] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[678] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[679] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[680] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[681] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[682] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[683] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[684] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[685] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[686] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[687] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[688] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[689] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[690] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[691] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[692] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[693] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[694] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[695] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[696] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[697] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[698] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[699] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[700] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[701] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[702] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[703] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[704] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[705] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[706] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[707] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[708] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[709] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[710] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[711] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[712] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[713] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[714] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[715] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[716] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[717] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[718] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[719] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[720] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[721] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[722] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[723] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[724] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[725] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[726] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[727] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[728] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[729] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[730] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[731] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[732] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[733] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[734] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[735] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[736] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[737] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[738] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[739] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[740] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[741] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[742] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[743] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[744] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[745] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[746] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[747] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[748] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[749] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[750] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[751] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[752] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[753] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[754] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[755] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[756] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[757] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[758] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[759] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[760] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[761] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[762] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[763] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[764] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[765] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[766] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[767] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[768] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[769] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[770] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[771] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[772] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[773] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[774] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[775] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[776] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[777] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[778] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[779] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[780] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[781] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[782] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[783] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[784] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[785] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[786] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[787] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[788] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[789] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[790] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[791] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[792] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[793] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[794] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[795] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[796] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[797] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[798] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[799] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[800] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[801] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[802] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[803] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[804] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[805] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[806] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[807] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[808] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[809] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[810] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[811] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[812] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[813] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[814] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[815] <= altera_cyclonev_pll_base:fpll_0.dprioout
fbclkfpll[0] => fbclkfpll[0].IN1
lvdfbin[0] => lvdfbin[0].IN1
nresync[0] => nresync[0].IN1
pfden[0] => pfden[0].IN1
shiften_fpll[0] => shiften_fpll[0].IN1
zdb[0] => zdb[0].IN1
fblvdsout[0] <= altera_cyclonev_pll_base:fpll_0.fblvdsout
lock[0] <= altera_cyclonev_pll_base:fpll_0.lock
mcntout[0] <= altera_cyclonev_pll_base:fpll_0.mcntout
plniotribuf[0] <= altera_cyclonev_pll_base:fpll_0.plniotribuf
clken[0] => ~NO_FANOUT~
clken[-1] => ~NO_FANOUT~
extclk[0] <= <GND>
extclk[-1] <= <GND>
dll_clkin[0] => ~NO_FANOUT~
clkout[0] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
lvdsclk[0] <= <GND>
lvdsclk[1] <= <GND>
divclk[0] <= counter[0].output_counter.O_DIVCLK
cascade_out[0] <= counter[0].output_counter.O_CASCADEOUT


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0
phout[0] <= DPA.O_PHOUT
phout[1] <= DPA.O_PHOUT1
phout[2] <= DPA.O_PHOUT2
phout[3] <= DPA.O_PHOUT3
phout[4] <= DPA.O_PHOUT4
phout[5] <= DPA.O_PHOUT5
phout[6] <= DPA.O_PHOUT6
phout[7] <= DPA.O_PHOUT7
adjpllin => REFCLK_SELECT.I_ADJPLLIN
cclk => REFCLK_SELECT.I_CCLK
coreclkin => REFCLK_SELECT.I_CORECLKIN
extswitch => REFCLK_SELECT.I_EXTSWITCH
iqtxrxclkin => REFCLK_SELECT.I_IQTXRXCLKIN
plliqclkin => REFCLK_SELECT.I_PLLIQCLKIN
rxiqclkin => REFCLK_SELECT.I_RXIQCLKIN
clkin[0] => REFCLK_SELECT.I_CLKIN
clkin[1] => REFCLK_SELECT.I_CLKIN1
clkin[2] => REFCLK_SELECT.I_CLKIN2
clkin[3] => REFCLK_SELECT.I_CLKIN3
refiqclk[0] => REFCLK_SELECT.I_REFIQCLK
refiqclk[1] => REFCLK_SELECT.I_REFIQCLK1
clk0bad <= REFCLK_SELECT.O_CLK0BAD
clk1bad <= REFCLK_SELECT.O_CLK1BAD
pllclksel <= REFCLK_SELECT.O_PLLCLKSEL
atpgmode => PLL_RECONFIG.I_ATPGMODE
clk => PLL_RECONFIG.I_CLK
fpllcsrtest => PLL_RECONFIG.I_FPLLCSRTEST
iocsrclkin => PLL_RECONFIG.I_IOCSRCLKIN
iocsrdatain => PLL_RECONFIG.I_IOCSRDATAIN
iocsren => PLL_RECONFIG.I_IOCSREN
iocsrrstn => PLL_RECONFIG.I_IOCSRRSTN
mdiodis => PLL_RECONFIG.I_MDIODIS
phaseen => PLL_RECONFIG.I_PHASEEN
read => PLL_RECONFIG.I_READ
rstn => PLL_RECONFIG.I_RSTN
scanen => PLL_RECONFIG.I_SCANEN
sershiftload => PLL_RECONFIG.I_SERSHIFTLOAD
shiftdonei => PLL_RECONFIG.I_SHIFTDONEI
updn => PLL_RECONFIG.I_UPDN
updn => fpll.I_ECNC2TEST
write => PLL_RECONFIG.I_WRITE
addr[0] => PLL_RECONFIG.I_ADDR
addr[1] => PLL_RECONFIG.I_ADDR1
addr[2] => PLL_RECONFIG.I_ADDR2
addr[3] => PLL_RECONFIG.I_ADDR3
addr[4] => PLL_RECONFIG.I_ADDR4
addr[5] => PLL_RECONFIG.I_ADDR5
byteen[0] => PLL_RECONFIG.I_BYTEEN
byteen[1] => PLL_RECONFIG.I_BYTEEN1
cntsel[0] => PLL_RECONFIG.I_CNTSEL
cntsel[1] => PLL_RECONFIG.I_CNTSEL1
cntsel[2] => PLL_RECONFIG.I_CNTSEL2
cntsel[3] => PLL_RECONFIG.I_CNTSEL3
cntsel[4] => PLL_RECONFIG.I_CNTSEL4
din[0] => PLL_RECONFIG.DIN
din[1] => PLL_RECONFIG.DIN1
din[2] => PLL_RECONFIG.DIN2
din[3] => PLL_RECONFIG.DIN3
din[4] => PLL_RECONFIG.DIN4
din[5] => PLL_RECONFIG.DIN5
din[6] => PLL_RECONFIG.DIN6
din[7] => PLL_RECONFIG.DIN7
din[8] => PLL_RECONFIG.DIN8
din[9] => PLL_RECONFIG.DIN9
din[10] => PLL_RECONFIG.DIN10
din[11] => PLL_RECONFIG.DIN11
din[12] => PLL_RECONFIG.DIN12
din[13] => PLL_RECONFIG.DIN13
din[14] => PLL_RECONFIG.DIN14
din[15] => PLL_RECONFIG.DIN15
blockselect <= PLL_RECONFIG.O_BLOCKSELECT
iocsrdataout <= PLL_RECONFIG.O_IOCSRDATAOUT
iocsrenbuf <= PLL_RECONFIG.O_IOCSRENBUF
iocsrrstnbuf <= PLL_RECONFIG.O_IOCSRRSTNBUF
phasedone <= PLL_RECONFIG.O_PHASEDONE
shift <= PLL_RECONFIG.O_SHIFT
up <= PLL_RECONFIG.O_UP
dout[0] <= PLL_RECONFIG.O_DOUT
dout[1] <= PLL_RECONFIG.O_DOUT1
dout[2] <= PLL_RECONFIG.O_DOUT2
dout[3] <= PLL_RECONFIG.O_DOUT3
dout[4] <= PLL_RECONFIG.O_DOUT4
dout[5] <= PLL_RECONFIG.O_DOUT5
dout[6] <= PLL_RECONFIG.O_DOUT6
dout[7] <= PLL_RECONFIG.O_DOUT7
dout[8] <= PLL_RECONFIG.O_DOUT8
dout[9] <= PLL_RECONFIG.O_DOUT9
dout[10] <= PLL_RECONFIG.O_DOUT10
dout[11] <= PLL_RECONFIG.O_DOUT11
dout[12] <= PLL_RECONFIG.O_DOUT12
dout[13] <= PLL_RECONFIG.O_DOUT13
dout[14] <= PLL_RECONFIG.O_DOUT14
dout[15] <= PLL_RECONFIG.O_DOUT15
dprioout[0] <= PLL_RECONFIG.O_DPRIOOUT
dprioout[1] <= PLL_RECONFIG.O_DPRIOOUT1
dprioout[2] <= PLL_RECONFIG.O_DPRIOOUT2
dprioout[3] <= PLL_RECONFIG.O_DPRIOOUT3
dprioout[4] <= PLL_RECONFIG.O_DPRIOOUT4
dprioout[5] <= PLL_RECONFIG.O_DPRIOOUT5
dprioout[6] <= PLL_RECONFIG.O_DPRIOOUT6
dprioout[7] <= PLL_RECONFIG.O_DPRIOOUT7
dprioout[8] <= PLL_RECONFIG.O_DPRIOOUT8
dprioout[9] <= PLL_RECONFIG.O_DPRIOOUT9
dprioout[10] <= PLL_RECONFIG.O_DPRIOOUT10
dprioout[11] <= PLL_RECONFIG.O_DPRIOOUT11
dprioout[12] <= PLL_RECONFIG.O_DPRIOOUT12
dprioout[13] <= PLL_RECONFIG.O_DPRIOOUT13
dprioout[14] <= PLL_RECONFIG.O_DPRIOOUT14
dprioout[15] <= PLL_RECONFIG.O_DPRIOOUT15
dprioout[16] <= PLL_RECONFIG.O_DPRIOOUT16
dprioout[17] <= PLL_RECONFIG.O_DPRIOOUT17
dprioout[18] <= PLL_RECONFIG.O_DPRIOOUT18
dprioout[19] <= PLL_RECONFIG.O_DPRIOOUT19
dprioout[20] <= PLL_RECONFIG.O_DPRIOOUT20
dprioout[21] <= PLL_RECONFIG.O_DPRIOOUT21
dprioout[22] <= PLL_RECONFIG.O_DPRIOOUT22
dprioout[23] <= PLL_RECONFIG.O_DPRIOOUT23
dprioout[24] <= PLL_RECONFIG.O_DPRIOOUT24
dprioout[25] <= PLL_RECONFIG.O_DPRIOOUT25
dprioout[26] <= PLL_RECONFIG.O_DPRIOOUT26
dprioout[27] <= PLL_RECONFIG.O_DPRIOOUT27
dprioout[28] <= PLL_RECONFIG.O_DPRIOOUT28
dprioout[29] <= PLL_RECONFIG.O_DPRIOOUT29
dprioout[30] <= PLL_RECONFIG.O_DPRIOOUT30
dprioout[31] <= PLL_RECONFIG.O_DPRIOOUT31
dprioout[32] <= PLL_RECONFIG.O_DPRIOOUT32
dprioout[33] <= PLL_RECONFIG.O_DPRIOOUT33
dprioout[34] <= PLL_RECONFIG.O_DPRIOOUT34
dprioout[35] <= PLL_RECONFIG.O_DPRIOOUT35
dprioout[36] <= PLL_RECONFIG.O_DPRIOOUT36
dprioout[37] <= PLL_RECONFIG.O_DPRIOOUT37
dprioout[38] <= PLL_RECONFIG.O_DPRIOOUT38
dprioout[39] <= PLL_RECONFIG.O_DPRIOOUT39
dprioout[40] <= PLL_RECONFIG.O_DPRIOOUT40
dprioout[41] <= PLL_RECONFIG.O_DPRIOOUT41
dprioout[42] <= PLL_RECONFIG.O_DPRIOOUT42
dprioout[43] <= PLL_RECONFIG.O_DPRIOOUT43
dprioout[44] <= PLL_RECONFIG.O_DPRIOOUT44
dprioout[45] <= PLL_RECONFIG.O_DPRIOOUT45
dprioout[46] <= PLL_RECONFIG.O_DPRIOOUT46
dprioout[47] <= PLL_RECONFIG.O_DPRIOOUT47
dprioout[48] <= PLL_RECONFIG.O_DPRIOOUT48
dprioout[49] <= PLL_RECONFIG.O_DPRIOOUT49
dprioout[50] <= PLL_RECONFIG.O_DPRIOOUT50
dprioout[51] <= PLL_RECONFIG.O_DPRIOOUT51
dprioout[52] <= PLL_RECONFIG.O_DPRIOOUT52
dprioout[53] <= PLL_RECONFIG.O_DPRIOOUT53
dprioout[54] <= PLL_RECONFIG.O_DPRIOOUT54
dprioout[55] <= PLL_RECONFIG.O_DPRIOOUT55
dprioout[56] <= PLL_RECONFIG.O_DPRIOOUT56
dprioout[57] <= PLL_RECONFIG.O_DPRIOOUT57
dprioout[58] <= PLL_RECONFIG.O_DPRIOOUT58
dprioout[59] <= PLL_RECONFIG.O_DPRIOOUT59
dprioout[60] <= PLL_RECONFIG.O_DPRIOOUT60
dprioout[61] <= PLL_RECONFIG.O_DPRIOOUT61
dprioout[62] <= PLL_RECONFIG.O_DPRIOOUT62
dprioout[63] <= PLL_RECONFIG.O_DPRIOOUT63
dprioout[64] <= PLL_RECONFIG.O_DPRIOOUT64
dprioout[65] <= PLL_RECONFIG.O_DPRIOOUT65
dprioout[66] <= PLL_RECONFIG.O_DPRIOOUT66
dprioout[67] <= PLL_RECONFIG.O_DPRIOOUT67
dprioout[68] <= PLL_RECONFIG.O_DPRIOOUT68
dprioout[69] <= PLL_RECONFIG.O_DPRIOOUT69
dprioout[70] <= PLL_RECONFIG.O_DPRIOOUT70
dprioout[71] <= PLL_RECONFIG.O_DPRIOOUT71
dprioout[72] <= PLL_RECONFIG.O_DPRIOOUT72
dprioout[73] <= PLL_RECONFIG.O_DPRIOOUT73
dprioout[74] <= PLL_RECONFIG.O_DPRIOOUT74
dprioout[75] <= PLL_RECONFIG.O_DPRIOOUT75
dprioout[76] <= PLL_RECONFIG.O_DPRIOOUT76
dprioout[77] <= PLL_RECONFIG.O_DPRIOOUT77
dprioout[78] <= PLL_RECONFIG.O_DPRIOOUT78
dprioout[79] <= PLL_RECONFIG.O_DPRIOOUT79
dprioout[80] <= PLL_RECONFIG.O_DPRIOOUT80
dprioout[81] <= PLL_RECONFIG.O_DPRIOOUT81
dprioout[82] <= PLL_RECONFIG.O_DPRIOOUT82
dprioout[83] <= PLL_RECONFIG.O_DPRIOOUT83
dprioout[84] <= PLL_RECONFIG.O_DPRIOOUT84
dprioout[85] <= PLL_RECONFIG.O_DPRIOOUT85
dprioout[86] <= PLL_RECONFIG.O_DPRIOOUT86
dprioout[87] <= PLL_RECONFIG.O_DPRIOOUT87
dprioout[88] <= PLL_RECONFIG.O_DPRIOOUT88
dprioout[89] <= PLL_RECONFIG.O_DPRIOOUT89
dprioout[90] <= PLL_RECONFIG.O_DPRIOOUT90
dprioout[91] <= PLL_RECONFIG.O_DPRIOOUT91
dprioout[92] <= PLL_RECONFIG.O_DPRIOOUT92
dprioout[93] <= PLL_RECONFIG.O_DPRIOOUT93
dprioout[94] <= PLL_RECONFIG.O_DPRIOOUT94
dprioout[95] <= PLL_RECONFIG.O_DPRIOOUT95
dprioout[96] <= PLL_RECONFIG.O_DPRIOOUT96
dprioout[97] <= PLL_RECONFIG.O_DPRIOOUT97
dprioout[98] <= PLL_RECONFIG.O_DPRIOOUT98
dprioout[99] <= PLL_RECONFIG.O_DPRIOOUT99
dprioout[100] <= PLL_RECONFIG.O_DPRIOOUT100
dprioout[101] <= PLL_RECONFIG.O_DPRIOOUT101
dprioout[102] <= PLL_RECONFIG.O_DPRIOOUT102
dprioout[103] <= PLL_RECONFIG.O_DPRIOOUT103
dprioout[104] <= PLL_RECONFIG.O_DPRIOOUT104
dprioout[105] <= PLL_RECONFIG.O_DPRIOOUT105
dprioout[106] <= PLL_RECONFIG.O_DPRIOOUT106
dprioout[107] <= PLL_RECONFIG.O_DPRIOOUT107
dprioout[108] <= PLL_RECONFIG.O_DPRIOOUT108
dprioout[109] <= PLL_RECONFIG.O_DPRIOOUT109
dprioout[110] <= PLL_RECONFIG.O_DPRIOOUT110
dprioout[111] <= PLL_RECONFIG.O_DPRIOOUT111
dprioout[112] <= PLL_RECONFIG.O_DPRIOOUT112
dprioout[113] <= PLL_RECONFIG.O_DPRIOOUT113
dprioout[114] <= PLL_RECONFIG.O_DPRIOOUT114
dprioout[115] <= PLL_RECONFIG.O_DPRIOOUT115
dprioout[116] <= PLL_RECONFIG.O_DPRIOOUT116
dprioout[117] <= PLL_RECONFIG.O_DPRIOOUT117
dprioout[118] <= PLL_RECONFIG.O_DPRIOOUT118
dprioout[119] <= PLL_RECONFIG.O_DPRIOOUT119
dprioout[120] <= PLL_RECONFIG.O_DPRIOOUT120
dprioout[121] <= PLL_RECONFIG.O_DPRIOOUT121
dprioout[122] <= PLL_RECONFIG.O_DPRIOOUT122
dprioout[123] <= PLL_RECONFIG.O_DPRIOOUT123
dprioout[124] <= PLL_RECONFIG.O_DPRIOOUT124
dprioout[125] <= PLL_RECONFIG.O_DPRIOOUT125
dprioout[126] <= PLL_RECONFIG.O_DPRIOOUT126
dprioout[127] <= PLL_RECONFIG.O_DPRIOOUT127
dprioout[128] <= PLL_RECONFIG.O_DPRIOOUT128
dprioout[129] <= PLL_RECONFIG.O_DPRIOOUT129
dprioout[130] <= PLL_RECONFIG.O_DPRIOOUT130
dprioout[131] <= PLL_RECONFIG.O_DPRIOOUT131
dprioout[132] <= PLL_RECONFIG.O_DPRIOOUT132
dprioout[133] <= PLL_RECONFIG.O_DPRIOOUT133
dprioout[134] <= PLL_RECONFIG.O_DPRIOOUT134
dprioout[135] <= PLL_RECONFIG.O_DPRIOOUT135
dprioout[136] <= PLL_RECONFIG.O_DPRIOOUT136
dprioout[137] <= PLL_RECONFIG.O_DPRIOOUT137
dprioout[138] <= PLL_RECONFIG.O_DPRIOOUT138
dprioout[139] <= PLL_RECONFIG.O_DPRIOOUT139
dprioout[140] <= PLL_RECONFIG.O_DPRIOOUT140
dprioout[141] <= PLL_RECONFIG.O_DPRIOOUT141
dprioout[142] <= PLL_RECONFIG.O_DPRIOOUT142
dprioout[143] <= PLL_RECONFIG.O_DPRIOOUT143
dprioout[144] <= PLL_RECONFIG.O_DPRIOOUT144
dprioout[145] <= PLL_RECONFIG.O_DPRIOOUT145
dprioout[146] <= PLL_RECONFIG.O_DPRIOOUT146
dprioout[147] <= PLL_RECONFIG.O_DPRIOOUT147
dprioout[148] <= PLL_RECONFIG.O_DPRIOOUT148
dprioout[149] <= PLL_RECONFIG.O_DPRIOOUT149
dprioout[150] <= PLL_RECONFIG.O_DPRIOOUT150
dprioout[151] <= PLL_RECONFIG.O_DPRIOOUT151
dprioout[152] <= PLL_RECONFIG.O_DPRIOOUT152
dprioout[153] <= PLL_RECONFIG.O_DPRIOOUT153
dprioout[154] <= PLL_RECONFIG.O_DPRIOOUT154
dprioout[155] <= PLL_RECONFIG.O_DPRIOOUT155
dprioout[156] <= PLL_RECONFIG.O_DPRIOOUT156
dprioout[157] <= PLL_RECONFIG.O_DPRIOOUT157
dprioout[158] <= PLL_RECONFIG.O_DPRIOOUT158
dprioout[159] <= PLL_RECONFIG.O_DPRIOOUT159
dprioout[160] <= PLL_RECONFIG.O_DPRIOOUT160
dprioout[161] <= PLL_RECONFIG.O_DPRIOOUT161
dprioout[162] <= PLL_RECONFIG.O_DPRIOOUT162
dprioout[163] <= PLL_RECONFIG.O_DPRIOOUT163
dprioout[164] <= PLL_RECONFIG.O_DPRIOOUT164
dprioout[165] <= PLL_RECONFIG.O_DPRIOOUT165
dprioout[166] <= PLL_RECONFIG.O_DPRIOOUT166
dprioout[167] <= PLL_RECONFIG.O_DPRIOOUT167
dprioout[168] <= PLL_RECONFIG.O_DPRIOOUT168
dprioout[169] <= PLL_RECONFIG.O_DPRIOOUT169
dprioout[170] <= PLL_RECONFIG.O_DPRIOOUT170
dprioout[171] <= PLL_RECONFIG.O_DPRIOOUT171
dprioout[172] <= PLL_RECONFIG.O_DPRIOOUT172
dprioout[173] <= PLL_RECONFIG.O_DPRIOOUT173
dprioout[174] <= PLL_RECONFIG.O_DPRIOOUT174
dprioout[175] <= PLL_RECONFIG.O_DPRIOOUT175
dprioout[176] <= PLL_RECONFIG.O_DPRIOOUT176
dprioout[177] <= PLL_RECONFIG.O_DPRIOOUT177
dprioout[178] <= PLL_RECONFIG.O_DPRIOOUT178
dprioout[179] <= PLL_RECONFIG.O_DPRIOOUT179
dprioout[180] <= PLL_RECONFIG.O_DPRIOOUT180
dprioout[181] <= PLL_RECONFIG.O_DPRIOOUT181
dprioout[182] <= PLL_RECONFIG.O_DPRIOOUT182
dprioout[183] <= PLL_RECONFIG.O_DPRIOOUT183
dprioout[184] <= PLL_RECONFIG.O_DPRIOOUT184
dprioout[185] <= PLL_RECONFIG.O_DPRIOOUT185
dprioout[186] <= PLL_RECONFIG.O_DPRIOOUT186
dprioout[187] <= PLL_RECONFIG.O_DPRIOOUT187
dprioout[188] <= PLL_RECONFIG.O_DPRIOOUT188
dprioout[189] <= PLL_RECONFIG.O_DPRIOOUT189
dprioout[190] <= PLL_RECONFIG.O_DPRIOOUT190
dprioout[191] <= PLL_RECONFIG.O_DPRIOOUT191
dprioout[192] <= PLL_RECONFIG.O_DPRIOOUT192
dprioout[193] <= PLL_RECONFIG.O_DPRIOOUT193
dprioout[194] <= PLL_RECONFIG.O_DPRIOOUT194
dprioout[195] <= PLL_RECONFIG.O_DPRIOOUT195
dprioout[196] <= PLL_RECONFIG.O_DPRIOOUT196
dprioout[197] <= PLL_RECONFIG.O_DPRIOOUT197
dprioout[198] <= PLL_RECONFIG.O_DPRIOOUT198
dprioout[199] <= PLL_RECONFIG.O_DPRIOOUT199
dprioout[200] <= PLL_RECONFIG.O_DPRIOOUT200
dprioout[201] <= PLL_RECONFIG.O_DPRIOOUT201
dprioout[202] <= PLL_RECONFIG.O_DPRIOOUT202
dprioout[203] <= PLL_RECONFIG.O_DPRIOOUT203
dprioout[204] <= PLL_RECONFIG.O_DPRIOOUT204
dprioout[205] <= PLL_RECONFIG.O_DPRIOOUT205
dprioout[206] <= PLL_RECONFIG.O_DPRIOOUT206
dprioout[207] <= PLL_RECONFIG.O_DPRIOOUT207
dprioout[208] <= PLL_RECONFIG.O_DPRIOOUT208
dprioout[209] <= PLL_RECONFIG.O_DPRIOOUT209
dprioout[210] <= PLL_RECONFIG.O_DPRIOOUT210
dprioout[211] <= PLL_RECONFIG.O_DPRIOOUT211
dprioout[212] <= PLL_RECONFIG.O_DPRIOOUT212
dprioout[213] <= PLL_RECONFIG.O_DPRIOOUT213
dprioout[214] <= PLL_RECONFIG.O_DPRIOOUT214
dprioout[215] <= PLL_RECONFIG.O_DPRIOOUT215
dprioout[216] <= PLL_RECONFIG.O_DPRIOOUT216
dprioout[217] <= PLL_RECONFIG.O_DPRIOOUT217
dprioout[218] <= PLL_RECONFIG.O_DPRIOOUT218
dprioout[219] <= PLL_RECONFIG.O_DPRIOOUT219
dprioout[220] <= PLL_RECONFIG.O_DPRIOOUT220
dprioout[221] <= PLL_RECONFIG.O_DPRIOOUT221
dprioout[222] <= PLL_RECONFIG.O_DPRIOOUT222
dprioout[223] <= PLL_RECONFIG.O_DPRIOOUT223
dprioout[224] <= PLL_RECONFIG.O_DPRIOOUT224
dprioout[225] <= PLL_RECONFIG.O_DPRIOOUT225
dprioout[226] <= PLL_RECONFIG.O_DPRIOOUT226
dprioout[227] <= PLL_RECONFIG.O_DPRIOOUT227
dprioout[228] <= PLL_RECONFIG.O_DPRIOOUT228
dprioout[229] <= PLL_RECONFIG.O_DPRIOOUT229
dprioout[230] <= PLL_RECONFIG.O_DPRIOOUT230
dprioout[231] <= PLL_RECONFIG.O_DPRIOOUT231
dprioout[232] <= PLL_RECONFIG.O_DPRIOOUT232
dprioout[233] <= PLL_RECONFIG.O_DPRIOOUT233
dprioout[234] <= PLL_RECONFIG.O_DPRIOOUT234
dprioout[235] <= PLL_RECONFIG.O_DPRIOOUT235
dprioout[236] <= PLL_RECONFIG.O_DPRIOOUT236
dprioout[237] <= PLL_RECONFIG.O_DPRIOOUT237
dprioout[238] <= PLL_RECONFIG.O_DPRIOOUT238
dprioout[239] <= PLL_RECONFIG.O_DPRIOOUT239
dprioout[240] <= PLL_RECONFIG.O_DPRIOOUT240
dprioout[241] <= PLL_RECONFIG.O_DPRIOOUT241
dprioout[242] <= PLL_RECONFIG.O_DPRIOOUT242
dprioout[243] <= PLL_RECONFIG.O_DPRIOOUT243
dprioout[244] <= PLL_RECONFIG.O_DPRIOOUT244
dprioout[245] <= PLL_RECONFIG.O_DPRIOOUT245
dprioout[246] <= PLL_RECONFIG.O_DPRIOOUT246
dprioout[247] <= PLL_RECONFIG.O_DPRIOOUT247
dprioout[248] <= PLL_RECONFIG.O_DPRIOOUT248
dprioout[249] <= PLL_RECONFIG.O_DPRIOOUT249
dprioout[250] <= PLL_RECONFIG.O_DPRIOOUT250
dprioout[251] <= PLL_RECONFIG.O_DPRIOOUT251
dprioout[252] <= PLL_RECONFIG.O_DPRIOOUT252
dprioout[253] <= PLL_RECONFIG.O_DPRIOOUT253
dprioout[254] <= PLL_RECONFIG.O_DPRIOOUT254
dprioout[255] <= PLL_RECONFIG.O_DPRIOOUT255
dprioout[256] <= PLL_RECONFIG.O_DPRIOOUT256
dprioout[257] <= PLL_RECONFIG.O_DPRIOOUT257
dprioout[258] <= PLL_RECONFIG.O_DPRIOOUT258
dprioout[259] <= PLL_RECONFIG.O_DPRIOOUT259
dprioout[260] <= PLL_RECONFIG.O_DPRIOOUT260
dprioout[261] <= PLL_RECONFIG.O_DPRIOOUT261
dprioout[262] <= PLL_RECONFIG.O_DPRIOOUT262
dprioout[263] <= PLL_RECONFIG.O_DPRIOOUT263
dprioout[264] <= PLL_RECONFIG.O_DPRIOOUT264
dprioout[265] <= PLL_RECONFIG.O_DPRIOOUT265
dprioout[266] <= PLL_RECONFIG.O_DPRIOOUT266
dprioout[267] <= PLL_RECONFIG.O_DPRIOOUT267
dprioout[268] <= PLL_RECONFIG.O_DPRIOOUT268
dprioout[269] <= PLL_RECONFIG.O_DPRIOOUT269
dprioout[270] <= PLL_RECONFIG.O_DPRIOOUT270
dprioout[271] <= PLL_RECONFIG.O_DPRIOOUT271
dprioout[272] <= PLL_RECONFIG.O_DPRIOOUT272
dprioout[273] <= PLL_RECONFIG.O_DPRIOOUT273
dprioout[274] <= PLL_RECONFIG.O_DPRIOOUT274
dprioout[275] <= PLL_RECONFIG.O_DPRIOOUT275
dprioout[276] <= PLL_RECONFIG.O_DPRIOOUT276
dprioout[277] <= PLL_RECONFIG.O_DPRIOOUT277
dprioout[278] <= PLL_RECONFIG.O_DPRIOOUT278
dprioout[279] <= PLL_RECONFIG.O_DPRIOOUT279
dprioout[280] <= PLL_RECONFIG.O_DPRIOOUT280
dprioout[281] <= PLL_RECONFIG.O_DPRIOOUT281
dprioout[282] <= PLL_RECONFIG.O_DPRIOOUT282
dprioout[283] <= PLL_RECONFIG.O_DPRIOOUT283
dprioout[284] <= PLL_RECONFIG.O_DPRIOOUT284
dprioout[285] <= PLL_RECONFIG.O_DPRIOOUT285
dprioout[286] <= PLL_RECONFIG.O_DPRIOOUT286
dprioout[287] <= PLL_RECONFIG.O_DPRIOOUT287
dprioout[288] <= PLL_RECONFIG.O_DPRIOOUT288
dprioout[289] <= PLL_RECONFIG.O_DPRIOOUT289
dprioout[290] <= PLL_RECONFIG.O_DPRIOOUT290
dprioout[291] <= PLL_RECONFIG.O_DPRIOOUT291
dprioout[292] <= PLL_RECONFIG.O_DPRIOOUT292
dprioout[293] <= PLL_RECONFIG.O_DPRIOOUT293
dprioout[294] <= PLL_RECONFIG.O_DPRIOOUT294
dprioout[295] <= PLL_RECONFIG.O_DPRIOOUT295
dprioout[296] <= PLL_RECONFIG.O_DPRIOOUT296
dprioout[297] <= PLL_RECONFIG.O_DPRIOOUT297
dprioout[298] <= PLL_RECONFIG.O_DPRIOOUT298
dprioout[299] <= PLL_RECONFIG.O_DPRIOOUT299
dprioout[300] <= PLL_RECONFIG.O_DPRIOOUT300
dprioout[301] <= PLL_RECONFIG.O_DPRIOOUT301
dprioout[302] <= PLL_RECONFIG.O_DPRIOOUT302
dprioout[303] <= PLL_RECONFIG.O_DPRIOOUT303
dprioout[304] <= PLL_RECONFIG.O_DPRIOOUT304
dprioout[305] <= PLL_RECONFIG.O_DPRIOOUT305
dprioout[306] <= PLL_RECONFIG.O_DPRIOOUT306
dprioout[307] <= PLL_RECONFIG.O_DPRIOOUT307
dprioout[308] <= PLL_RECONFIG.O_DPRIOOUT308
dprioout[309] <= PLL_RECONFIG.O_DPRIOOUT309
dprioout[310] <= PLL_RECONFIG.O_DPRIOOUT310
dprioout[311] <= PLL_RECONFIG.O_DPRIOOUT311
dprioout[312] <= PLL_RECONFIG.O_DPRIOOUT312
dprioout[313] <= PLL_RECONFIG.O_DPRIOOUT313
dprioout[314] <= PLL_RECONFIG.O_DPRIOOUT314
dprioout[315] <= PLL_RECONFIG.O_DPRIOOUT315
dprioout[316] <= PLL_RECONFIG.O_DPRIOOUT316
dprioout[317] <= PLL_RECONFIG.O_DPRIOOUT317
dprioout[318] <= PLL_RECONFIG.O_DPRIOOUT318
dprioout[319] <= PLL_RECONFIG.O_DPRIOOUT319
dprioout[320] <= PLL_RECONFIG.O_DPRIOOUT320
dprioout[321] <= PLL_RECONFIG.O_DPRIOOUT321
dprioout[322] <= PLL_RECONFIG.O_DPRIOOUT322
dprioout[323] <= PLL_RECONFIG.O_DPRIOOUT323
dprioout[324] <= PLL_RECONFIG.O_DPRIOOUT324
dprioout[325] <= PLL_RECONFIG.O_DPRIOOUT325
dprioout[326] <= PLL_RECONFIG.O_DPRIOOUT326
dprioout[327] <= PLL_RECONFIG.O_DPRIOOUT327
dprioout[328] <= PLL_RECONFIG.O_DPRIOOUT328
dprioout[329] <= PLL_RECONFIG.O_DPRIOOUT329
dprioout[330] <= PLL_RECONFIG.O_DPRIOOUT330
dprioout[331] <= PLL_RECONFIG.O_DPRIOOUT331
dprioout[332] <= PLL_RECONFIG.O_DPRIOOUT332
dprioout[333] <= PLL_RECONFIG.O_DPRIOOUT333
dprioout[334] <= PLL_RECONFIG.O_DPRIOOUT334
dprioout[335] <= PLL_RECONFIG.O_DPRIOOUT335
dprioout[336] <= PLL_RECONFIG.O_DPRIOOUT336
dprioout[337] <= PLL_RECONFIG.O_DPRIOOUT337
dprioout[338] <= PLL_RECONFIG.O_DPRIOOUT338
dprioout[339] <= PLL_RECONFIG.O_DPRIOOUT339
dprioout[340] <= PLL_RECONFIG.O_DPRIOOUT340
dprioout[341] <= PLL_RECONFIG.O_DPRIOOUT341
dprioout[342] <= PLL_RECONFIG.O_DPRIOOUT342
dprioout[343] <= PLL_RECONFIG.O_DPRIOOUT343
dprioout[344] <= PLL_RECONFIG.O_DPRIOOUT344
dprioout[345] <= PLL_RECONFIG.O_DPRIOOUT345
dprioout[346] <= PLL_RECONFIG.O_DPRIOOUT346
dprioout[347] <= PLL_RECONFIG.O_DPRIOOUT347
dprioout[348] <= PLL_RECONFIG.O_DPRIOOUT348
dprioout[349] <= PLL_RECONFIG.O_DPRIOOUT349
dprioout[350] <= PLL_RECONFIG.O_DPRIOOUT350
dprioout[351] <= PLL_RECONFIG.O_DPRIOOUT351
dprioout[352] <= PLL_RECONFIG.O_DPRIOOUT352
dprioout[353] <= PLL_RECONFIG.O_DPRIOOUT353
dprioout[354] <= PLL_RECONFIG.O_DPRIOOUT354
dprioout[355] <= PLL_RECONFIG.O_DPRIOOUT355
dprioout[356] <= PLL_RECONFIG.O_DPRIOOUT356
dprioout[357] <= PLL_RECONFIG.O_DPRIOOUT357
dprioout[358] <= PLL_RECONFIG.O_DPRIOOUT358
dprioout[359] <= PLL_RECONFIG.O_DPRIOOUT359
dprioout[360] <= PLL_RECONFIG.O_DPRIOOUT360
dprioout[361] <= PLL_RECONFIG.O_DPRIOOUT361
dprioout[362] <= PLL_RECONFIG.O_DPRIOOUT362
dprioout[363] <= PLL_RECONFIG.O_DPRIOOUT363
dprioout[364] <= PLL_RECONFIG.O_DPRIOOUT364
dprioout[365] <= PLL_RECONFIG.O_DPRIOOUT365
dprioout[366] <= PLL_RECONFIG.O_DPRIOOUT366
dprioout[367] <= PLL_RECONFIG.O_DPRIOOUT367
dprioout[368] <= PLL_RECONFIG.O_DPRIOOUT368
dprioout[369] <= PLL_RECONFIG.O_DPRIOOUT369
dprioout[370] <= PLL_RECONFIG.O_DPRIOOUT370
dprioout[371] <= PLL_RECONFIG.O_DPRIOOUT371
dprioout[372] <= PLL_RECONFIG.O_DPRIOOUT372
dprioout[373] <= PLL_RECONFIG.O_DPRIOOUT373
dprioout[374] <= PLL_RECONFIG.O_DPRIOOUT374
dprioout[375] <= PLL_RECONFIG.O_DPRIOOUT375
dprioout[376] <= PLL_RECONFIG.O_DPRIOOUT376
dprioout[377] <= PLL_RECONFIG.O_DPRIOOUT377
dprioout[378] <= PLL_RECONFIG.O_DPRIOOUT378
dprioout[379] <= PLL_RECONFIG.O_DPRIOOUT379
dprioout[380] <= PLL_RECONFIG.O_DPRIOOUT380
dprioout[381] <= PLL_RECONFIG.O_DPRIOOUT381
dprioout[382] <= PLL_RECONFIG.O_DPRIOOUT382
dprioout[383] <= PLL_RECONFIG.O_DPRIOOUT383
dprioout[384] <= PLL_RECONFIG.O_DPRIOOUT384
dprioout[385] <= PLL_RECONFIG.O_DPRIOOUT385
dprioout[386] <= PLL_RECONFIG.O_DPRIOOUT386
dprioout[387] <= PLL_RECONFIG.O_DPRIOOUT387
dprioout[388] <= PLL_RECONFIG.O_DPRIOOUT388
dprioout[389] <= PLL_RECONFIG.O_DPRIOOUT389
dprioout[390] <= PLL_RECONFIG.O_DPRIOOUT390
dprioout[391] <= PLL_RECONFIG.O_DPRIOOUT391
dprioout[392] <= PLL_RECONFIG.O_DPRIOOUT392
dprioout[393] <= PLL_RECONFIG.O_DPRIOOUT393
dprioout[394] <= PLL_RECONFIG.O_DPRIOOUT394
dprioout[395] <= PLL_RECONFIG.O_DPRIOOUT395
dprioout[396] <= PLL_RECONFIG.O_DPRIOOUT396
dprioout[397] <= PLL_RECONFIG.O_DPRIOOUT397
dprioout[398] <= PLL_RECONFIG.O_DPRIOOUT398
dprioout[399] <= PLL_RECONFIG.O_DPRIOOUT399
dprioout[400] <= PLL_RECONFIG.O_DPRIOOUT400
dprioout[401] <= PLL_RECONFIG.O_DPRIOOUT401
dprioout[402] <= PLL_RECONFIG.O_DPRIOOUT402
dprioout[403] <= PLL_RECONFIG.O_DPRIOOUT403
dprioout[404] <= PLL_RECONFIG.O_DPRIOOUT404
dprioout[405] <= PLL_RECONFIG.O_DPRIOOUT405
dprioout[406] <= PLL_RECONFIG.O_DPRIOOUT406
dprioout[407] <= PLL_RECONFIG.O_DPRIOOUT407
dprioout[408] <= PLL_RECONFIG.O_DPRIOOUT408
dprioout[409] <= PLL_RECONFIG.O_DPRIOOUT409
dprioout[410] <= PLL_RECONFIG.O_DPRIOOUT410
dprioout[411] <= PLL_RECONFIG.O_DPRIOOUT411
dprioout[412] <= PLL_RECONFIG.O_DPRIOOUT412
dprioout[413] <= PLL_RECONFIG.O_DPRIOOUT413
dprioout[414] <= PLL_RECONFIG.O_DPRIOOUT414
dprioout[415] <= PLL_RECONFIG.O_DPRIOOUT415
dprioout[416] <= PLL_RECONFIG.O_DPRIOOUT416
dprioout[417] <= PLL_RECONFIG.O_DPRIOOUT417
dprioout[418] <= PLL_RECONFIG.O_DPRIOOUT418
dprioout[419] <= PLL_RECONFIG.O_DPRIOOUT419
dprioout[420] <= PLL_RECONFIG.O_DPRIOOUT420
dprioout[421] <= PLL_RECONFIG.O_DPRIOOUT421
dprioout[422] <= PLL_RECONFIG.O_DPRIOOUT422
dprioout[423] <= PLL_RECONFIG.O_DPRIOOUT423
dprioout[424] <= PLL_RECONFIG.O_DPRIOOUT424
dprioout[425] <= PLL_RECONFIG.O_DPRIOOUT425
dprioout[426] <= PLL_RECONFIG.O_DPRIOOUT426
dprioout[427] <= PLL_RECONFIG.O_DPRIOOUT427
dprioout[428] <= PLL_RECONFIG.O_DPRIOOUT428
dprioout[429] <= PLL_RECONFIG.O_DPRIOOUT429
dprioout[430] <= PLL_RECONFIG.O_DPRIOOUT430
dprioout[431] <= PLL_RECONFIG.O_DPRIOOUT431
dprioout[432] <= PLL_RECONFIG.O_DPRIOOUT432
dprioout[433] <= PLL_RECONFIG.O_DPRIOOUT433
dprioout[434] <= PLL_RECONFIG.O_DPRIOOUT434
dprioout[435] <= PLL_RECONFIG.O_DPRIOOUT435
dprioout[436] <= PLL_RECONFIG.O_DPRIOOUT436
dprioout[437] <= PLL_RECONFIG.O_DPRIOOUT437
dprioout[438] <= PLL_RECONFIG.O_DPRIOOUT438
dprioout[439] <= PLL_RECONFIG.O_DPRIOOUT439
dprioout[440] <= PLL_RECONFIG.O_DPRIOOUT440
dprioout[441] <= PLL_RECONFIG.O_DPRIOOUT441
dprioout[442] <= PLL_RECONFIG.O_DPRIOOUT442
dprioout[443] <= PLL_RECONFIG.O_DPRIOOUT443
dprioout[444] <= PLL_RECONFIG.O_DPRIOOUT444
dprioout[445] <= PLL_RECONFIG.O_DPRIOOUT445
dprioout[446] <= PLL_RECONFIG.O_DPRIOOUT446
dprioout[447] <= PLL_RECONFIG.O_DPRIOOUT447
dprioout[448] <= PLL_RECONFIG.O_DPRIOOUT448
dprioout[449] <= PLL_RECONFIG.O_DPRIOOUT449
dprioout[450] <= PLL_RECONFIG.O_DPRIOOUT450
dprioout[451] <= PLL_RECONFIG.O_DPRIOOUT451
dprioout[452] <= PLL_RECONFIG.O_DPRIOOUT452
dprioout[453] <= PLL_RECONFIG.O_DPRIOOUT453
dprioout[454] <= PLL_RECONFIG.O_DPRIOOUT454
dprioout[455] <= PLL_RECONFIG.O_DPRIOOUT455
dprioout[456] <= PLL_RECONFIG.O_DPRIOOUT456
dprioout[457] <= PLL_RECONFIG.O_DPRIOOUT457
dprioout[458] <= PLL_RECONFIG.O_DPRIOOUT458
dprioout[459] <= PLL_RECONFIG.O_DPRIOOUT459
dprioout[460] <= PLL_RECONFIG.O_DPRIOOUT460
dprioout[461] <= PLL_RECONFIG.O_DPRIOOUT461
dprioout[462] <= PLL_RECONFIG.O_DPRIOOUT462
dprioout[463] <= PLL_RECONFIG.O_DPRIOOUT463
dprioout[464] <= PLL_RECONFIG.O_DPRIOOUT464
dprioout[465] <= PLL_RECONFIG.O_DPRIOOUT465
dprioout[466] <= PLL_RECONFIG.O_DPRIOOUT466
dprioout[467] <= PLL_RECONFIG.O_DPRIOOUT467
dprioout[468] <= PLL_RECONFIG.O_DPRIOOUT468
dprioout[469] <= PLL_RECONFIG.O_DPRIOOUT469
dprioout[470] <= PLL_RECONFIG.O_DPRIOOUT470
dprioout[471] <= PLL_RECONFIG.O_DPRIOOUT471
dprioout[472] <= PLL_RECONFIG.O_DPRIOOUT472
dprioout[473] <= PLL_RECONFIG.O_DPRIOOUT473
dprioout[474] <= PLL_RECONFIG.O_DPRIOOUT474
dprioout[475] <= PLL_RECONFIG.O_DPRIOOUT475
dprioout[476] <= PLL_RECONFIG.O_DPRIOOUT476
dprioout[477] <= PLL_RECONFIG.O_DPRIOOUT477
dprioout[478] <= PLL_RECONFIG.O_DPRIOOUT478
dprioout[479] <= PLL_RECONFIG.O_DPRIOOUT479
dprioout[480] <= PLL_RECONFIG.O_DPRIOOUT480
dprioout[481] <= PLL_RECONFIG.O_DPRIOOUT481
dprioout[482] <= PLL_RECONFIG.O_DPRIOOUT482
dprioout[483] <= PLL_RECONFIG.O_DPRIOOUT483
dprioout[484] <= PLL_RECONFIG.O_DPRIOOUT484
dprioout[485] <= PLL_RECONFIG.O_DPRIOOUT485
dprioout[486] <= PLL_RECONFIG.O_DPRIOOUT486
dprioout[487] <= PLL_RECONFIG.O_DPRIOOUT487
dprioout[488] <= PLL_RECONFIG.O_DPRIOOUT488
dprioout[489] <= PLL_RECONFIG.O_DPRIOOUT489
dprioout[490] <= PLL_RECONFIG.O_DPRIOOUT490
dprioout[491] <= PLL_RECONFIG.O_DPRIOOUT491
dprioout[492] <= PLL_RECONFIG.O_DPRIOOUT492
dprioout[493] <= PLL_RECONFIG.O_DPRIOOUT493
dprioout[494] <= PLL_RECONFIG.O_DPRIOOUT494
dprioout[495] <= PLL_RECONFIG.O_DPRIOOUT495
dprioout[496] <= PLL_RECONFIG.O_DPRIOOUT496
dprioout[497] <= PLL_RECONFIG.O_DPRIOOUT497
dprioout[498] <= PLL_RECONFIG.O_DPRIOOUT498
dprioout[499] <= PLL_RECONFIG.O_DPRIOOUT499
dprioout[500] <= PLL_RECONFIG.O_DPRIOOUT500
dprioout[501] <= PLL_RECONFIG.O_DPRIOOUT501
dprioout[502] <= PLL_RECONFIG.O_DPRIOOUT502
dprioout[503] <= PLL_RECONFIG.O_DPRIOOUT503
dprioout[504] <= PLL_RECONFIG.O_DPRIOOUT504
dprioout[505] <= PLL_RECONFIG.O_DPRIOOUT505
dprioout[506] <= PLL_RECONFIG.O_DPRIOOUT506
dprioout[507] <= PLL_RECONFIG.O_DPRIOOUT507
dprioout[508] <= PLL_RECONFIG.O_DPRIOOUT508
dprioout[509] <= PLL_RECONFIG.O_DPRIOOUT509
dprioout[510] <= PLL_RECONFIG.O_DPRIOOUT510
dprioout[511] <= PLL_RECONFIG.O_DPRIOOUT511
dprioout[512] <= PLL_RECONFIG.O_DPRIOOUT512
dprioout[513] <= PLL_RECONFIG.O_DPRIOOUT513
dprioout[514] <= PLL_RECONFIG.O_DPRIOOUT514
dprioout[515] <= PLL_RECONFIG.O_DPRIOOUT515
dprioout[516] <= PLL_RECONFIG.O_DPRIOOUT516
dprioout[517] <= PLL_RECONFIG.O_DPRIOOUT517
dprioout[518] <= PLL_RECONFIG.O_DPRIOOUT518
dprioout[519] <= PLL_RECONFIG.O_DPRIOOUT519
dprioout[520] <= PLL_RECONFIG.O_DPRIOOUT520
dprioout[521] <= PLL_RECONFIG.O_DPRIOOUT521
dprioout[522] <= PLL_RECONFIG.O_DPRIOOUT522
dprioout[523] <= PLL_RECONFIG.O_DPRIOOUT523
dprioout[524] <= PLL_RECONFIG.O_DPRIOOUT524
dprioout[525] <= PLL_RECONFIG.O_DPRIOOUT525
dprioout[526] <= PLL_RECONFIG.O_DPRIOOUT526
dprioout[527] <= PLL_RECONFIG.O_DPRIOOUT527
dprioout[528] <= PLL_RECONFIG.O_DPRIOOUT528
dprioout[529] <= PLL_RECONFIG.O_DPRIOOUT529
dprioout[530] <= PLL_RECONFIG.O_DPRIOOUT530
dprioout[531] <= PLL_RECONFIG.O_DPRIOOUT531
dprioout[532] <= PLL_RECONFIG.O_DPRIOOUT532
dprioout[533] <= PLL_RECONFIG.O_DPRIOOUT533
dprioout[534] <= PLL_RECONFIG.O_DPRIOOUT534
dprioout[535] <= PLL_RECONFIG.O_DPRIOOUT535
dprioout[536] <= PLL_RECONFIG.O_DPRIOOUT536
dprioout[537] <= PLL_RECONFIG.O_DPRIOOUT537
dprioout[538] <= PLL_RECONFIG.O_DPRIOOUT538
dprioout[539] <= PLL_RECONFIG.O_DPRIOOUT539
dprioout[540] <= PLL_RECONFIG.O_DPRIOOUT540
dprioout[541] <= PLL_RECONFIG.O_DPRIOOUT541
dprioout[542] <= PLL_RECONFIG.O_DPRIOOUT542
dprioout[543] <= PLL_RECONFIG.O_DPRIOOUT543
dprioout[544] <= PLL_RECONFIG.O_DPRIOOUT544
dprioout[545] <= PLL_RECONFIG.O_DPRIOOUT545
dprioout[546] <= PLL_RECONFIG.O_DPRIOOUT546
dprioout[547] <= PLL_RECONFIG.O_DPRIOOUT547
dprioout[548] <= PLL_RECONFIG.O_DPRIOOUT548
dprioout[549] <= PLL_RECONFIG.O_DPRIOOUT549
dprioout[550] <= PLL_RECONFIG.O_DPRIOOUT550
dprioout[551] <= PLL_RECONFIG.O_DPRIOOUT551
dprioout[552] <= PLL_RECONFIG.O_DPRIOOUT552
dprioout[553] <= PLL_RECONFIG.O_DPRIOOUT553
dprioout[554] <= PLL_RECONFIG.O_DPRIOOUT554
dprioout[555] <= PLL_RECONFIG.O_DPRIOOUT555
dprioout[556] <= PLL_RECONFIG.O_DPRIOOUT556
dprioout[557] <= PLL_RECONFIG.O_DPRIOOUT557
dprioout[558] <= PLL_RECONFIG.O_DPRIOOUT558
dprioout[559] <= PLL_RECONFIG.O_DPRIOOUT559
dprioout[560] <= PLL_RECONFIG.O_DPRIOOUT560
dprioout[561] <= PLL_RECONFIG.O_DPRIOOUT561
dprioout[562] <= PLL_RECONFIG.O_DPRIOOUT562
dprioout[563] <= PLL_RECONFIG.O_DPRIOOUT563
dprioout[564] <= PLL_RECONFIG.O_DPRIOOUT564
dprioout[565] <= PLL_RECONFIG.O_DPRIOOUT565
dprioout[566] <= PLL_RECONFIG.O_DPRIOOUT566
dprioout[567] <= PLL_RECONFIG.O_DPRIOOUT567
dprioout[568] <= PLL_RECONFIG.O_DPRIOOUT568
dprioout[569] <= PLL_RECONFIG.O_DPRIOOUT569
dprioout[570] <= PLL_RECONFIG.O_DPRIOOUT570
dprioout[571] <= PLL_RECONFIG.O_DPRIOOUT571
dprioout[572] <= PLL_RECONFIG.O_DPRIOOUT572
dprioout[573] <= PLL_RECONFIG.O_DPRIOOUT573
dprioout[574] <= PLL_RECONFIG.O_DPRIOOUT574
dprioout[575] <= PLL_RECONFIG.O_DPRIOOUT575
dprioout[576] <= PLL_RECONFIG.O_DPRIOOUT576
dprioout[577] <= PLL_RECONFIG.O_DPRIOOUT577
dprioout[578] <= PLL_RECONFIG.O_DPRIOOUT578
dprioout[579] <= PLL_RECONFIG.O_DPRIOOUT579
dprioout[580] <= PLL_RECONFIG.O_DPRIOOUT580
dprioout[581] <= PLL_RECONFIG.O_DPRIOOUT581
dprioout[582] <= PLL_RECONFIG.O_DPRIOOUT582
dprioout[583] <= PLL_RECONFIG.O_DPRIOOUT583
dprioout[584] <= PLL_RECONFIG.O_DPRIOOUT584
dprioout[585] <= PLL_RECONFIG.O_DPRIOOUT585
dprioout[586] <= PLL_RECONFIG.O_DPRIOOUT586
dprioout[587] <= PLL_RECONFIG.O_DPRIOOUT587
dprioout[588] <= PLL_RECONFIG.O_DPRIOOUT588
dprioout[589] <= PLL_RECONFIG.O_DPRIOOUT589
dprioout[590] <= PLL_RECONFIG.O_DPRIOOUT590
dprioout[591] <= PLL_RECONFIG.O_DPRIOOUT591
dprioout[592] <= PLL_RECONFIG.O_DPRIOOUT592
dprioout[593] <= PLL_RECONFIG.O_DPRIOOUT593
dprioout[594] <= PLL_RECONFIG.O_DPRIOOUT594
dprioout[595] <= PLL_RECONFIG.O_DPRIOOUT595
dprioout[596] <= PLL_RECONFIG.O_DPRIOOUT596
dprioout[597] <= PLL_RECONFIG.O_DPRIOOUT597
dprioout[598] <= PLL_RECONFIG.O_DPRIOOUT598
dprioout[599] <= PLL_RECONFIG.O_DPRIOOUT599
dprioout[600] <= PLL_RECONFIG.O_DPRIOOUT600
dprioout[601] <= PLL_RECONFIG.O_DPRIOOUT601
dprioout[602] <= PLL_RECONFIG.O_DPRIOOUT602
dprioout[603] <= PLL_RECONFIG.O_DPRIOOUT603
dprioout[604] <= PLL_RECONFIG.O_DPRIOOUT604
dprioout[605] <= PLL_RECONFIG.O_DPRIOOUT605
dprioout[606] <= PLL_RECONFIG.O_DPRIOOUT606
dprioout[607] <= PLL_RECONFIG.O_DPRIOOUT607
dprioout[608] <= PLL_RECONFIG.O_DPRIOOUT608
dprioout[609] <= PLL_RECONFIG.O_DPRIOOUT609
dprioout[610] <= PLL_RECONFIG.O_DPRIOOUT610
dprioout[611] <= PLL_RECONFIG.O_DPRIOOUT611
dprioout[612] <= PLL_RECONFIG.O_DPRIOOUT612
dprioout[613] <= PLL_RECONFIG.O_DPRIOOUT613
dprioout[614] <= PLL_RECONFIG.O_DPRIOOUT614
dprioout[615] <= PLL_RECONFIG.O_DPRIOOUT615
dprioout[616] <= PLL_RECONFIG.O_DPRIOOUT616
dprioout[617] <= PLL_RECONFIG.O_DPRIOOUT617
dprioout[618] <= PLL_RECONFIG.O_DPRIOOUT618
dprioout[619] <= PLL_RECONFIG.O_DPRIOOUT619
dprioout[620] <= PLL_RECONFIG.O_DPRIOOUT620
dprioout[621] <= PLL_RECONFIG.O_DPRIOOUT621
dprioout[622] <= PLL_RECONFIG.O_DPRIOOUT622
dprioout[623] <= PLL_RECONFIG.O_DPRIOOUT623
dprioout[624] <= PLL_RECONFIG.O_DPRIOOUT624
dprioout[625] <= PLL_RECONFIG.O_DPRIOOUT625
dprioout[626] <= PLL_RECONFIG.O_DPRIOOUT626
dprioout[627] <= PLL_RECONFIG.O_DPRIOOUT627
dprioout[628] <= PLL_RECONFIG.O_DPRIOOUT628
dprioout[629] <= PLL_RECONFIG.O_DPRIOOUT629
dprioout[630] <= PLL_RECONFIG.O_DPRIOOUT630
dprioout[631] <= PLL_RECONFIG.O_DPRIOOUT631
dprioout[632] <= PLL_RECONFIG.O_DPRIOOUT632
dprioout[633] <= PLL_RECONFIG.O_DPRIOOUT633
dprioout[634] <= PLL_RECONFIG.O_DPRIOOUT634
dprioout[635] <= PLL_RECONFIG.O_DPRIOOUT635
dprioout[636] <= PLL_RECONFIG.O_DPRIOOUT636
dprioout[637] <= PLL_RECONFIG.O_DPRIOOUT637
dprioout[638] <= PLL_RECONFIG.O_DPRIOOUT638
dprioout[639] <= PLL_RECONFIG.O_DPRIOOUT639
dprioout[640] <= PLL_RECONFIG.O_DPRIOOUT640
dprioout[641] <= PLL_RECONFIG.O_DPRIOOUT641
dprioout[642] <= PLL_RECONFIG.O_DPRIOOUT642
dprioout[643] <= PLL_RECONFIG.O_DPRIOOUT643
dprioout[644] <= PLL_RECONFIG.O_DPRIOOUT644
dprioout[645] <= PLL_RECONFIG.O_DPRIOOUT645
dprioout[646] <= PLL_RECONFIG.O_DPRIOOUT646
dprioout[647] <= PLL_RECONFIG.O_DPRIOOUT647
dprioout[648] <= PLL_RECONFIG.O_DPRIOOUT648
dprioout[649] <= PLL_RECONFIG.O_DPRIOOUT649
dprioout[650] <= PLL_RECONFIG.O_DPRIOOUT650
dprioout[651] <= PLL_RECONFIG.O_DPRIOOUT651
dprioout[652] <= PLL_RECONFIG.O_DPRIOOUT652
dprioout[653] <= PLL_RECONFIG.O_DPRIOOUT653
dprioout[654] <= PLL_RECONFIG.O_DPRIOOUT654
dprioout[655] <= PLL_RECONFIG.O_DPRIOOUT655
dprioout[656] <= PLL_RECONFIG.O_DPRIOOUT656
dprioout[657] <= PLL_RECONFIG.O_DPRIOOUT657
dprioout[658] <= PLL_RECONFIG.O_DPRIOOUT658
dprioout[659] <= PLL_RECONFIG.O_DPRIOOUT659
dprioout[660] <= PLL_RECONFIG.O_DPRIOOUT660
dprioout[661] <= PLL_RECONFIG.O_DPRIOOUT661
dprioout[662] <= PLL_RECONFIG.O_DPRIOOUT662
dprioout[663] <= PLL_RECONFIG.O_DPRIOOUT663
dprioout[664] <= PLL_RECONFIG.O_DPRIOOUT664
dprioout[665] <= PLL_RECONFIG.O_DPRIOOUT665
dprioout[666] <= PLL_RECONFIG.O_DPRIOOUT666
dprioout[667] <= PLL_RECONFIG.O_DPRIOOUT667
dprioout[668] <= PLL_RECONFIG.O_DPRIOOUT668
dprioout[669] <= PLL_RECONFIG.O_DPRIOOUT669
dprioout[670] <= PLL_RECONFIG.O_DPRIOOUT670
dprioout[671] <= PLL_RECONFIG.O_DPRIOOUT671
dprioout[672] <= PLL_RECONFIG.O_DPRIOOUT672
dprioout[673] <= PLL_RECONFIG.O_DPRIOOUT673
dprioout[674] <= PLL_RECONFIG.O_DPRIOOUT674
dprioout[675] <= PLL_RECONFIG.O_DPRIOOUT675
dprioout[676] <= PLL_RECONFIG.O_DPRIOOUT676
dprioout[677] <= PLL_RECONFIG.O_DPRIOOUT677
dprioout[678] <= PLL_RECONFIG.O_DPRIOOUT678
dprioout[679] <= PLL_RECONFIG.O_DPRIOOUT679
dprioout[680] <= PLL_RECONFIG.O_DPRIOOUT680
dprioout[681] <= PLL_RECONFIG.O_DPRIOOUT681
dprioout[682] <= PLL_RECONFIG.O_DPRIOOUT682
dprioout[683] <= PLL_RECONFIG.O_DPRIOOUT683
dprioout[684] <= PLL_RECONFIG.O_DPRIOOUT684
dprioout[685] <= PLL_RECONFIG.O_DPRIOOUT685
dprioout[686] <= PLL_RECONFIG.O_DPRIOOUT686
dprioout[687] <= PLL_RECONFIG.O_DPRIOOUT687
dprioout[688] <= PLL_RECONFIG.O_DPRIOOUT688
dprioout[689] <= PLL_RECONFIG.O_DPRIOOUT689
dprioout[690] <= PLL_RECONFIG.O_DPRIOOUT690
dprioout[691] <= PLL_RECONFIG.O_DPRIOOUT691
dprioout[692] <= PLL_RECONFIG.O_DPRIOOUT692
dprioout[693] <= PLL_RECONFIG.O_DPRIOOUT693
dprioout[694] <= PLL_RECONFIG.O_DPRIOOUT694
dprioout[695] <= PLL_RECONFIG.O_DPRIOOUT695
dprioout[696] <= PLL_RECONFIG.O_DPRIOOUT696
dprioout[697] <= PLL_RECONFIG.O_DPRIOOUT697
dprioout[698] <= PLL_RECONFIG.O_DPRIOOUT698
dprioout[699] <= PLL_RECONFIG.O_DPRIOOUT699
dprioout[700] <= PLL_RECONFIG.O_DPRIOOUT700
dprioout[701] <= PLL_RECONFIG.O_DPRIOOUT701
dprioout[702] <= PLL_RECONFIG.O_DPRIOOUT702
dprioout[703] <= PLL_RECONFIG.O_DPRIOOUT703
dprioout[704] <= PLL_RECONFIG.O_DPRIOOUT704
dprioout[705] <= PLL_RECONFIG.O_DPRIOOUT705
dprioout[706] <= PLL_RECONFIG.O_DPRIOOUT706
dprioout[707] <= PLL_RECONFIG.O_DPRIOOUT707
dprioout[708] <= PLL_RECONFIG.O_DPRIOOUT708
dprioout[709] <= PLL_RECONFIG.O_DPRIOOUT709
dprioout[710] <= PLL_RECONFIG.O_DPRIOOUT710
dprioout[711] <= PLL_RECONFIG.O_DPRIOOUT711
dprioout[712] <= PLL_RECONFIG.O_DPRIOOUT712
dprioout[713] <= PLL_RECONFIG.O_DPRIOOUT713
dprioout[714] <= PLL_RECONFIG.O_DPRIOOUT714
dprioout[715] <= PLL_RECONFIG.O_DPRIOOUT715
dprioout[716] <= PLL_RECONFIG.O_DPRIOOUT716
dprioout[717] <= PLL_RECONFIG.O_DPRIOOUT717
dprioout[718] <= PLL_RECONFIG.O_DPRIOOUT718
dprioout[719] <= PLL_RECONFIG.O_DPRIOOUT719
dprioout[720] <= PLL_RECONFIG.O_DPRIOOUT720
dprioout[721] <= PLL_RECONFIG.O_DPRIOOUT721
dprioout[722] <= PLL_RECONFIG.O_DPRIOOUT722
dprioout[723] <= PLL_RECONFIG.O_DPRIOOUT723
dprioout[724] <= PLL_RECONFIG.O_DPRIOOUT724
dprioout[725] <= PLL_RECONFIG.O_DPRIOOUT725
dprioout[726] <= PLL_RECONFIG.O_DPRIOOUT726
dprioout[727] <= PLL_RECONFIG.O_DPRIOOUT727
dprioout[728] <= PLL_RECONFIG.O_DPRIOOUT728
dprioout[729] <= PLL_RECONFIG.O_DPRIOOUT729
dprioout[730] <= PLL_RECONFIG.O_DPRIOOUT730
dprioout[731] <= PLL_RECONFIG.O_DPRIOOUT731
dprioout[732] <= PLL_RECONFIG.O_DPRIOOUT732
dprioout[733] <= PLL_RECONFIG.O_DPRIOOUT733
dprioout[734] <= PLL_RECONFIG.O_DPRIOOUT734
dprioout[735] <= PLL_RECONFIG.O_DPRIOOUT735
dprioout[736] <= PLL_RECONFIG.O_DPRIOOUT736
dprioout[737] <= PLL_RECONFIG.O_DPRIOOUT737
dprioout[738] <= PLL_RECONFIG.O_DPRIOOUT738
dprioout[739] <= PLL_RECONFIG.O_DPRIOOUT739
dprioout[740] <= PLL_RECONFIG.O_DPRIOOUT740
dprioout[741] <= PLL_RECONFIG.O_DPRIOOUT741
dprioout[742] <= PLL_RECONFIG.O_DPRIOOUT742
dprioout[743] <= PLL_RECONFIG.O_DPRIOOUT743
dprioout[744] <= PLL_RECONFIG.O_DPRIOOUT744
dprioout[745] <= PLL_RECONFIG.O_DPRIOOUT745
dprioout[746] <= PLL_RECONFIG.O_DPRIOOUT746
dprioout[747] <= PLL_RECONFIG.O_DPRIOOUT747
dprioout[748] <= PLL_RECONFIG.O_DPRIOOUT748
dprioout[749] <= PLL_RECONFIG.O_DPRIOOUT749
dprioout[750] <= PLL_RECONFIG.O_DPRIOOUT750
dprioout[751] <= PLL_RECONFIG.O_DPRIOOUT751
dprioout[752] <= PLL_RECONFIG.O_DPRIOOUT752
dprioout[753] <= PLL_RECONFIG.O_DPRIOOUT753
dprioout[754] <= PLL_RECONFIG.O_DPRIOOUT754
dprioout[755] <= PLL_RECONFIG.O_DPRIOOUT755
dprioout[756] <= PLL_RECONFIG.O_DPRIOOUT756
dprioout[757] <= PLL_RECONFIG.O_DPRIOOUT757
dprioout[758] <= PLL_RECONFIG.O_DPRIOOUT758
dprioout[759] <= PLL_RECONFIG.O_DPRIOOUT759
dprioout[760] <= PLL_RECONFIG.O_DPRIOOUT760
dprioout[761] <= PLL_RECONFIG.O_DPRIOOUT761
dprioout[762] <= PLL_RECONFIG.O_DPRIOOUT762
dprioout[763] <= PLL_RECONFIG.O_DPRIOOUT763
dprioout[764] <= PLL_RECONFIG.O_DPRIOOUT764
dprioout[765] <= PLL_RECONFIG.O_DPRIOOUT765
dprioout[766] <= PLL_RECONFIG.O_DPRIOOUT766
dprioout[767] <= PLL_RECONFIG.O_DPRIOOUT767
dprioout[768] <= PLL_RECONFIG.O_DPRIOOUT768
dprioout[769] <= PLL_RECONFIG.O_DPRIOOUT769
dprioout[770] <= PLL_RECONFIG.O_DPRIOOUT770
dprioout[771] <= PLL_RECONFIG.O_DPRIOOUT771
dprioout[772] <= PLL_RECONFIG.O_DPRIOOUT772
dprioout[773] <= PLL_RECONFIG.O_DPRIOOUT773
dprioout[774] <= PLL_RECONFIG.O_DPRIOOUT774
dprioout[775] <= PLL_RECONFIG.O_DPRIOOUT775
dprioout[776] <= PLL_RECONFIG.O_DPRIOOUT776
dprioout[777] <= PLL_RECONFIG.O_DPRIOOUT777
dprioout[778] <= PLL_RECONFIG.O_DPRIOOUT778
dprioout[779] <= PLL_RECONFIG.O_DPRIOOUT779
dprioout[780] <= PLL_RECONFIG.O_DPRIOOUT780
dprioout[781] <= PLL_RECONFIG.O_DPRIOOUT781
dprioout[782] <= PLL_RECONFIG.O_DPRIOOUT782
dprioout[783] <= PLL_RECONFIG.O_DPRIOOUT783
dprioout[784] <= PLL_RECONFIG.O_DPRIOOUT784
dprioout[785] <= PLL_RECONFIG.O_DPRIOOUT785
dprioout[786] <= PLL_RECONFIG.O_DPRIOOUT786
dprioout[787] <= PLL_RECONFIG.O_DPRIOOUT787
dprioout[788] <= PLL_RECONFIG.O_DPRIOOUT788
dprioout[789] <= PLL_RECONFIG.O_DPRIOOUT789
dprioout[790] <= PLL_RECONFIG.O_DPRIOOUT790
dprioout[791] <= PLL_RECONFIG.O_DPRIOOUT791
dprioout[792] <= PLL_RECONFIG.O_DPRIOOUT792
dprioout[793] <= PLL_RECONFIG.O_DPRIOOUT793
dprioout[794] <= PLL_RECONFIG.O_DPRIOOUT794
dprioout[795] <= PLL_RECONFIG.O_DPRIOOUT795
dprioout[796] <= PLL_RECONFIG.O_DPRIOOUT796
dprioout[797] <= PLL_RECONFIG.O_DPRIOOUT797
dprioout[798] <= PLL_RECONFIG.O_DPRIOOUT798
dprioout[799] <= PLL_RECONFIG.O_DPRIOOUT799
dprioout[800] <= PLL_RECONFIG.O_DPRIOOUT800
dprioout[801] <= PLL_RECONFIG.O_DPRIOOUT801
dprioout[802] <= PLL_RECONFIG.O_DPRIOOUT802
dprioout[803] <= PLL_RECONFIG.O_DPRIOOUT803
dprioout[804] <= PLL_RECONFIG.O_DPRIOOUT804
dprioout[805] <= PLL_RECONFIG.O_DPRIOOUT805
dprioout[806] <= PLL_RECONFIG.O_DPRIOOUT806
dprioout[807] <= PLL_RECONFIG.O_DPRIOOUT807
dprioout[808] <= PLL_RECONFIG.O_DPRIOOUT808
dprioout[809] <= PLL_RECONFIG.O_DPRIOOUT809
dprioout[810] <= PLL_RECONFIG.O_DPRIOOUT810
dprioout[811] <= PLL_RECONFIG.O_DPRIOOUT811
dprioout[812] <= PLL_RECONFIG.O_DPRIOOUT812
dprioout[813] <= PLL_RECONFIG.O_DPRIOOUT813
dprioout[814] <= PLL_RECONFIG.O_DPRIOOUT814
dprioout[815] <= PLL_RECONFIG.O_DPRIOOUT815
shiften[0] <= PLL_RECONFIG.O_SHIFTEN
shiften[1] <= PLL_RECONFIG.O_SHIFTEN1
shiften[2] <= PLL_RECONFIG.O_SHIFTEN2
shiften[3] <= PLL_RECONFIG.O_SHIFTEN3
shiften[4] <= PLL_RECONFIG.O_SHIFTEN4
shiften[5] <= PLL_RECONFIG.O_SHIFTEN5
shiften[6] <= PLL_RECONFIG.O_SHIFTEN6
shiften[7] <= PLL_RECONFIG.O_SHIFTEN7
shiften[8] <= PLL_RECONFIG.O_SHIFTEN8
fbclkfpll => fpll.I_FBCLKFPLL
lvdfbin => fpll.I_LVDSFBIN
nresync => fpll.I_NRESYNC
pfden => fpll.I_PFDEN
shiften_input_port => ~NO_FANOUT~
zdb => fpll.I_ZDB
cntnen <= fpll.O_CNTNEN
fbout_clk <= fpll.O_FBCLK
fblvdsout <= fpll.O_FBLVDSOUT
lock <= fpll.O_LOCK
mcntout <= fpll.O_MCNTOUT
plniotribuf <= fpll.O_PLNIOTRIBUF
shiftdoneout <= fpll.O_SHIFTDONEOUT
tclk <= fpll.O_TCLK
vcoph[0] <= fpll.O_VCOPH
vcoph[1] <= fpll.O_VCOPH1
vcoph[2] <= fpll.O_VCOPH2
vcoph[3] <= fpll.O_VCOPH3
vcoph[4] <= fpll.O_VCOPH4
vcoph[5] <= fpll.O_VCOPH5
vcoph[6] <= fpll.O_VCOPH6
vcoph[7] <= fpll.O_VCOPH7


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller
clk => mgmt_writedata[0]~reg0.CLK
clk => mgmt_writedata[1]~reg0.CLK
clk => mgmt_writedata[2]~reg0.CLK
clk => mgmt_writedata[3]~reg0.CLK
clk => mgmt_writedata[4]~reg0.CLK
clk => mgmt_writedata[5]~reg0.CLK
clk => mgmt_writedata[6]~reg0.CLK
clk => mgmt_writedata[7]~reg0.CLK
clk => mgmt_writedata[8]~reg0.CLK
clk => mgmt_writedata[9]~reg0.CLK
clk => mgmt_writedata[10]~reg0.CLK
clk => mgmt_writedata[11]~reg0.CLK
clk => mgmt_writedata[12]~reg0.CLK
clk => mgmt_writedata[13]~reg0.CLK
clk => mgmt_writedata[14]~reg0.CLK
clk => mgmt_writedata[15]~reg0.CLK
clk => mgmt_writedata[16]~reg0.CLK
clk => mgmt_writedata[17]~reg0.CLK
clk => mgmt_writedata[18]~reg0.CLK
clk => mgmt_writedata[19]~reg0.CLK
clk => mgmt_writedata[20]~reg0.CLK
clk => mgmt_writedata[21]~reg0.CLK
clk => mgmt_writedata[22]~reg0.CLK
clk => mgmt_writedata[23]~reg0.CLK
clk => mgmt_writedata[24]~reg0.CLK
clk => mgmt_writedata[25]~reg0.CLK
clk => mgmt_writedata[26]~reg0.CLK
clk => mgmt_writedata[27]~reg0.CLK
clk => mgmt_writedata[28]~reg0.CLK
clk => mgmt_writedata[29]~reg0.CLK
clk => mgmt_writedata[30]~reg0.CLK
clk => mgmt_writedata[31]~reg0.CLK
clk => mgmt_address[0]~reg0.CLK
clk => mgmt_address[1]~reg0.CLK
clk => mgmt_address[2]~reg0.CLK
clk => mgmt_address[3]~reg0.CLK
clk => mgmt_address[4]~reg0.CLK
clk => mgmt_address[5]~reg0.CLK
clk => mgmt_write~reg0.CLK
clk => mgmt_read~reg0.CLK
clk => write_count[0].CLK
clk => write_count[1].CLK
clk => mode_change_d[0].CLK
clk => mode_change_d[1].CLK
clk => mode_change_d[2].CLK
clk => state~10.DATAIN
reset_n => mgmt_write~reg0.ACLR
reset_n => mgmt_read~reg0.ACLR
reset_n => write_count[0].ACLR
reset_n => write_count[1].ACLR
reset_n => mode_change_d[0].ACLR
reset_n => mode_change_d[1].ACLR
reset_n => mode_change_d[2].ACLR
reset_n => state~12.DATAIN
reset_n => mgmt_address[5]~reg0.ENA
reset_n => mgmt_address[4]~reg0.ENA
reset_n => mgmt_address[3]~reg0.ENA
reset_n => mgmt_address[2]~reg0.ENA
reset_n => mgmt_address[1]~reg0.ENA
reset_n => mgmt_address[0]~reg0.ENA
reset_n => mgmt_writedata[31]~reg0.ENA
reset_n => mgmt_writedata[30]~reg0.ENA
reset_n => mgmt_writedata[29]~reg0.ENA
reset_n => mgmt_writedata[28]~reg0.ENA
reset_n => mgmt_writedata[27]~reg0.ENA
reset_n => mgmt_writedata[26]~reg0.ENA
reset_n => mgmt_writedata[25]~reg0.ENA
reset_n => mgmt_writedata[24]~reg0.ENA
reset_n => mgmt_writedata[23]~reg0.ENA
reset_n => mgmt_writedata[22]~reg0.ENA
reset_n => mgmt_writedata[21]~reg0.ENA
reset_n => mgmt_writedata[20]~reg0.ENA
reset_n => mgmt_writedata[19]~reg0.ENA
reset_n => mgmt_writedata[18]~reg0.ENA
reset_n => mgmt_writedata[17]~reg0.ENA
reset_n => mgmt_writedata[16]~reg0.ENA
reset_n => mgmt_writedata[15]~reg0.ENA
reset_n => mgmt_writedata[14]~reg0.ENA
reset_n => mgmt_writedata[13]~reg0.ENA
reset_n => mgmt_writedata[12]~reg0.ENA
reset_n => mgmt_writedata[11]~reg0.ENA
reset_n => mgmt_writedata[10]~reg0.ENA
reset_n => mgmt_writedata[9]~reg0.ENA
reset_n => mgmt_writedata[8]~reg0.ENA
reset_n => mgmt_writedata[7]~reg0.ENA
reset_n => mgmt_writedata[6]~reg0.ENA
reset_n => mgmt_writedata[5]~reg0.ENA
reset_n => mgmt_writedata[4]~reg0.ENA
reset_n => mgmt_writedata[3]~reg0.ENA
reset_n => mgmt_writedata[2]~reg0.ENA
reset_n => mgmt_writedata[1]~reg0.ENA
reset_n => mgmt_writedata[0]~reg0.ENA
mode[0] => Decoder0.IN3
mode[0] => Decoder2.IN2
mode[1] => Decoder0.IN2
mode[2] => Decoder0.IN1
mode[2] => Decoder1.IN1
mode[2] => Decoder2.IN1
mode[3] => Decoder0.IN0
mode[3] => Decoder1.IN0
mode[3] => Decoder2.IN0
mode_change => mode_change_d[0].DATAIN
mgmt_readdata[0] => always0.IN1
mgmt_readdata[1] => ~NO_FANOUT~
mgmt_readdata[2] => ~NO_FANOUT~
mgmt_readdata[3] => ~NO_FANOUT~
mgmt_readdata[4] => ~NO_FANOUT~
mgmt_readdata[5] => ~NO_FANOUT~
mgmt_readdata[6] => ~NO_FANOUT~
mgmt_readdata[7] => ~NO_FANOUT~
mgmt_readdata[8] => ~NO_FANOUT~
mgmt_readdata[9] => ~NO_FANOUT~
mgmt_readdata[10] => ~NO_FANOUT~
mgmt_readdata[11] => ~NO_FANOUT~
mgmt_readdata[12] => ~NO_FANOUT~
mgmt_readdata[13] => ~NO_FANOUT~
mgmt_readdata[14] => ~NO_FANOUT~
mgmt_readdata[15] => ~NO_FANOUT~
mgmt_readdata[16] => ~NO_FANOUT~
mgmt_readdata[17] => ~NO_FANOUT~
mgmt_readdata[18] => ~NO_FANOUT~
mgmt_readdata[19] => ~NO_FANOUT~
mgmt_readdata[20] => ~NO_FANOUT~
mgmt_readdata[21] => ~NO_FANOUT~
mgmt_readdata[22] => ~NO_FANOUT~
mgmt_readdata[23] => ~NO_FANOUT~
mgmt_readdata[24] => ~NO_FANOUT~
mgmt_readdata[25] => ~NO_FANOUT~
mgmt_readdata[26] => ~NO_FANOUT~
mgmt_readdata[27] => ~NO_FANOUT~
mgmt_readdata[28] => ~NO_FANOUT~
mgmt_readdata[29] => ~NO_FANOUT~
mgmt_readdata[30] => ~NO_FANOUT~
mgmt_readdata[31] => ~NO_FANOUT~
mgmt_read <= mgmt_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_write <= mgmt_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[0] <= mgmt_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[1] <= mgmt_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[2] <= mgmt_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[3] <= mgmt_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[4] <= mgmt_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_address[5] <= mgmt_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[0] <= mgmt_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[1] <= mgmt_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[2] <= mgmt_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[3] <= mgmt_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[4] <= mgmt_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[5] <= mgmt_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[6] <= mgmt_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[7] <= mgmt_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[8] <= mgmt_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[9] <= mgmt_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[10] <= mgmt_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[11] <= mgmt_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[12] <= mgmt_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[13] <= mgmt_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[14] <= mgmt_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[15] <= mgmt_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[16] <= mgmt_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[17] <= mgmt_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[18] <= mgmt_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[19] <= mgmt_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[20] <= mgmt_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[21] <= mgmt_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[22] <= mgmt_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[23] <= mgmt_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[24] <= mgmt_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[25] <= mgmt_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[26] <= mgmt_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[27] <= mgmt_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[28] <= mgmt_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[29] <= mgmt_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[30] <= mgmt_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_writedata[31] <= mgmt_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1
clk => vga_b[0]~reg0.CLK
clk => vga_b[1]~reg0.CLK
clk => vga_b[2]~reg0.CLK
clk => vga_b[3]~reg0.CLK
clk => vga_b[4]~reg0.CLK
clk => vga_b[5]~reg0.CLK
clk => vga_b[6]~reg0.CLK
clk => vga_b[7]~reg0.CLK
clk => vga_g[0]~reg0.CLK
clk => vga_g[1]~reg0.CLK
clk => vga_g[2]~reg0.CLK
clk => vga_g[3]~reg0.CLK
clk => vga_g[4]~reg0.CLK
clk => vga_g[5]~reg0.CLK
clk => vga_g[6]~reg0.CLK
clk => vga_g[7]~reg0.CLK
clk => vga_r[0]~reg0.CLK
clk => vga_r[1]~reg0.CLK
clk => vga_r[2]~reg0.CLK
clk => vga_r[3]~reg0.CLK
clk => vga_r[4]~reg0.CLK
clk => vga_r[5]~reg0.CLK
clk => vga_r[6]~reg0.CLK
clk => vga_r[7]~reg0.CLK
clk => boarder.CLK
clk => pre_vga_de.CLK
clk => vga_de~reg0.CLK
clk => v_act.CLK
clk => vga_vs~reg0.CLK
clk => v_count[0].CLK
clk => v_count[1].CLK
clk => v_count[2].CLK
clk => v_count[3].CLK
clk => v_count[4].CLK
clk => v_count[5].CLK
clk => v_count[6].CLK
clk => v_count[7].CLK
clk => v_count[8].CLK
clk => v_count[9].CLK
clk => v_count[10].CLK
clk => v_count[11].CLK
clk => v_act_d.CLK
clk => PHASE_CNT[0].CLK
clk => PHASE_CNT[1].CLK
clk => PHASE_CNT[2].CLK
clk => PHASE_CNT[3].CLK
clk => PHASE_CNT[4].CLK
clk => PHASE_CNT[5].CLK
clk => PHASE_CNT[6].CLK
clk => PHASE_CNT[7].CLK
clk => h_act.CLK
clk => vga_hs~reg0.CLK
clk => h_count[0].CLK
clk => h_count[1].CLK
clk => h_count[2].CLK
clk => h_count[3].CLK
clk => h_count[4].CLK
clk => h_count[5].CLK
clk => h_count[6].CLK
clk => h_count[7].CLK
clk => h_count[8].CLK
clk => h_count[9].CLK
clk => h_count[10].CLK
clk => h_count[11].CLK
clk => h_act_d.CLK
clk => PHASE[0].CLK
clk => PHASE[1].CLK
clk => PHASE[2].CLK
clk => PHASE[3].CLK
clk => PHASE[4].CLK
clk => PHASE[5].CLK
clk => PHASE[6].CLK
clk => PHASE[7].CLK
clk => PHASE[8].CLK
clk => PHASE[9].CLK
clk => PHASE[10].CLK
clk => PHASE[11].CLK
clk => PHASE[12].CLK
clk => PHASE[13].CLK
clk => PHASE[14].CLK
clk => PHASE[15].CLK
clk => PHASE[16].CLK
clk => PHASE[17].CLK
clk => PHASE[18].CLK
clk => PHASE[19].CLK
clk => PHASE[20].CLK
clk => PHASE[21].CLK
clk => PHASE[22].CLK
clk => PHASE[23].CLK
reset_n => h_act.ACLR
reset_n => vga_hs~reg0.PRESET
reset_n => h_count[0].ACLR
reset_n => h_count[1].ACLR
reset_n => h_count[2].ACLR
reset_n => h_count[3].ACLR
reset_n => h_count[4].ACLR
reset_n => h_count[5].ACLR
reset_n => h_count[6].ACLR
reset_n => h_count[7].ACLR
reset_n => h_count[8].ACLR
reset_n => h_count[9].ACLR
reset_n => h_count[10].ACLR
reset_n => h_count[11].ACLR
reset_n => h_act_d.ACLR
reset_n => v_act.ACLR
reset_n => vga_vs~reg0.PRESET
reset_n => v_count[0].ACLR
reset_n => v_count[1].ACLR
reset_n => v_count[2].ACLR
reset_n => v_count[3].ACLR
reset_n => v_count[4].ACLR
reset_n => v_count[5].ACLR
reset_n => v_count[6].ACLR
reset_n => v_count[7].ACLR
reset_n => v_count[8].ACLR
reset_n => v_count[9].ACLR
reset_n => v_count[10].ACLR
reset_n => v_count[11].ACLR
reset_n => v_act_d.ACLR
reset_n => boarder.ACLR
reset_n => pre_vga_de.ACLR
reset_n => vga_de~reg0.ACLR
reset_n => PHASE[0].ACLR
reset_n => PHASE[1].ACLR
reset_n => PHASE[2].ACLR
reset_n => PHASE[3].ACLR
reset_n => PHASE[4].ACLR
reset_n => PHASE[5].ACLR
reset_n => PHASE[6].ACLR
reset_n => PHASE[7].ACLR
reset_n => PHASE[8].ACLR
reset_n => PHASE[9].ACLR
reset_n => PHASE[10].ACLR
reset_n => PHASE[11].ACLR
reset_n => PHASE[12].ACLR
reset_n => PHASE[13].ACLR
reset_n => PHASE[14].ACLR
reset_n => PHASE[15].ACLR
reset_n => PHASE[16].ACLR
reset_n => PHASE[17].ACLR
reset_n => PHASE[18].ACLR
reset_n => PHASE[19].ACLR
reset_n => PHASE[20].ACLR
reset_n => PHASE[21].ACLR
reset_n => PHASE[22].ACLR
reset_n => PHASE[23].ACLR
reset_n => PHASE_CNT[7].ENA
reset_n => PHASE_CNT[6].ENA
reset_n => PHASE_CNT[5].ENA
reset_n => PHASE_CNT[4].ENA
reset_n => PHASE_CNT[3].ENA
reset_n => PHASE_CNT[2].ENA
reset_n => PHASE_CNT[1].ENA
reset_n => PHASE_CNT[0].ENA
reset_n => vga_b[0]~reg0.ENA
reset_n => vga_r[7]~reg0.ENA
reset_n => vga_r[6]~reg0.ENA
reset_n => vga_r[5]~reg0.ENA
reset_n => vga_r[4]~reg0.ENA
reset_n => vga_r[3]~reg0.ENA
reset_n => vga_r[2]~reg0.ENA
reset_n => vga_r[1]~reg0.ENA
reset_n => vga_r[0]~reg0.ENA
reset_n => vga_g[7]~reg0.ENA
reset_n => vga_g[6]~reg0.ENA
reset_n => vga_g[5]~reg0.ENA
reset_n => vga_g[4]~reg0.ENA
reset_n => vga_g[3]~reg0.ENA
reset_n => vga_g[2]~reg0.ENA
reset_n => vga_g[1]~reg0.ENA
reset_n => vga_g[0]~reg0.ENA
reset_n => vga_b[7]~reg0.ENA
reset_n => vga_b[6]~reg0.ENA
reset_n => vga_b[5]~reg0.ENA
reset_n => vga_b[4]~reg0.ENA
reset_n => vga_b[3]~reg0.ENA
reset_n => vga_b[2]~reg0.ENA
reset_n => vga_b[1]~reg0.ENA
STATUS[0] => vga_g.DATAA
STATUS[0] => vga_r.DATAA
STATUS[1] => vga_g.DATAA
STATUS[1] => vga_r.DATAA
STATUS[2] => vga_g.DATAA
STATUS[2] => vga_r.DATAA
STATUS[3] => vga_g.DATAA
STATUS[3] => vga_r.DATAA
STATUS[4] => vga_g.DATAA
STATUS[4] => vga_r.DATAA
STATUS[5] => vga_g.DATAA
STATUS[5] => vga_r.DATAA
STATUS[6] => vga_g.DATAA
STATUS[6] => vga_r.DATAA
STATUS[7] => vga_g.DATAA
STATUS[7] => vga_r.DATAA
STATUS[8] => vga_g.DATAA
STATUS[8] => vga_r.DATAA
STATUS[9] => vga_g.DATAA
STATUS[9] => vga_r.DATAA
STATUS[10] => vga_g.DATAA
STATUS[10] => vga_r.DATAA
STATUS[11] => vga_g.DATAA
STATUS[11] => vga_r.DATAA
STATUS[12] => vga_g.DATAA
STATUS[12] => vga_r.DATAA
STATUS[13] => vga_g.DATAA
STATUS[13] => vga_r.DATAA
STATUS[14] => vga_g.DATAA
STATUS[14] => vga_r.DATAA
STATUS[15] => vga_g.DATAA
STATUS[15] => vga_r.DATAA
FORCED[0] => vga_r.OUTPUTSELECT
FORCED[0] => vga_g.OUTPUTSELECT
FORCED[0] => vga_b.DATAB
FORCED[1] => vga_r.OUTPUTSELECT
FORCED[1] => vga_g.OUTPUTSELECT
FORCED[1] => vga_b.DATAB
FORCED[2] => vga_r.OUTPUTSELECT
FORCED[2] => vga_g.OUTPUTSELECT
FORCED[2] => vga_b.DATAB
FORCED[3] => vga_r.OUTPUTSELECT
FORCED[3] => vga_g.OUTPUTSELECT
FORCED[3] => vga_b.DATAB
FORCED[4] => vga_r.OUTPUTSELECT
FORCED[4] => vga_g.OUTPUTSELECT
FORCED[4] => vga_b.DATAB
FORCED[5] => vga_r.OUTPUTSELECT
FORCED[5] => vga_g.OUTPUTSELECT
FORCED[5] => vga_b.DATAB
FORCED[6] => vga_r.OUTPUTSELECT
FORCED[6] => vga_g.OUTPUTSELECT
FORCED[6] => vga_b.DATAB
FORCED[7] => vga_r.OUTPUTSELECT
FORCED[7] => vga_g.OUTPUTSELECT
FORCED[7] => vga_b.DATAB
FORCED[8] => vga_r.OUTPUTSELECT
FORCED[8] => vga_g.OUTPUTSELECT
FORCED[8] => vga_b.DATAB
FORCED[9] => vga_r.OUTPUTSELECT
FORCED[9] => vga_g.OUTPUTSELECT
FORCED[9] => vga_b.DATAB
FORCED[10] => vga_r.OUTPUTSELECT
FORCED[10] => vga_g.OUTPUTSELECT
FORCED[10] => vga_b.DATAB
FORCED[11] => vga_r.OUTPUTSELECT
FORCED[11] => vga_g.OUTPUTSELECT
FORCED[11] => vga_b.DATAB
FORCED[12] => vga_r.OUTPUTSELECT
FORCED[12] => vga_g.OUTPUTSELECT
FORCED[12] => vga_b.DATAB
FORCED[13] => vga_r.OUTPUTSELECT
FORCED[13] => vga_g.OUTPUTSELECT
FORCED[13] => vga_b.DATAB
FORCED[14] => vga_r.OUTPUTSELECT
FORCED[14] => vga_g.OUTPUTSELECT
FORCED[14] => vga_b.DATAB
FORCED[15] => vga_r.OUTPUTSELECT
FORCED[15] => vga_g.OUTPUTSELECT
FORCED[15] => vga_b.DATAB
CHARGE[0] => Add33.IN24
CHARGE[1] => Add33.IN23
CHARGE[2] => Add33.IN22
CHARGE[3] => Add33.IN21
CHARGE[4] => Add33.IN20
CHARGE[5] => Add33.IN19
CHARGE[6] => Add33.IN18
CHARGE[7] => Add33.IN17
DISCHARGE[0] => Add36.IN24
DISCHARGE[1] => Add36.IN23
DISCHARGE[2] => Add36.IN22
DISCHARGE[3] => Add36.IN21
DISCHARGE[4] => Add36.IN20
DISCHARGE[5] => Add36.IN19
DISCHARGE[6] => Add36.IN18
DISCHARGE[7] => Add36.IN17
P_SOURCED[0] => Add27.IN24
P_SOURCED[1] => Add27.IN23
P_SOURCED[2] => Add27.IN22
P_SOURCED[3] => Add27.IN21
P_SOURCED[4] => Add27.IN20
P_SOURCED[5] => Add27.IN19
P_SOURCED[6] => Add27.IN18
P_SOURCED[7] => Add27.IN17
P_SINKED[0] => Add30.IN24
P_SINKED[1] => Add30.IN23
P_SINKED[2] => Add30.IN22
P_SINKED[3] => Add30.IN21
P_SINKED[4] => Add30.IN20
P_SINKED[5] => Add30.IN19
P_SINKED[6] => Add30.IN18
P_SINKED[7] => Add30.IN17
BATTERY[0] => Add39.IN24
BATTERY[1] => Add39.IN23
BATTERY[2] => Add39.IN22
BATTERY[3] => Add39.IN21
BATTERY[4] => Add39.IN20
BATTERY[5] => Add39.IN19
BATTERY[6] => Add39.IN18
BATTERY[7] => Add39.IN17
h_total[0] => Equal0.IN11
h_total[1] => Equal0.IN10
h_total[2] => Equal0.IN9
h_total[3] => Equal0.IN8
h_total[4] => Equal0.IN7
h_total[5] => Equal0.IN6
h_total[6] => Equal0.IN5
h_total[7] => Equal0.IN4
h_total[8] => Equal0.IN3
h_total[9] => Equal0.IN2
h_total[10] => Equal0.IN1
h_total[11] => Equal0.IN0
h_sync[0] => LessThan0.IN12
h_sync[1] => LessThan0.IN11
h_sync[2] => LessThan0.IN10
h_sync[3] => LessThan0.IN9
h_sync[4] => LessThan0.IN8
h_sync[5] => LessThan0.IN7
h_sync[6] => LessThan0.IN6
h_sync[7] => LessThan0.IN5
h_sync[8] => LessThan0.IN4
h_sync[9] => LessThan0.IN3
h_sync[10] => LessThan0.IN2
h_sync[11] => LessThan0.IN1
h_start[0] => LessThan4.IN26
h_start[0] => LessThan5.IN28
h_start[0] => LessThan6.IN28
h_start[0] => LessThan7.IN28
h_start[0] => LessThan8.IN28
h_start[0] => LessThan9.IN28
h_start[0] => LessThan10.IN28
h_start[0] => LessThan11.IN28
h_start[0] => LessThan12.IN28
h_start[0] => LessThan13.IN28
h_start[0] => LessThan14.IN28
h_start[0] => LessThan15.IN28
h_start[0] => LessThan16.IN28
h_start[0] => LessThan17.IN28
h_start[0] => LessThan18.IN28
h_start[0] => LessThan19.IN28
h_start[0] => LessThan20.IN28
h_start[0] => LessThan21.IN28
h_start[0] => LessThan22.IN28
h_start[0] => LessThan23.IN28
h_start[0] => LessThan24.IN28
h_start[0] => LessThan25.IN28
h_start[0] => LessThan26.IN28
h_start[0] => LessThan27.IN28
h_start[0] => LessThan28.IN28
h_start[0] => LessThan29.IN28
h_start[0] => LessThan30.IN28
h_start[0] => LessThan31.IN28
h_start[0] => LessThan32.IN28
h_start[0] => LessThan33.IN28
h_start[0] => LessThan34.IN28
h_start[0] => LessThan35.IN28
h_start[0] => LessThan38.IN26
h_start[0] => Add26.IN26
h_start[0] => Add27.IN26
h_start[0] => Add30.IN26
h_start[0] => Add33.IN26
h_start[0] => Add36.IN26
h_start[0] => Add39.IN26
h_start[0] => LessThan55.IN26
h_start[0] => Add42.IN28
h_start[0] => Add47.IN26
h_start[0] => LessThan58.IN26
h_start[0] => Add55.IN28
h_start[0] => Add59.IN26
h_start[0] => Add75.IN28
h_start[0] => Equal1.IN23
h_start[1] => Add6.IN22
h_start[1] => LessThan38.IN25
h_start[1] => Add26.IN25
h_start[1] => Add27.IN25
h_start[1] => Add30.IN25
h_start[1] => Add33.IN25
h_start[1] => Add36.IN25
h_start[1] => Add39.IN25
h_start[1] => LessThan55.IN25
h_start[1] => Add41.IN24
h_start[1] => Add47.IN25
h_start[1] => Add58.IN22
h_start[1] => Equal1.IN22
h_start[2] => Add6.IN21
h_start[2] => Add25.IN20
h_start[2] => LessThan55.IN24
h_start[2] => Add41.IN23
h_start[2] => Add47.IN24
h_start[2] => Add58.IN21
h_start[2] => Equal1.IN21
h_start[3] => Add6.IN20
h_start[3] => Add25.IN19
h_start[3] => Add46.IN18
h_start[3] => Add58.IN20
h_start[3] => Equal1.IN20
h_start[4] => Add6.IN19
h_start[4] => Add25.IN18
h_start[4] => Add46.IN17
h_start[4] => Add58.IN19
h_start[4] => Equal1.IN19
h_start[5] => Add6.IN18
h_start[5] => Add25.IN17
h_start[5] => Add46.IN16
h_start[5] => Add58.IN18
h_start[5] => Equal1.IN18
h_start[6] => Add6.IN17
h_start[6] => Add25.IN16
h_start[6] => Add46.IN15
h_start[6] => Add58.IN17
h_start[6] => Equal1.IN17
h_start[7] => Add6.IN16
h_start[7] => Add25.IN15
h_start[7] => Add46.IN14
h_start[7] => Add58.IN16
h_start[7] => Equal1.IN16
h_start[8] => Add6.IN15
h_start[8] => Add25.IN14
h_start[8] => Add46.IN13
h_start[8] => Add58.IN15
h_start[8] => Equal1.IN15
h_start[9] => Add6.IN14
h_start[9] => Add25.IN13
h_start[9] => Add46.IN12
h_start[9] => Add58.IN14
h_start[9] => Equal1.IN14
h_start[10] => Add6.IN13
h_start[10] => Add25.IN12
h_start[10] => Add46.IN11
h_start[10] => Add58.IN13
h_start[10] => Equal1.IN13
h_start[11] => Add6.IN12
h_start[11] => Add25.IN11
h_start[11] => Add46.IN10
h_start[11] => Add58.IN12
h_start[11] => Equal1.IN12
h_end[0] => Equal2.IN11
h_end[1] => Equal2.IN10
h_end[2] => Equal2.IN9
h_end[3] => Equal2.IN8
h_end[4] => Equal2.IN7
h_end[5] => Equal2.IN6
h_end[6] => Equal2.IN5
h_end[7] => Equal2.IN4
h_end[8] => Equal2.IN3
h_end[9] => Equal2.IN2
h_end[10] => Equal2.IN1
h_end[11] => Equal2.IN0
v_total[0] => Equal3.IN11
v_total[1] => Equal3.IN10
v_total[2] => Equal3.IN9
v_total[3] => Equal3.IN8
v_total[4] => Equal3.IN7
v_total[5] => Equal3.IN6
v_total[6] => Equal3.IN5
v_total[7] => Equal3.IN4
v_total[8] => Equal3.IN3
v_total[9] => Equal3.IN2
v_total[10] => Equal3.IN1
v_total[11] => Equal3.IN0
v_sync[0] => LessThan1.IN12
v_sync[1] => LessThan1.IN11
v_sync[2] => LessThan1.IN10
v_sync[3] => LessThan1.IN9
v_sync[4] => LessThan1.IN8
v_sync[5] => LessThan1.IN7
v_sync[6] => LessThan1.IN6
v_sync[7] => LessThan1.IN5
v_sync[8] => LessThan1.IN4
v_sync[9] => LessThan1.IN3
v_sync[10] => LessThan1.IN2
v_sync[11] => LessThan1.IN1
v_start[0] => LessThan2.IN26
v_start[0] => LessThan3.IN26
v_start[0] => LessThan36.IN26
v_start[0] => LessThan37.IN26
v_start[0] => LessThan41.IN26
v_start[0] => LessThan42.IN26
v_start[0] => LessThan44.IN26
v_start[0] => LessThan45.IN26
v_start[0] => LessThan47.IN26
v_start[0] => LessThan48.IN26
v_start[0] => LessThan50.IN26
v_start[0] => LessThan51.IN26
v_start[0] => LessThan53.IN26
v_start[0] => LessThan54.IN26
v_start[0] => Add44.IN26
v_start[0] => LessThan57.IN26
v_start[0] => Add56.IN26
v_start[0] => LessThan60.IN26
v_start[0] => Add62.IN26
v_start[0] => LessThan61.IN26
v_start[0] => Add65.IN26
v_start[0] => LessThan62.IN26
v_start[0] => Add68.IN26
v_start[0] => LessThan63.IN26
v_start[0] => Add71.IN26
v_start[0] => LessThan64.IN26
v_start[0] => Add76.IN26
v_start[0] => Equal4.IN23
v_start[1] => LessThan2.IN25
v_start[1] => LessThan3.IN25
v_start[1] => LessThan36.IN25
v_start[1] => LessThan37.IN25
v_start[1] => Add28.IN22
v_start[1] => Add29.IN22
v_start[1] => LessThan44.IN25
v_start[1] => LessThan45.IN25
v_start[1] => Add34.IN22
v_start[1] => Add35.IN22
v_start[1] => LessThan50.IN25
v_start[1] => LessThan51.IN25
v_start[1] => LessThan53.IN25
v_start[1] => LessThan54.IN25
v_start[1] => Add44.IN25
v_start[1] => LessThan57.IN25
v_start[1] => Add56.IN25
v_start[1] => Add61.IN22
v_start[1] => LessThan61.IN25
v_start[1] => Add65.IN25
v_start[1] => Add67.IN22
v_start[1] => LessThan63.IN25
v_start[1] => Add71.IN25
v_start[1] => LessThan64.IN25
v_start[1] => Add76.IN25
v_start[1] => Equal4.IN22
v_start[2] => Add4.IN20
v_start[2] => LessThan3.IN24
v_start[2] => LessThan36.IN24
v_start[2] => Add24.IN20
v_start[2] => Add28.IN21
v_start[2] => Add29.IN21
v_start[2] => Add31.IN20
v_start[2] => LessThan45.IN24
v_start[2] => Add34.IN21
v_start[2] => Add35.IN21
v_start[2] => LessThan50.IN24
v_start[2] => Add38.IN20
v_start[2] => Add40.IN20
v_start[2] => Add43.IN20
v_start[2] => LessThan57.IN24
v_start[2] => Add56.IN24
v_start[2] => Add61.IN21
v_start[2] => Add64.IN20
v_start[2] => Add67.IN21
v_start[2] => LessThan63.IN24
v_start[2] => Add71.IN24
v_start[2] => Add73.IN20
v_start[2] => Equal4.IN21
v_start[3] => Add4.IN19
v_start[3] => LessThan3.IN23
v_start[3] => Add23.IN18
v_start[3] => Add24.IN19
v_start[3] => Add28.IN20
v_start[3] => Add29.IN20
v_start[3] => Add31.IN19
v_start[3] => Add32.IN18
v_start[3] => Add34.IN20
v_start[3] => Add35.IN20
v_start[3] => LessThan50.IN23
v_start[3] => Add38.IN19
v_start[3] => Add40.IN19
v_start[3] => Add43.IN19
v_start[3] => Add53.IN18
v_start[3] => Add61.IN20
v_start[3] => Add64.IN19
v_start[3] => Add67.IN20
v_start[3] => LessThan63.IN23
v_start[3] => Add71.IN23
v_start[3] => Add73.IN19
v_start[3] => Equal4.IN20
v_start[4] => Add4.IN18
v_start[4] => Add5.IN16
v_start[4] => Add23.IN17
v_start[4] => Add24.IN18
v_start[4] => Add28.IN19
v_start[4] => Add29.IN19
v_start[4] => Add31.IN18
v_start[4] => Add32.IN17
v_start[4] => Add34.IN19
v_start[4] => Add35.IN19
v_start[4] => Add37.IN16
v_start[4] => Add38.IN18
v_start[4] => Add40.IN18
v_start[4] => Add43.IN18
v_start[4] => Add53.IN17
v_start[4] => Add61.IN19
v_start[4] => Add64.IN18
v_start[4] => Add67.IN19
v_start[4] => LessThan63.IN22
v_start[4] => Add73.IN18
v_start[4] => Equal4.IN19
v_start[5] => Add4.IN17
v_start[5] => Add5.IN15
v_start[5] => Add23.IN16
v_start[5] => Add24.IN17
v_start[5] => Add28.IN18
v_start[5] => Add29.IN18
v_start[5] => Add31.IN17
v_start[5] => Add32.IN16
v_start[5] => Add34.IN18
v_start[5] => Add35.IN18
v_start[5] => Add37.IN15
v_start[5] => Add38.IN17
v_start[5] => Add40.IN17
v_start[5] => Add43.IN17
v_start[5] => Add53.IN16
v_start[5] => Add61.IN18
v_start[5] => Add64.IN17
v_start[5] => Add67.IN18
v_start[5] => LessThan63.IN21
v_start[5] => Add73.IN17
v_start[5] => Equal4.IN18
v_start[6] => Add4.IN16
v_start[6] => Add5.IN14
v_start[6] => Add23.IN15
v_start[6] => Add24.IN16
v_start[6] => Add28.IN17
v_start[6] => Add29.IN17
v_start[6] => Add31.IN16
v_start[6] => Add32.IN15
v_start[6] => Add34.IN17
v_start[6] => Add35.IN17
v_start[6] => Add37.IN14
v_start[6] => Add38.IN16
v_start[6] => Add40.IN16
v_start[6] => Add43.IN16
v_start[6] => Add53.IN15
v_start[6] => Add61.IN17
v_start[6] => Add64.IN16
v_start[6] => Add67.IN17
v_start[6] => LessThan63.IN20
v_start[6] => Add73.IN16
v_start[6] => Equal4.IN17
v_start[7] => Add4.IN15
v_start[7] => Add5.IN13
v_start[7] => Add23.IN14
v_start[7] => Add24.IN15
v_start[7] => Add28.IN16
v_start[7] => Add29.IN16
v_start[7] => Add31.IN15
v_start[7] => Add32.IN14
v_start[7] => Add34.IN16
v_start[7] => Add35.IN16
v_start[7] => Add37.IN13
v_start[7] => Add38.IN15
v_start[7] => Add40.IN15
v_start[7] => Add43.IN15
v_start[7] => Add53.IN14
v_start[7] => Add61.IN16
v_start[7] => Add64.IN15
v_start[7] => Add67.IN16
v_start[7] => LessThan63.IN19
v_start[7] => Add73.IN15
v_start[7] => Equal4.IN16
v_start[8] => Add4.IN14
v_start[8] => Add5.IN12
v_start[8] => Add23.IN13
v_start[8] => Add24.IN14
v_start[8] => Add28.IN15
v_start[8] => Add29.IN15
v_start[8] => Add31.IN14
v_start[8] => Add32.IN13
v_start[8] => Add34.IN15
v_start[8] => Add35.IN15
v_start[8] => Add37.IN12
v_start[8] => Add38.IN14
v_start[8] => Add40.IN14
v_start[8] => Add43.IN14
v_start[8] => Add53.IN13
v_start[8] => Add61.IN15
v_start[8] => Add64.IN14
v_start[8] => Add67.IN15
v_start[8] => Add70.IN8
v_start[8] => Add73.IN14
v_start[8] => Equal4.IN15
v_start[9] => Add4.IN13
v_start[9] => Add5.IN11
v_start[9] => Add23.IN12
v_start[9] => Add24.IN13
v_start[9] => Add28.IN14
v_start[9] => Add29.IN14
v_start[9] => Add31.IN13
v_start[9] => Add32.IN12
v_start[9] => Add34.IN14
v_start[9] => Add35.IN14
v_start[9] => Add37.IN11
v_start[9] => Add38.IN13
v_start[9] => Add40.IN13
v_start[9] => Add43.IN13
v_start[9] => Add53.IN12
v_start[9] => Add61.IN14
v_start[9] => Add64.IN13
v_start[9] => Add67.IN14
v_start[9] => Add70.IN7
v_start[9] => Add73.IN13
v_start[9] => Equal4.IN14
v_start[10] => Add4.IN12
v_start[10] => Add5.IN10
v_start[10] => Add23.IN11
v_start[10] => Add24.IN12
v_start[10] => Add28.IN13
v_start[10] => Add29.IN13
v_start[10] => Add31.IN12
v_start[10] => Add32.IN11
v_start[10] => Add34.IN13
v_start[10] => Add35.IN13
v_start[10] => Add37.IN10
v_start[10] => Add38.IN12
v_start[10] => Add40.IN12
v_start[10] => Add43.IN12
v_start[10] => Add53.IN11
v_start[10] => Add61.IN13
v_start[10] => Add64.IN12
v_start[10] => Add67.IN13
v_start[10] => Add70.IN6
v_start[10] => Add73.IN12
v_start[10] => Equal4.IN13
v_start[11] => Add4.IN11
v_start[11] => Add5.IN9
v_start[11] => Add23.IN10
v_start[11] => Add24.IN11
v_start[11] => Add28.IN12
v_start[11] => Add29.IN12
v_start[11] => Add31.IN11
v_start[11] => Add32.IN10
v_start[11] => Add34.IN12
v_start[11] => Add35.IN12
v_start[11] => Add37.IN9
v_start[11] => Add38.IN11
v_start[11] => Add40.IN11
v_start[11] => Add43.IN11
v_start[11] => Add53.IN10
v_start[11] => Add61.IN12
v_start[11] => Add64.IN11
v_start[11] => Add67.IN12
v_start[11] => Add70.IN5
v_start[11] => Add73.IN11
v_start[11] => Equal4.IN12
v_end[0] => Equal5.IN11
v_end[1] => Equal5.IN10
v_end[2] => Equal5.IN9
v_end[3] => Equal5.IN8
v_end[4] => Equal5.IN7
v_end[5] => Equal5.IN6
v_end[6] => Equal5.IN5
v_end[7] => Equal5.IN4
v_end[8] => Equal5.IN3
v_end[9] => Equal5.IN2
v_end[10] => Equal5.IN1
v_end[11] => Equal5.IN0
v_active_14[0] => ~NO_FANOUT~
v_active_14[1] => ~NO_FANOUT~
v_active_14[2] => ~NO_FANOUT~
v_active_14[3] => ~NO_FANOUT~
v_active_14[4] => ~NO_FANOUT~
v_active_14[5] => ~NO_FANOUT~
v_active_14[6] => ~NO_FANOUT~
v_active_14[7] => ~NO_FANOUT~
v_active_14[8] => ~NO_FANOUT~
v_active_14[9] => ~NO_FANOUT~
v_active_14[10] => ~NO_FANOUT~
v_active_14[11] => ~NO_FANOUT~
v_active_24[0] => ~NO_FANOUT~
v_active_24[1] => ~NO_FANOUT~
v_active_24[2] => ~NO_FANOUT~
v_active_24[3] => ~NO_FANOUT~
v_active_24[4] => ~NO_FANOUT~
v_active_24[5] => ~NO_FANOUT~
v_active_24[6] => ~NO_FANOUT~
v_active_24[7] => ~NO_FANOUT~
v_active_24[8] => ~NO_FANOUT~
v_active_24[9] => ~NO_FANOUT~
v_active_24[10] => ~NO_FANOUT~
v_active_24[11] => ~NO_FANOUT~
v_active_34[0] => ~NO_FANOUT~
v_active_34[1] => ~NO_FANOUT~
v_active_34[2] => ~NO_FANOUT~
v_active_34[3] => ~NO_FANOUT~
v_active_34[4] => ~NO_FANOUT~
v_active_34[5] => ~NO_FANOUT~
v_active_34[6] => ~NO_FANOUT~
v_active_34[7] => ~NO_FANOUT~
v_active_34[8] => ~NO_FANOUT~
v_active_34[9] => ~NO_FANOUT~
v_active_34[10] => ~NO_FANOUT~
v_active_34[11] => ~NO_FANOUT~
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_de <= vga_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT
HDMI_TX_INT => LUT_INDEX.OUTPUTSELECT
HDMI_TX_INT => LUT_INDEX.OUTPUTSELECT
HDMI_TX_INT => LUT_INDEX.OUTPUTSELECT
HDMI_TX_INT => LUT_INDEX.OUTPUTSELECT
HDMI_TX_INT => LUT_INDEX.OUTPUTSELECT
HDMI_TX_INT => LUT_INDEX.OUTPUTSELECT
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0
CLOCK => CLOCK.IN1
I2C_DATA[0] => I2C_DATA[0].IN1
I2C_DATA[1] => I2C_DATA[1].IN1
I2C_DATA[2] => I2C_DATA[2].IN1
I2C_DATA[3] => I2C_DATA[3].IN1
I2C_DATA[4] => I2C_DATA[4].IN1
I2C_DATA[5] => I2C_DATA[5].IN1
I2C_DATA[6] => I2C_DATA[6].IN1
I2C_DATA[7] => I2C_DATA[7].IN1
I2C_DATA[8] => I2C_DATA[8].IN1
I2C_DATA[9] => I2C_DATA[9].IN1
I2C_DATA[10] => I2C_DATA[10].IN1
I2C_DATA[11] => I2C_DATA[11].IN1
I2C_DATA[12] => I2C_DATA[12].IN1
I2C_DATA[13] => I2C_DATA[13].IN1
I2C_DATA[14] => I2C_DATA[14].IN1
I2C_DATA[15] => I2C_DATA[15].IN1
I2C_DATA[16] => I2C_DATA[16].IN1
I2C_DATA[17] => I2C_DATA[17].IN1
I2C_DATA[18] => I2C_DATA[18].IN1
I2C_DATA[19] => I2C_DATA[19].IN1
I2C_DATA[20] => I2C_DATA[20].IN1
I2C_DATA[21] => I2C_DATA[21].IN1
I2C_DATA[22] => I2C_DATA[22].IN1
I2C_DATA[23] => I2C_DATA[23].IN1
GO => GO.IN1
RESET => RESET.IN1
W_R => ~NO_FANOUT~
I2C_SDAT <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDAT <> I2C_SDAT
I2C_SCLK <= I2C_WRITE_WDATA:wrd.SCLO
END <= I2C_WRITE_WDATA:wrd.END_OK
ACK <= I2C_WRITE_WDATA:wrd.ACK_OK


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => END_OK~reg0.ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
RESET_N => BYTE[0]~reg0.ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
REG_DATA[0] => A.DATAB
REG_DATA[1] => A.DATAB
REG_DATA[2] => A.DATAB
REG_DATA[3] => A.DATAB
REG_DATA[4] => A.DATAB
REG_DATA[5] => A.DATAB
REG_DATA[6] => A.DATAB
REG_DATA[7] => A.DATAB
REG_DATA[8] => A.DATAB
REG_DATA[9] => A.DATAB
REG_DATA[10] => A.DATAB
REG_DATA[11] => A.DATAB
REG_DATA[12] => A.DATAB
REG_DATA[13] => A.DATAB
REG_DATA[14] => A.DATAB
REG_DATA[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector35.IN5
SLAVE_ADDRESS[1] => Selector34.IN5
SLAVE_ADDRESS[2] => Selector33.IN5
SLAVE_ADDRESS[3] => Selector32.IN5
SLAVE_ADDRESS[4] => Selector31.IN5
SLAVE_ADDRESS[5] => Selector30.IN5
SLAVE_ADDRESS[6] => Selector29.IN5
SLAVE_ADDRESS[7] => Selector28.IN5
SDAI => ACK_OK.OUTPUTSELECT
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal1.IN15
BYTE_NUM[1] => Equal1.IN14
BYTE_NUM[2] => Equal1.IN13
BYTE_NUM[3] => Equal1.IN12
BYTE_NUM[4] => Equal1.IN11
BYTE_NUM[5] => Equal1.IN10
BYTE_NUM[6] => Equal1.IN9
BYTE_NUM[7] => Equal1.IN8


|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG
reset_n => sclk_Count[0].ACLR
reset_n => sclk_Count[1].ACLR
reset_n => sclk_Count[2].ACLR
reset_n => sclk_Count[3].ACLR
reset_n => sclk_Count[4].ACLR
reset_n => sclk_Count[5].ACLR
reset_n => lrclk~reg0.ACLR
reset_n => i2s[0]~reg0.ACLR
reset_n => i2s[1]~reg0.ACLR
reset_n => i2s[2]~reg0.ACLR
reset_n => i2s[3]~reg0.ACLR
reset_n => Data_Count[0].ACLR
reset_n => Data_Count[1].ACLR
reset_n => Data_Count[2].ACLR
reset_n => Data_Count[3].ACLR
reset_n => Data_Count[4].ACLR
reset_n => Data_Count[5].ACLR
reset_n => Data_Count[6].ACLR
reset_n => SIN_Cont[0].ACLR
reset_n => SIN_Cont[1].ACLR
reset_n => SIN_Cont[2].ACLR
reset_n => SIN_Cont[3].ACLR
reset_n => SIN_Cont[4].ACLR
reset_n => SIN_Cont[5].ACLR
sclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
lrclk <= lrclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2s[0] <= i2s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2s[1] <= i2s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2s[2] <= i2s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2s[3] <= i2s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => sclk.DATAIN
clk => sclk_Count[0].CLK
clk => sclk_Count[1].CLK
clk => sclk_Count[2].CLK
clk => sclk_Count[3].CLK
clk => sclk_Count[4].CLK
clk => sclk_Count[5].CLK
clk => lrclk~reg0.CLK
clk => i2s[0]~reg0.CLK
clk => i2s[1]~reg0.CLK
clk => i2s[2]~reg0.CLK
clk => i2s[3]~reg0.CLK
clk => Data_Count[0].CLK
clk => Data_Count[1].CLK
clk => Data_Count[2].CLK
clk => Data_Count[3].CLK
clk => Data_Count[4].CLK
clk => Data_Count[5].CLK
clk => Data_Count[6].CLK


|DE10_Nano_HDMI_TX|loads:inst5
DATA_OUT <= TX:inst4.DATA_OUT
CLK => TX:inst4.CLK
CLK => ARBITER:inst5.CLK
CLK => LOADS1:inst1.CLK
CLK => fifo:inst.clock
RST => TX:inst4.RST
RST => ARBITER:inst5.RST
RST => LOADS1:inst1.RST
RST => inst3.IN0
START => LOADS1:inst1.START
DATA_VALID => LOADS1:inst1.DATA_VALID
FORCE_WRITE => LOADS1:inst1.FORCE_WRITE
DATA_NEG[0] => LOADS1:inst1.DATA_NEG[0]
DATA_NEG[1] => LOADS1:inst1.DATA_NEG[1]
DATA_NEG[2] => LOADS1:inst1.DATA_NEG[2]
DATA_NEG[3] => LOADS1:inst1.DATA_NEG[3]
DATA_NEG[4] => LOADS1:inst1.DATA_NEG[4]
DATA_NEG[5] => LOADS1:inst1.DATA_NEG[5]
DATA_NEG[6] => LOADS1:inst1.DATA_NEG[6]
DATA_NEG[7] => LOADS1:inst1.DATA_NEG[7]
DATA_POS[0] => LOADS1:inst1.DATA_POS[0]
DATA_POS[1] => LOADS1:inst1.DATA_POS[1]
DATA_POS[2] => LOADS1:inst1.DATA_POS[2]
DATA_POS[3] => LOADS1:inst1.DATA_POS[3]
DATA_POS[4] => LOADS1:inst1.DATA_POS[4]
DATA_POS[5] => LOADS1:inst1.DATA_POS[5]
DATA_POS[6] => LOADS1:inst1.DATA_POS[6]
DATA_POS[7] => LOADS1:inst1.DATA_POS[7]
FORCE_LOAD[0] => LOADS1:inst1.FORCE_LOAD[0]
FORCE_LOAD[1] => LOADS1:inst1.FORCE_LOAD[1]
FORCE_LOAD[2] => LOADS1:inst1.FORCE_LOAD[2]
FORCE_LOAD[3] => LOADS1:inst1.FORCE_LOAD[3]
FORCE_LOAD[4] => LOADS1:inst1.FORCE_LOAD[4]
ACTIVED[0] <= LOADS1:inst1.ACTIVED[0]
ACTIVED[1] <= LOADS1:inst1.ACTIVED[1]
ACTIVED[2] <= LOADS1:inst1.ACTIVED[2]
ACTIVED[3] <= LOADS1:inst1.ACTIVED[3]
ACTIVED[4] <= LOADS1:inst1.ACTIVED[4]
ACTIVED[5] <= LOADS1:inst1.ACTIVED[5]
ACTIVED[6] <= LOADS1:inst1.ACTIVED[6]
ACTIVED[7] <= LOADS1:inst1.ACTIVED[7]
ACTIVED[8] <= LOADS1:inst1.ACTIVED[8]
ACTIVED[9] <= LOADS1:inst1.ACTIVED[9]
ACTIVED[10] <= LOADS1:inst1.ACTIVED[10]
ACTIVED[11] <= LOADS1:inst1.ACTIVED[11]
ACTIVED[12] <= LOADS1:inst1.ACTIVED[12]
ACTIVED[13] <= LOADS1:inst1.ACTIVED[13]
ACTIVED[14] <= LOADS1:inst1.ACTIVED[14]
ACTIVED[15] <= LOADS1:inst1.ACTIVED[15]
FORCED[0] <= LOADS1:inst1.FORCED[0]
FORCED[1] <= LOADS1:inst1.FORCED[1]
FORCED[2] <= LOADS1:inst1.FORCED[2]
FORCED[3] <= LOADS1:inst1.FORCED[3]
FORCED[4] <= LOADS1:inst1.FORCED[4]
FORCED[5] <= LOADS1:inst1.FORCED[5]
FORCED[6] <= LOADS1:inst1.FORCED[6]
FORCED[7] <= LOADS1:inst1.FORCED[7]
FORCED[8] <= LOADS1:inst1.FORCED[8]
FORCED[9] <= LOADS1:inst1.FORCED[9]
FORCED[10] <= LOADS1:inst1.FORCED[10]
FORCED[11] <= LOADS1:inst1.FORCED[11]
FORCED[12] <= LOADS1:inst1.FORCED[12]
FORCED[13] <= LOADS1:inst1.FORCED[13]
FORCED[14] <= LOADS1:inst1.FORCED[14]
FORCED[15] <= LOADS1:inst1.FORCED[15]


|DE10_Nano_HDMI_TX|loads:inst5|TX:inst4
CLK => BIT_DURATION[0].CLK
CLK => BIT_DURATION[1].CLK
CLK => BIT_DURATION[2].CLK
CLK => BIT_DURATION[3].CLK
CLK => BIT_DURATION[4].CLK
CLK => BIT_DURATION[5].CLK
CLK => BIT_DURATION[6].CLK
CLK => BIT_DURATION[7].CLK
CLK => BIT_DURATION[8].CLK
CLK => BIT_DURATION[9].CLK
CLK => BIT_DURATION[10].CLK
CLK => BIT_DURATION[11].CLK
CLK => BIT_DURATION[12].CLK
CLK => BIT_TO_SEND[0].CLK
CLK => BIT_TO_SEND[1].CLK
CLK => BIT_TO_SEND[2].CLK
CLK => PRES_STATE~1.DATAIN
RST => BIT_DURATION[0].ACLR
RST => BIT_DURATION[1].ACLR
RST => BIT_DURATION[2].ACLR
RST => BIT_DURATION[3].ACLR
RST => BIT_DURATION[4].ACLR
RST => BIT_DURATION[5].ACLR
RST => BIT_DURATION[6].ACLR
RST => BIT_DURATION[7].ACLR
RST => BIT_DURATION[8].ACLR
RST => BIT_DURATION[9].ACLR
RST => BIT_DURATION[10].ACLR
RST => BIT_DURATION[11].ACLR
RST => BIT_DURATION[12].ACLR
RST => BIT_TO_SEND[0].ACLR
RST => BIT_TO_SEND[1].ACLR
RST => BIT_TO_SEND[2].ACLR
RST => PRES_STATE~3.DATAIN
DATA_PAR[0] => INT_DATA_OUT.DATAB
DATA_PAR[0] => INT_PARITY.IN0
DATA_PAR[1] => INT_DATA_OUT.DATAB
DATA_PAR[1] => INT_PARITY.IN1
DATA_PAR[2] => INT_DATA_OUT.DATAB
DATA_PAR[2] => INT_PARITY.IN1
DATA_PAR[3] => INT_DATA_OUT.DATAB
DATA_PAR[3] => INT_PARITY.IN1
DATA_PAR[4] => INT_DATA_OUT.DATAB
DATA_PAR[4] => INT_PARITY.IN1
DATA_PAR[5] => INT_DATA_OUT.DATAB
DATA_PAR[5] => INT_PARITY.IN1
DATA_PAR[6] => INT_DATA_OUT.DATAB
DATA_PAR[6] => INT_PARITY.IN1
DATA_PAR[7] => INT_DATA_OUT.DATAB
DATA_PAR[7] => INT_PARITY.IN1
SEND => Selector0.IN3
SEND => Selector1.IN1
DATA_OUT <= INT_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5
CLK => PRES_STATE~1.DATAIN
RST => PRES_STATE~3.DATAIN
EMPTY => NEXT_STATE.OUTPUTSELECT
EMPTY => NEXT_STATE.OUTPUTSELECT
EMPTY => NEXT_STATE.OUTPUTSELECT
EMPTY => NEXT_STATE.OUTPUTSELECT
EMPTY => NEXT_STATE.OUTPUTSELECT
RDREQ <= RDREQ.DB_MAX_OUTPUT_PORT_TYPE
SEND <= SEND.DB_MAX_OUTPUT_PORT_TYPE
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT
READY => NEXT_STATE.OUTPUTSELECT


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_ai91:auto_generated.data[0]
data[1] => scfifo_ai91:auto_generated.data[1]
data[2] => scfifo_ai91:auto_generated.data[2]
data[3] => scfifo_ai91:auto_generated.data[3]
data[4] => scfifo_ai91:auto_generated.data[4]
data[5] => scfifo_ai91:auto_generated.data[5]
data[6] => scfifo_ai91:auto_generated.data[6]
data[7] => scfifo_ai91:auto_generated.data[7]
q[0] <= scfifo_ai91:auto_generated.q[0]
q[1] <= scfifo_ai91:auto_generated.q[1]
q[2] <= scfifo_ai91:auto_generated.q[2]
q[3] <= scfifo_ai91:auto_generated.q[3]
q[4] <= scfifo_ai91:auto_generated.q[4]
q[5] <= scfifo_ai91:auto_generated.q[5]
q[6] <= scfifo_ai91:auto_generated.q[6]
q[7] <= scfifo_ai91:auto_generated.q[7]
wrreq => scfifo_ai91:auto_generated.wrreq
rdreq => scfifo_ai91:auto_generated.rdreq
clock => scfifo_ai91:auto_generated.clock
aclr => scfifo_ai91:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ai91:auto_generated.empty
full <= scfifo_ai91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated
aclr => a_dpfifo_ho91:dpfifo.aclr
clock => a_dpfifo_ho91:dpfifo.clock
data[0] => a_dpfifo_ho91:dpfifo.data[0]
data[1] => a_dpfifo_ho91:dpfifo.data[1]
data[2] => a_dpfifo_ho91:dpfifo.data[2]
data[3] => a_dpfifo_ho91:dpfifo.data[3]
data[4] => a_dpfifo_ho91:dpfifo.data[4]
data[5] => a_dpfifo_ho91:dpfifo.data[5]
data[6] => a_dpfifo_ho91:dpfifo.data[6]
data[7] => a_dpfifo_ho91:dpfifo.data[7]
empty <= a_dpfifo_ho91:dpfifo.empty
full <= a_dpfifo_ho91:dpfifo.full
q[0] <= a_dpfifo_ho91:dpfifo.q[0]
q[1] <= a_dpfifo_ho91:dpfifo.q[1]
q[2] <= a_dpfifo_ho91:dpfifo.q[2]
q[3] <= a_dpfifo_ho91:dpfifo.q[3]
q[4] <= a_dpfifo_ho91:dpfifo.q[4]
q[5] <= a_dpfifo_ho91:dpfifo.q[5]
q[6] <= a_dpfifo_ho91:dpfifo.q[6]
q[7] <= a_dpfifo_ho91:dpfifo.q[7]
rdreq => a_dpfifo_ho91:dpfifo.rreq
wrreq => a_dpfifo_ho91:dpfifo.wreq


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo
aclr => a_fefifo_66e:fifo_state.aclr
aclr => cntr_igb:rd_ptr_count.aclr
aclr => cntr_igb:wr_ptr.aclr
clock => a_fefifo_66e:fifo_state.clock
clock => altsyncram_mns1:FIFOram.clock0
clock => altsyncram_mns1:FIFOram.clock1
clock => cntr_igb:rd_ptr_count.clock
clock => cntr_igb:wr_ptr.clock
data[0] => altsyncram_mns1:FIFOram.data_a[0]
data[1] => altsyncram_mns1:FIFOram.data_a[1]
data[2] => altsyncram_mns1:FIFOram.data_a[2]
data[3] => altsyncram_mns1:FIFOram.data_a[3]
data[4] => altsyncram_mns1:FIFOram.data_a[4]
data[5] => altsyncram_mns1:FIFOram.data_a[5]
data[6] => altsyncram_mns1:FIFOram.data_a[6]
data[7] => altsyncram_mns1:FIFOram.data_a[7]
empty <= a_fefifo_66e:fifo_state.empty
full <= a_fefifo_66e:fifo_state.full
q[0] <= altsyncram_mns1:FIFOram.q_b[0]
q[1] <= altsyncram_mns1:FIFOram.q_b[1]
q[2] <= altsyncram_mns1:FIFOram.q_b[2]
q[3] <= altsyncram_mns1:FIFOram.q_b[3]
q[4] <= altsyncram_mns1:FIFOram.q_b[4]
q[5] <= altsyncram_mns1:FIFOram.q_b[5]
q[6] <= altsyncram_mns1:FIFOram.q_b[6]
q[7] <= altsyncram_mns1:FIFOram.q_b[7]
rreq => a_fefifo_66e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_66e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_igb:rd_ptr_count.sclr
sclr => cntr_igb:wr_ptr.sclr
wreq => a_fefifo_66e:fifo_state.wreq
wreq => valid_wreq.IN0


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|a_fefifo_66e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_ug7:count_usedw.aclr
clock => cntr_ug7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ug7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|a_fefifo_66e:fifo_state|cntr_ug7:count_usedw
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|altsyncram_mns1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|cntr_igb:rd_ptr_count
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|cntr_igb:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1
CLK => DATA[15][0].CLK
CLK => DATA[15][1].CLK
CLK => DATA[14][0].CLK
CLK => DATA[14][1].CLK
CLK => DATA[13][0].CLK
CLK => DATA[13][1].CLK
CLK => DATA[12][0].CLK
CLK => DATA[12][1].CLK
CLK => DATA[11][0].CLK
CLK => DATA[11][1].CLK
CLK => DATA[10][0].CLK
CLK => DATA[10][1].CLK
CLK => DATA[9][0].CLK
CLK => DATA[9][1].CLK
CLK => DATA[8][0].CLK
CLK => DATA[8][1].CLK
CLK => DATA[7][0].CLK
CLK => DATA[7][1].CLK
CLK => DATA[6][0].CLK
CLK => DATA[6][1].CLK
CLK => DATA[5][0].CLK
CLK => DATA[5][1].CLK
CLK => DATA[4][0].CLK
CLK => DATA[4][1].CLK
CLK => DATA[3][0].CLK
CLK => DATA[3][1].CLK
CLK => DATA[2][0].CLK
CLK => DATA[2][1].CLK
CLK => DATA[1][0].CLK
CLK => DATA[1][1].CLK
CLK => DATA[0][0].CLK
CLK => DATA[0][1].CLK
CLK => FIFO_WRITE~reg0.CLK
CLK => MESSAGE[0].CLK
CLK => MESSAGE[1].CLK
CLK => MESSAGE[2].CLK
CLK => MESSAGE[3].CLK
CLK => MESSAGE[4].CLK
CLK => MESSAGE[5].CLK
CLK => MESSAGE[6].CLK
CLK => MESSAGE[7].CLK
CLK => INDEX1[0].CLK
CLK => INDEX1[1].CLK
CLK => INDEX1[2].CLK
CLK => INDEX1[3].CLK
CLK => INT_FORCE_LOAD[0].CLK
CLK => INT_FORCE_LOAD[1].CLK
CLK => INT_FORCE_LOAD[2].CLK
CLK => INT_FORCE_LOAD[3].CLK
CLK => INT_FORCE_LOAD[4].CLK
CLK => INT_DATA_VALID.CLK
CLK => POWER_UPDATED.CLK
CLK => POWER_SINKED[0].CLK
CLK => POWER_SINKED[1].CLK
CLK => POWER_SINKED[2].CLK
CLK => POWER_SINKED[3].CLK
CLK => POWER_SINKED[4].CLK
CLK => POWER_SINKED[5].CLK
CLK => POWER_SINKED[6].CLK
CLK => POWER_SINKED[7].CLK
CLK => POWER_SOURCED[0].CLK
CLK => POWER_SOURCED[1].CLK
CLK => POWER_SOURCED[2].CLK
CLK => POWER_SOURCED[3].CLK
CLK => POWER_SOURCED[4].CLK
CLK => POWER_SOURCED[5].CLK
CLK => POWER_SOURCED[6].CLK
CLK => POWER_SOURCED[7].CLK
CLK => PRES_STATEF.CLK
CLK => PRES_STATE~1.DATAIN
RST => DATA[15][0].PRESET
RST => DATA[15][1].ACLR
RST => DATA[14][0].PRESET
RST => DATA[14][1].ACLR
RST => DATA[13][0].PRESET
RST => DATA[13][1].ACLR
RST => DATA[12][0].PRESET
RST => DATA[12][1].ACLR
RST => DATA[11][0].PRESET
RST => DATA[11][1].ACLR
RST => DATA[10][0].PRESET
RST => DATA[10][1].ACLR
RST => DATA[9][0].PRESET
RST => DATA[9][1].ACLR
RST => DATA[8][0].PRESET
RST => DATA[8][1].ACLR
RST => DATA[7][0].PRESET
RST => DATA[7][1].ACLR
RST => DATA[6][0].PRESET
RST => DATA[6][1].ACLR
RST => DATA[5][0].PRESET
RST => DATA[5][1].ACLR
RST => DATA[4][0].PRESET
RST => DATA[4][1].ACLR
RST => DATA[3][0].PRESET
RST => DATA[3][1].ACLR
RST => DATA[2][0].PRESET
RST => DATA[2][1].ACLR
RST => DATA[1][0].PRESET
RST => DATA[1][1].ACLR
RST => DATA[0][0].PRESET
RST => DATA[0][1].ACLR
RST => FIFO_WRITE~reg0.PRESET
RST => MESSAGE[0].ACLR
RST => MESSAGE[1].ACLR
RST => MESSAGE[2].ACLR
RST => MESSAGE[3].ACLR
RST => MESSAGE[4].ACLR
RST => MESSAGE[5].ACLR
RST => MESSAGE[6].ACLR
RST => MESSAGE[7].ACLR
RST => INDEX1[0].PRESET
RST => INDEX1[1].PRESET
RST => INDEX1[2].PRESET
RST => INDEX1[3].PRESET
RST => PRES_STATEF.ACLR
RST => POWER_UPDATED.PRESET
RST => INT_FORCE_LOAD[0].ACLR
RST => INT_FORCE_LOAD[1].ACLR
RST => INT_FORCE_LOAD[2].ACLR
RST => INT_FORCE_LOAD[3].ACLR
RST => INT_FORCE_LOAD[4].ACLR
RST => PRES_STATE~3.DATAIN
RST => POWER_SOURCED[7].ENA
RST => POWER_SOURCED[6].ENA
RST => POWER_SOURCED[5].ENA
RST => POWER_SOURCED[4].ENA
RST => POWER_SOURCED[3].ENA
RST => POWER_SOURCED[2].ENA
RST => POWER_SOURCED[1].ENA
RST => POWER_SOURCED[0].ENA
RST => POWER_SINKED[7].ENA
RST => POWER_SINKED[6].ENA
RST => POWER_SINKED[5].ENA
RST => POWER_SINKED[4].ENA
RST => POWER_SINKED[3].ENA
RST => POWER_SINKED[2].ENA
RST => POWER_SINKED[1].ENA
RST => POWER_SINKED[0].ENA
RST => INT_DATA_VALID.ENA
START => NEXT_STATE.OUTPUTSELECT
START => NEXT_STATE.OUTPUTSELECT
START => NEXT_STATE.OUTPUTSELECT
START => NEXT_STATE.OUTPUTSELECT
START => NEXT_STATE.OUTPUTSELECT
DATA_NEG[0] => POWER_SINKED.DATAB
DATA_NEG[1] => POWER_SINKED.DATAB
DATA_NEG[2] => POWER_SINKED.DATAB
DATA_NEG[3] => POWER_SINKED.DATAB
DATA_NEG[4] => POWER_SINKED.DATAB
DATA_NEG[5] => POWER_SINKED.DATAB
DATA_NEG[6] => POWER_SINKED.DATAB
DATA_NEG[7] => POWER_SINKED.DATAB
DATA_POS[0] => POWER_SOURCED.DATAB
DATA_POS[1] => POWER_SOURCED.DATAB
DATA_POS[2] => POWER_SOURCED.DATAB
DATA_POS[3] => POWER_SOURCED.DATAB
DATA_POS[4] => POWER_SOURCED.DATAB
DATA_POS[5] => POWER_SOURCED.DATAB
DATA_POS[6] => POWER_SOURCED.DATAB
DATA_POS[7] => POWER_SOURCED.DATAB
DATA_VALID => POWER_UPDATED.IN1
DATA_VALID => INT_DATA_VALID.DATAIN
FORCE_LOAD[0] => INT_FORCE_LOAD[0].DATAIN
FORCE_LOAD[1] => INT_FORCE_LOAD[1].DATAIN
FORCE_LOAD[2] => INT_FORCE_LOAD[2].DATAIN
FORCE_LOAD[3] => INT_FORCE_LOAD[3].DATAIN
FORCE_LOAD[4] => INT_FORCE_LOAD[4].DATAIN
FORCE_WRITE => NEXT_STATEF.OUTPUTSELECT
FORCE_WRITE => INT_FORCE_LOAD[4].ENA
FORCE_WRITE => INT_FORCE_LOAD[3].ENA
FORCE_WRITE => INT_FORCE_LOAD[2].ENA
FORCE_WRITE => INT_FORCE_LOAD[1].ENA
FORCE_WRITE => INT_FORCE_LOAD[0].ENA
COMMAND_OUT[0] <= MESSAGE[0].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[1] <= MESSAGE[1].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[2] <= MESSAGE[2].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[3] <= MESSAGE[3].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[4] <= MESSAGE[4].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[5] <= MESSAGE[5].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[6] <= MESSAGE[6].DB_MAX_OUTPUT_PORT_TYPE
COMMAND_OUT[7] <= MESSAGE[7].DB_MAX_OUTPUT_PORT_TYPE
FORCED[0] <= DATA[0][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[1] <= DATA[1][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[2] <= DATA[2][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[3] <= DATA[3][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[4] <= DATA[4][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[5] <= DATA[5][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[6] <= DATA[6][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[7] <= DATA[7][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[8] <= DATA[8][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[9] <= DATA[9][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[10] <= DATA[10][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[11] <= DATA[11][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[12] <= DATA[12][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[13] <= DATA[13][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[14] <= DATA[14][1].DB_MAX_OUTPUT_PORT_TYPE
FORCED[15] <= DATA[15][1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[0] <= DATA[0][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[1] <= DATA[1][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[2] <= DATA[2][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[3] <= DATA[3][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[4] <= DATA[4][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[5] <= DATA[5][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[6] <= DATA[6][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[7] <= DATA[7][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[8] <= DATA[8][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[9] <= DATA[9][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[10] <= DATA[10][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[11] <= DATA[11][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[12] <= DATA[12][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[13] <= DATA[13][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[14] <= DATA[14][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVED[15] <= DATA[15][0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE <= FIFO_WRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|ARBITER2:inst2
CLK => FORCED_STATUS[0].CLK
CLK => FORCED_STATUS[1].CLK
CLK => FORCED_STATUS[2].CLK
CLK => FORCED_STATUS[3].CLK
CLK => FORCED_STATUS[4].CLK
CLK => FORCED_STATUS[5].CLK
CLK => FORCED_STATUS[6].CLK
CLK => FORCED_STATUS[7].CLK
CLK => FORCED_STATUS[8].CLK
CLK => FORCED_STATUS[9].CLK
CLK => FORCED_STATUS[10].CLK
CLK => FORCED_STATUS[11].CLK
CLK => FORCED_STATUS[12].CLK
CLK => FORCED_STATUS[13].CLK
CLK => FORCED_STATUS[14].CLK
CLK => FORCED_STATUS[15].CLK
CLK => FORCE_LOAD[0]~reg0.CLK
CLK => FORCE_LOAD[1]~reg0.CLK
CLK => FORCE_LOAD[2]~reg0.CLK
CLK => FORCE_LOAD[3]~reg0.CLK
CLK => FORCE_LOAD[4]~reg0.CLK
CLK => PRES_STATE2~1.DATAIN
CLK => PRES_STATE1~1.DATAIN
RST => FORCED_STATUS[0].ACLR
RST => FORCED_STATUS[1].ACLR
RST => FORCED_STATUS[2].ACLR
RST => FORCED_STATUS[3].ACLR
RST => FORCED_STATUS[4].ACLR
RST => FORCED_STATUS[5].ACLR
RST => FORCED_STATUS[6].ACLR
RST => FORCED_STATUS[7].ACLR
RST => FORCED_STATUS[8].ACLR
RST => FORCED_STATUS[9].ACLR
RST => FORCED_STATUS[10].ACLR
RST => FORCED_STATUS[11].ACLR
RST => FORCED_STATUS[12].ACLR
RST => FORCED_STATUS[13].ACLR
RST => FORCED_STATUS[14].ACLR
RST => FORCED_STATUS[15].ACLR
RST => FORCE_LOAD[0]~reg0.ACLR
RST => FORCE_LOAD[1]~reg0.ACLR
RST => FORCE_LOAD[2]~reg0.ACLR
RST => FORCE_LOAD[3]~reg0.ACLR
RST => FORCE_LOAD[4]~reg0.ACLR
RST => PRES_STATE2~3.DATAIN
RST => PRES_STATE1~3.DATAIN
SIRC_DATA[0] => Decoder0.IN3
SIRC_DATA[0] => Mux0.IN3
SIRC_DATA[0] => FORCE_LOAD.DATAB
SIRC_DATA[1] => Decoder0.IN2
SIRC_DATA[1] => Mux0.IN2
SIRC_DATA[1] => FORCE_LOAD.DATAB
SIRC_DATA[2] => Decoder0.IN1
SIRC_DATA[2] => Mux0.IN1
SIRC_DATA[2] => FORCE_LOAD.DATAB
SIRC_DATA[3] => Decoder0.IN0
SIRC_DATA[3] => Mux0.IN0
SIRC_DATA[3] => FORCE_LOAD.DATAB
UART_DATA[0] => Decoder1.IN3
UART_DATA[0] => FORCE_LOAD.DATAB
UART_DATA[1] => Decoder1.IN2
UART_DATA[1] => FORCE_LOAD.DATAB
UART_DATA[2] => Decoder1.IN1
UART_DATA[2] => FORCE_LOAD.DATAB
UART_DATA[3] => Decoder1.IN0
UART_DATA[3] => FORCE_LOAD.DATAB
UART_DATA[4] => ~NO_FANOUT~
UART_DATA[5] => ~NO_FANOUT~
UART_DATA[6] => ~NO_FANOUT~
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCED_STATUS.DATAB
UART_DATA[7] => FORCE_LOAD.DATAB
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
DATA_VALID => NEXT_STATE1.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
READY => NEXT_STATE2.OUTPUTSELECT
FORCE_LOAD[0] <= FORCE_LOAD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FORCE_LOAD[1] <= FORCE_LOAD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FORCE_LOAD[2] <= FORCE_LOAD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FORCE_LOAD[3] <= FORCE_LOAD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FORCE_LOAD[4] <= FORCE_LOAD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FORCE_WRITE <= process_4.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|SIRC:inst7
CLK => BIT_COUNT[0].CLK
CLK => BIT_COUNT[1].CLK
CLK => BIT_COUNT[2].CLK
CLK => BIT_COUNT[3].CLK
CLK => BIT_COUNT[4].CLK
CLK => SHIFT[8].CLK
CLK => SHIFT[7].CLK
CLK => SHIFT[6].CLK
CLK => SHIFT[5].CLK
CLK => SHIFT[4].CLK
CLK => SHIFT[3].CLK
CLK => SHIFT[2].CLK
CLK => SHIFT[1].CLK
CLK => SHIFT[0].CLK
CLK => BIT_TIME_COUNT[0].CLK
CLK => BIT_TIME_COUNT[1].CLK
CLK => BIT_TIME_COUNT[2].CLK
CLK => BIT_TIME_COUNT[3].CLK
CLK => BIT_TIME_COUNT[4].CLK
CLK => BIT_TIME_COUNT[5].CLK
CLK => BIT_TIME_COUNT[6].CLK
CLK => BIT_TIME_COUNT[7].CLK
CLK => BIT_TIME_COUNT[8].CLK
CLK => BIT_TIME_COUNT[9].CLK
CLK => BIT_TIME_COUNT[10].CLK
CLK => BIT_TIME_COUNT[11].CLK
CLK => BIT_TIME_COUNT[12].CLK
CLK => BIT_TIME_COUNT[13].CLK
CLK => BIT_TIME_COUNT[14].CLK
CLK => BIT_TIME_COUNT[15].CLK
CLK => BIT_TIME_COUNT[16].CLK
CLK => BIT_TIME_COUNT[17].CLK
CLK => START_BIT_TIME[0].CLK
CLK => START_BIT_TIME[1].CLK
CLK => START_BIT_TIME[2].CLK
CLK => START_BIT_TIME[3].CLK
CLK => START_BIT_TIME[4].CLK
CLK => START_BIT_TIME[5].CLK
CLK => START_BIT_TIME[6].CLK
CLK => START_BIT_TIME[7].CLK
CLK => START_BIT_TIME[8].CLK
CLK => START_BIT_TIME[9].CLK
CLK => START_BIT_TIME[10].CLK
CLK => START_BIT_TIME[11].CLK
CLK => START_BIT_TIME[12].CLK
CLK => START_BIT_TIME[13].CLK
CLK => START_BIT_TIME[14].CLK
CLK => START_BIT_TIME[15].CLK
CLK => START_BIT_TIME[16].CLK
CLK => START_BIT_TIME[17].CLK
CLK => PRES_STATE~1.DATAIN
RST => START_BIT_TIME[0].ACLR
RST => START_BIT_TIME[1].ACLR
RST => START_BIT_TIME[2].ACLR
RST => START_BIT_TIME[3].ACLR
RST => START_BIT_TIME[4].ACLR
RST => START_BIT_TIME[5].ACLR
RST => START_BIT_TIME[6].ACLR
RST => START_BIT_TIME[7].ACLR
RST => START_BIT_TIME[8].ACLR
RST => START_BIT_TIME[9].ACLR
RST => START_BIT_TIME[10].ACLR
RST => START_BIT_TIME[11].ACLR
RST => START_BIT_TIME[12].ACLR
RST => START_BIT_TIME[13].ACLR
RST => START_BIT_TIME[14].ACLR
RST => START_BIT_TIME[15].ACLR
RST => START_BIT_TIME[16].ACLR
RST => START_BIT_TIME[17].ACLR
RST => BIT_TIME_COUNT[0].ACLR
RST => BIT_TIME_COUNT[1].ACLR
RST => BIT_TIME_COUNT[2].ACLR
RST => BIT_TIME_COUNT[3].ACLR
RST => BIT_TIME_COUNT[4].ACLR
RST => BIT_TIME_COUNT[5].ACLR
RST => BIT_TIME_COUNT[6].ACLR
RST => BIT_TIME_COUNT[7].ACLR
RST => BIT_TIME_COUNT[8].ACLR
RST => BIT_TIME_COUNT[9].ACLR
RST => BIT_TIME_COUNT[10].ACLR
RST => BIT_TIME_COUNT[11].ACLR
RST => BIT_TIME_COUNT[12].ACLR
RST => BIT_TIME_COUNT[13].ACLR
RST => BIT_TIME_COUNT[14].ACLR
RST => BIT_TIME_COUNT[15].ACLR
RST => BIT_TIME_COUNT[16].ACLR
RST => BIT_TIME_COUNT[17].ACLR
RST => BIT_COUNT[0].ACLR
RST => BIT_COUNT[1].ACLR
RST => BIT_COUNT[2].ACLR
RST => BIT_COUNT[3].ACLR
RST => BIT_COUNT[4].ACLR
RST => SHIFT[8].ACLR
RST => SHIFT[7].ACLR
RST => SHIFT[6].ACLR
RST => SHIFT[5].ACLR
RST => SHIFT[4].ACLR
RST => SHIFT[3].ACLR
RST => SHIFT[2].ACLR
RST => SHIFT[1].ACLR
RST => SHIFT[0].ACLR
RST => PRES_STATE~3.DATAIN
DATA_IN => Selector0.IN6
DATA_IN => Selector2.IN4
DATA_IN => Selector2.IN5
DATA_IN => NEXT_STATE.DATAB
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.OUTPUTSELECT
DATA_IN => NEXT_STATE.DATAA
DATA_IN => NEXT_STATE.DATAB
DATA_IN => NEXT_STATE.DATAA
DATA_IN => Selector1.IN7
DATA_IN => Selector5.IN9
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_VALID <= DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_HDMI_TX|RX:inst8
CLK => BIT_DURATION[0].CLK
CLK => BIT_DURATION[1].CLK
CLK => BIT_DURATION[2].CLK
CLK => BIT_DURATION[3].CLK
CLK => BIT_DURATION[4].CLK
CLK => BIT_DURATION[5].CLK
CLK => BIT_DURATION[6].CLK
CLK => BIT_DURATION[7].CLK
CLK => BIT_DURATION[8].CLK
CLK => BIT_DURATION[9].CLK
CLK => BIT_DURATION[10].CLK
CLK => BIT_DURATION[11].CLK
CLK => BIT_DURATION[12].CLK
CLK => BITS_GOT[0].CLK
CLK => BITS_GOT[1].CLK
CLK => BITS_GOT[2].CLK
CLK => READY~reg0.CLK
CLK => INT_DATA_OUT[0].CLK
CLK => INT_DATA_OUT[1].CLK
CLK => INT_DATA_OUT[2].CLK
CLK => INT_DATA_OUT[3].CLK
CLK => INT_DATA_OUT[4].CLK
CLK => INT_DATA_OUT[5].CLK
CLK => INT_DATA_OUT[6].CLK
CLK => INT_DATA_OUT[7].CLK
CLK => PRES_STATE~1.DATAIN
RST => INT_DATA_OUT[0].ACLR
RST => INT_DATA_OUT[1].ACLR
RST => INT_DATA_OUT[2].ACLR
RST => INT_DATA_OUT[3].ACLR
RST => INT_DATA_OUT[4].ACLR
RST => INT_DATA_OUT[5].ACLR
RST => INT_DATA_OUT[6].ACLR
RST => INT_DATA_OUT[7].ACLR
RST => READY~reg0.PRESET
RST => BITS_GOT[0].ACLR
RST => BITS_GOT[1].ACLR
RST => BITS_GOT[2].ACLR
RST => BIT_DURATION[0].ACLR
RST => BIT_DURATION[1].ACLR
RST => BIT_DURATION[2].ACLR
RST => BIT_DURATION[3].ACLR
RST => BIT_DURATION[4].ACLR
RST => BIT_DURATION[5].ACLR
RST => BIT_DURATION[6].ACLR
RST => BIT_DURATION[7].ACLR
RST => BIT_DURATION[8].ACLR
RST => BIT_DURATION[9].ACLR
RST => BIT_DURATION[10].ACLR
RST => BIT_DURATION[11].ACLR
RST => BIT_DURATION[12].ACLR
RST => PRES_STATE~3.DATAIN
DATA_OUT[0] <= INT_DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= INT_DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= INT_DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= INT_DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= INT_DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= INT_DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= INT_DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= INT_DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_IN => INT_DATA_OUT.DATAB
DATA_IN => Selector1.IN3
DATA_IN => Selector2.IN1
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


