Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/cartaASM/PRINCIPAL_isim_beh.exe -prj /home/ise/cartaASM/PRINCIPAL_beh.prj work.PRINCIPAL 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/cartaASM/REGISTRO.vhd" into library work
Parsing VHDL file "/home/ise/cartaASM/MI_PAQUETE.vhd" into library work
Parsing VHDL file "/home/ise/cartaASM/CONTROL.vhd" into library work
Parsing VHDL file "/home/ise/cartaASM/CONTADOR.vhd" into library work
Parsing VHDL file "/home/ise/cartaASM/BCD27SEG.vhd" into library work
Parsing VHDL file "/home/ise/cartaASM/PRINCIPAL.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96784 KB
Fuse CPU Usage: 2060 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package mi_paquete
Compiling architecture programa of entity CONTADOR [contador_default]
Compiling architecture programa of entity REGISTRO [registro_default]
Compiling architecture unidad of entity CONTROL [control_default]
Compiling architecture programa of entity BCD27SEG [bcd27seg_default]
Compiling architecture programa of entity principal
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable /home/ise/cartaASM/PRINCIPAL_isim_beh.exe
Fuse Memory Usage: 114084 KB
Fuse CPU Usage: 2160 ms
GCC CPU Usage: 370 ms
