$comment
	File created using the following command:
		vcd file alu_design.msim.vcd -direction
$end
$date
	Sun Dec 17 13:15:56 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module alu_design_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " DataA [3:0] $end
$var reg 4 # OpCode [3:0] $end
$var reg 1 $ RESET $end
$var reg 1 % START $end
$var wire 1 & Q [3] $end
$var wire 1 ' Q [2] $end
$var wire 1 ( Q [1] $end
$var wire 1 ) Q [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 2 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 3 Q[3]~output_o $end
$var wire 1 4 Q[2]~output_o $end
$var wire 1 5 Q[1]~output_o $end
$var wire 1 6 Q[0]~output_o $end
$var wire 1 7 clk~input_o $end
$var wire 1 8 clk~inputclkctrl_outclk $end
$var wire 1 9 START~input_o $end
$var wire 1 : inst2|inst8~0_combout $end
$var wire 1 ; RESET~input_o $end
$var wire 1 < RESET~inputclkctrl_outclk $end
$var wire 1 = inst2|inst~q $end
$var wire 1 > inst1|inst~combout $end
$var wire 1 ? inst2|inst1~q $end
$var wire 1 @ inst2|inst2~q $end
$var wire 1 A inst2|inst3~q $end
$var wire 1 B inst2|inst4~q $end
$var wire 1 C inst2|inst13~combout $end
$var wire 1 D inst2|inst5~q $end
$var wire 1 E inst1|inst30~0_combout $end
$var wire 1 F DataA[1]~input_o $end
$var wire 1 G inst|rega|35~0_combout $end
$var wire 1 H DataA[0]~input_o $end
$var wire 1 I inst|rega|34~0_combout $end
$var wire 1 J inst|rega|34~1_combout $end
$var wire 1 K inst|rega|38~q $end
$var wire 1 L inst|rega|35~1_combout $end
$var wire 1 M inst|rega|39~q $end
$var wire 1 N DataA[2]~input_o $end
$var wire 1 O inst|rega|36~0_combout $end
$var wire 1 P inst|rega|36~1_combout $end
$var wire 1 Q inst|rega|40~q $end
$var wire 1 R DataA[3]~input_o $end
$var wire 1 S OpCode[3]~input_o $end
$var wire 1 T OpCode[2]~input_o $end
$var wire 1 U OpCode[1]~input_o $end
$var wire 1 V inst1|inst21~combout $end
$var wire 1 W inst|regb|37~0_combout $end
$var wire 1 X inst|regb|37~1_combout $end
$var wire 1 Y inst|regb|41~q $end
$var wire 1 Z inst|regb|36~0_combout $end
$var wire 1 [ inst|regb|36~1_combout $end
$var wire 1 \ inst|regb|40~q $end
$var wire 1 ] inst|regb|35~0_combout $end
$var wire 1 ^ inst|regb|35~1_combout $end
$var wire 1 _ inst|regb|39~q $end
$var wire 1 ` inst|regb|38~0_combout $end
$var wire 1 a inst|regb|38~1_combout $end
$var wire 1 b inst|regb|38~q $end
$var wire 1 c OpCode[0]~input_o $end
$var wire 1 d inst|inst12|5~0_combout $end
$var wire 1 e inst|inst12|5~1_combout $end
$var wire 1 f inst|inst999~q $end
$var wire 1 g inst|OUT_MUX|9~0_combout $end
$var wire 1 h inst|OUT_MUX|9~1_combout $end
$var wire 1 i inst|OUT_MUX|9~2_combout $end
$var wire 1 j inst|rega|37~0_combout $end
$var wire 1 k inst|rega|37~1_combout $end
$var wire 1 l inst|rega|41~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101 "
b1111 #
0$
0%
0)
0(
0'
0&
0*
1+
x,
1-
1.
1/
00
z1
z2
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
1H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
1S
1T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
1d
0e
0f
1g
0h
0i
0j
0k
0l
$end
#1474
1$
1;
1<
#5000
1!
17
18
#9916
1%
19
0E
1>
1:
1O
1I
1P
1J
#10000
0!
07
08
#15000
1!
17
18
1?
1=
1Q
1K
16
14
0d
1`
1]
1Z
1E
1V
0>
1i
1'
1)
0O
0I
0]
1e
1a
1^
1[
0P
1P
0^
#19832
0%
09
#20000
b1 "
b11 "
b10 "
0!
07
0N
1F
0H
08
0Z
1]
0`
0[
1^
0a
#25000
1!
17
18
1f
1_
1@
0?
0g
1`
1d
0]
0E
1j
1G
1a
0^
0P
0J
1k
1L
#30000
0!
07
08
#35000
1!
17
18
1b
0_
1A
0@
1l
0Q
1M
0K
06
15
04
13
1h
0d
0`
1O
0G
1I
0i
1&
0'
1(
0)
1i
0j
0e
0a
1P
0L
1J
1j
0k
1k
#40000
0!
07
08
#45000
1!
17
18
0f
0b
1B
0A
1Q
0M
1K
16
05
14
1g
0h
1d
1G
0I
1'
0(
1)
1C
1e
1L
0J
#50000
0!
07
08
#55000
1!
17
18
1f
1D
0B
1M
0K
06
15
0g
1I
0i
1(
0)
0C
0:
0j
1J
0k
#60000
0!
07
08
#65000
1!
17
18
0D
0=
0l
1K
16
03
0V
1E
0O
1i
0&
1)
0I
#70000
0!
07
08
#75000
1!
17
18
#80000
0!
07
08
#85000
1!
17
18
#90000
0!
07
08
#95000
1!
17
18
#100000
