// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read14,
        p_read12,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read14;
input  [127:0] p_read12;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] trunc_ln27_fu_227_p1;
reg   [31:0] trunc_ln27_reg_669;
wire   [0:0] icmp_ln27_fu_231_p2;
reg   [0:0] icmp_ln27_reg_676;
wire   [31:0] bitcast_ln27_fu_237_p1;
wire   [0:0] and_ln27_fu_278_p2;
reg   [0:0] and_ln27_reg_685;
wire    ap_CS_fsm_state2;
wire   [31:0] bitcast_ln32_fu_284_p1;
wire   [0:0] and_ln32_fu_325_p2;
reg   [0:0] and_ln32_reg_694;
wire    ap_CS_fsm_state3;
wire   [31:0] bitcast_ln32_9_fu_331_p1;
wire   [0:0] and_ln32_14_fu_372_p2;
reg   [0:0] and_ln32_14_reg_703;
wire    ap_CS_fsm_state4;
wire   [31:0] trunc_ln27_4_fu_378_p1;
reg   [31:0] trunc_ln27_4_reg_707;
wire   [0:0] icmp_ln27_8_fu_381_p2;
reg   [0:0] icmp_ln27_8_reg_713;
wire   [31:0] bitcast_ln27_3_fu_387_p1;
wire   [0:0] and_ln27_5_fu_428_p2;
reg   [0:0] and_ln27_5_reg_722;
wire    ap_CS_fsm_state5;
wire   [31:0] bitcast_ln32_10_fu_434_p1;
wire   [0:0] and_ln32_15_fu_475_p2;
reg   [0:0] and_ln32_15_reg_731;
wire    ap_CS_fsm_state6;
wire   [31:0] bitcast_ln32_11_fu_481_p1;
wire   [0:0] and_ln32_16_fu_522_p2;
reg   [0:0] and_ln32_16_reg_740;
wire    ap_CS_fsm_state7;
wire   [1:0] trunc_ln93_fu_532_p1;
reg   [1:0] trunc_ln93_reg_744;
wire   [0:0] icmp_ln96_fu_536_p2;
reg   [0:0] icmp_ln96_reg_749;
wire   [0:0] icmp_ln99_fu_542_p2;
reg   [0:0] icmp_ln99_reg_753;
wire   [0:0] tmp_3_fu_548_p3;
reg   [0:0] tmp_3_reg_757;
wire   [1:0] sub_ln104_fu_556_p2;
reg   [1:0] sub_ln104_reg_761;
reg   [31:0] call_ret_reg_766;
wire    ap_CS_fsm_state9;
reg   [31:0] agg_result_1_0_ret1_reg_771;
reg   [31:0] agg_result_1_1_ret1_reg_776;
reg   [31:0] agg_result_1_2_ret1_reg_781;
reg   [31:0] call_ret5_reg_786;
wire    ap_CS_fsm_state12;
reg   [31:0] agg_result_1_0_ret_reg_791;
reg   [31:0] agg_result_1_1_ret_reg_796;
reg   [31:0] agg_result_1_2_ret_reg_801;
wire   [31:0] bitcast_ln100_fu_586_p1;
wire    ap_CS_fsm_state13;
wire   [31:0] bitcast_ln100_1_fu_590_p1;
wire   [31:0] bitcast_ln100_2_fu_594_p1;
wire   [31:0] bitcast_ln97_fu_598_p1;
wire    ap_CS_fsm_state14;
wire   [31:0] bitcast_ln97_3_fu_602_p1;
wire   [31:0] bitcast_ln97_4_fu_606_p1;
wire   [31:0] bitcast_ln91_fu_610_p1;
wire    ap_CS_fsm_state15;
wire   [31:0] bitcast_ln91_3_fu_614_p1;
wire   [31:0] bitcast_ln91_4_fu_618_p1;
wire   [31:0] trunc_ln88_fu_622_p1;
wire    ap_CS_fsm_state16;
wire   [31:0] bitcast_ln88_fu_625_p1;
wire   [31:0] bitcast_ln88_1_fu_629_p1;
wire   [31:0] bitcast_ln88_2_fu_633_p1;
wire    grp_p_sum_fu_144_ap_start;
wire    grp_p_sum_fu_144_ap_done;
wire    grp_p_sum_fu_144_ap_idle;
wire    grp_p_sum_fu_144_ap_ready;
reg   [127:0] grp_p_sum_fu_144_p_read14;
reg   [127:0] grp_p_sum_fu_144_p_read25;
reg   [1:0] grp_p_sum_fu_144_diff_p;
wire   [31:0] grp_p_sum_fu_144_ap_return_0;
wire   [31:0] grp_p_sum_fu_144_ap_return_1;
wire   [31:0] grp_p_sum_fu_144_ap_return_2;
wire   [31:0] grp_p_sum_fu_144_ap_return_3;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12;
reg   [31:0] agg_result_1_0_0_reg_76;
wire    ap_CS_fsm_state10;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12;
reg   [31:0] agg_result_1_1_0_reg_93;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12;
reg   [31:0] agg_result_1_2_0_reg_110;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_130_p12;
reg   [31:0] agg_result_01_0_reg_127;
reg    grp_p_sum_fu_144_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state11;
reg   [31:0] grp_fu_151_p0;
wire   [31:0] grp_fu_156_p4;
wire   [7:0] tmp_fu_242_p4;
wire   [22:0] trunc_ln27_3_fu_251_p4;
wire   [0:0] icmp_ln27_16_fu_266_p2;
wire   [0:0] icmp_ln27_15_fu_260_p2;
wire   [0:0] or_ln27_fu_272_p2;
wire   [0:0] grp_fu_151_p2;
wire   [31:0] grp_fu_166_p4;
wire   [7:0] tmp_54_fu_289_p4;
wire   [22:0] trunc_ln32_s_fu_298_p4;
wire   [0:0] icmp_ln32_21_fu_313_p2;
wire   [0:0] icmp_ln32_fu_307_p2;
wire   [0:0] or_ln32_fu_319_p2;
wire   [31:0] grp_fu_175_p4;
wire   [7:0] tmp_56_fu_336_p4;
wire   [22:0] trunc_ln32_8_fu_345_p4;
wire   [0:0] icmp_ln32_23_fu_360_p2;
wire   [0:0] icmp_ln32_22_fu_354_p2;
wire   [0:0] or_ln32_10_fu_366_p2;
wire   [31:0] grp_fu_184_p4;
wire   [7:0] tmp_58_fu_392_p4;
wire   [22:0] trunc_ln27_6_fu_401_p4;
wire   [0:0] icmp_ln27_18_fu_416_p2;
wire   [0:0] icmp_ln27_17_fu_410_p2;
wire   [0:0] or_ln27_4_fu_422_p2;
wire   [31:0] grp_fu_193_p4;
wire   [7:0] tmp_60_fu_439_p4;
wire   [22:0] trunc_ln32_1_fu_448_p4;
wire   [0:0] icmp_ln32_25_fu_463_p2;
wire   [0:0] icmp_ln32_24_fu_457_p2;
wire   [0:0] or_ln32_11_fu_469_p2;
wire   [31:0] grp_fu_202_p4;
wire   [7:0] tmp_62_fu_486_p4;
wire   [22:0] trunc_ln32_3_fu_495_p4;
wire   [0:0] icmp_ln32_27_fu_510_p2;
wire   [0:0] icmp_ln32_26_fu_504_p2;
wire   [0:0] or_ln32_12_fu_516_p2;
wire   [31:0] diff_p_fu_528_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_condition_370;
reg    ap_condition_403;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_p_sum_fu_144_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_p_sum grp_p_sum_fu_144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_fu_144_ap_start),
    .ap_done(grp_p_sum_fu_144_ap_done),
    .ap_idle(grp_p_sum_fu_144_ap_idle),
    .ap_ready(grp_p_sum_fu_144_ap_ready),
    .p_read14(grp_p_sum_fu_144_p_read14),
    .p_read25(grp_p_sum_fu_144_p_read25),
    .diff_p(grp_p_sum_fu_144_diff_p),
    .ap_return_0(grp_p_sum_fu_144_ap_return_0),
    .ap_return_1(grp_p_sum_fu_144_ap_return_1),
    .ap_return_2(grp_p_sum_fu_144_ap_return_2),
    .ap_return_3(grp_p_sum_fu_144_ap_return_3)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_151_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_151_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_130_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_fu_144_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
            grp_p_sum_fu_144_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_fu_144_ap_ready == 1'b1)) begin
            grp_p_sum_fu_144_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        agg_result_01_0_reg_127 <= trunc_ln88_fu_622_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_01_0_reg_127 <= call_ret_reg_766;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_01_0_reg_127 <= call_ret5_reg_786;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        agg_result_01_0_reg_127 <= trunc_ln27_4_reg_707;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        agg_result_01_0_reg_127 <= trunc_ln27_reg_669;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        agg_result_1_0_0_reg_76 <= bitcast_ln88_fu_625_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        agg_result_1_0_0_reg_76 <= bitcast_ln91_fu_610_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_1_0_0_reg_76 <= agg_result_1_0_ret1_reg_771;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_1_0_0_reg_76 <= agg_result_1_0_ret_reg_791;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        agg_result_1_0_0_reg_76 <= bitcast_ln100_fu_586_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        agg_result_1_0_0_reg_76 <= bitcast_ln97_fu_598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        agg_result_1_1_0_reg_93 <= bitcast_ln88_1_fu_629_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        agg_result_1_1_0_reg_93 <= bitcast_ln91_3_fu_614_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_1_1_0_reg_93 <= agg_result_1_1_ret1_reg_776;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_1_1_0_reg_93 <= agg_result_1_1_ret_reg_796;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        agg_result_1_1_0_reg_93 <= bitcast_ln100_1_fu_590_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        agg_result_1_1_0_reg_93 <= bitcast_ln97_3_fu_602_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        agg_result_1_2_0_reg_110 <= bitcast_ln88_2_fu_633_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        agg_result_1_2_0_reg_110 <= bitcast_ln91_4_fu_618_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_1_2_0_reg_110 <= agg_result_1_2_ret1_reg_781;
    end else if (((1'b1 == ap_CS_fsm_state10) & (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        agg_result_1_2_0_reg_110 <= agg_result_1_2_ret_reg_801;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        agg_result_1_2_0_reg_110 <= bitcast_ln100_2_fu_594_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        agg_result_1_2_0_reg_110 <= bitcast_ln97_4_fu_606_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        agg_result_1_0_ret1_reg_771 <= grp_p_sum_fu_144_ap_return_1;
        agg_result_1_1_ret1_reg_776 <= grp_p_sum_fu_144_ap_return_2;
        agg_result_1_2_ret1_reg_781 <= grp_p_sum_fu_144_ap_return_3;
        call_ret_reg_766 <= grp_p_sum_fu_144_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        agg_result_1_0_ret_reg_791 <= grp_p_sum_fu_144_ap_return_1;
        agg_result_1_1_ret_reg_796 <= grp_p_sum_fu_144_ap_return_2;
        agg_result_1_2_ret_reg_801 <= grp_p_sum_fu_144_ap_return_3;
        call_ret5_reg_786 <= grp_p_sum_fu_144_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln27_8_reg_713 == 1'd1))) begin
        and_ln27_5_reg_722 <= and_ln27_5_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln27_reg_685 <= and_ln27_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln32_reg_694) & (1'd1 == and_ln27_reg_685) & (icmp_ln27_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln32_14_reg_703 <= and_ln32_14_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        and_ln32_15_reg_731 <= and_ln32_15_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln32_15_reg_731) & (1'd1 == and_ln27_5_reg_722) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln27_8_reg_713 == 1'd1))) begin
        and_ln32_16_reg_740 <= and_ln32_16_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln32_reg_694 <= and_ln32_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln27_reg_676 == 1'd0) | ((1'd0 == and_ln27_reg_685) | ((1'd0 == and_ln32_14_fu_372_p2) | (1'd0 == and_ln32_reg_694)))))) begin
        icmp_ln27_8_reg_713 <= icmp_ln27_8_fu_381_p2;
        trunc_ln27_4_reg_707 <= trunc_ln27_4_fu_378_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln27_reg_676 <= icmp_ln27_fu_231_p2;
        trunc_ln27_reg_669 <= trunc_ln27_fu_227_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln27_8_reg_713 == 1'd0) | ((1'd0 == and_ln27_5_reg_722) | ((1'd0 == and_ln32_16_fu_522_p2) | (1'd0 == and_ln32_15_reg_731)))))) begin
        icmp_ln96_reg_749 <= icmp_ln96_fu_536_p2;
        trunc_ln93_reg_744 <= trunc_ln93_fu_532_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (icmp_ln96_fu_536_p2 == 1'd0)) | ((1'd0 == and_ln32_16_fu_522_p2) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((icmp_ln96_fu_536_p2 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        icmp_ln99_reg_753 <= icmp_ln99_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0)) | ((1'd0 == and_ln32_16_fu_522_p2) & (tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        sub_ln104_reg_761 <= sub_ln104_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0)) | ((1'd0 == and_ln32_16_fu_522_p2) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
        tmp_3_reg_757 <= diff_p_fu_528_p2[32'd31];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_fu_144_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_fu_144_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((1'b1 == ap_condition_403)) begin
            ap_phi_mux_agg_result_01_0_phi_fu_130_p12 = call_ret_reg_766;
        end else if ((1'b1 == ap_condition_370)) begin
            ap_phi_mux_agg_result_01_0_phi_fu_130_p12 = call_ret5_reg_786;
        end else begin
            ap_phi_mux_agg_result_01_0_phi_fu_130_p12 = agg_result_01_0_reg_127;
        end
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_130_p12 = agg_result_01_0_reg_127;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((1'b1 == ap_condition_403)) begin
            ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12 = agg_result_1_0_ret1_reg_771;
        end else if ((1'b1 == ap_condition_370)) begin
            ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12 = agg_result_1_0_ret_reg_791;
        end else begin
            ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12 = agg_result_1_0_0_reg_76;
        end
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12 = agg_result_1_0_0_reg_76;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((1'b1 == ap_condition_403)) begin
            ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12 = agg_result_1_1_ret1_reg_776;
        end else if ((1'b1 == ap_condition_370)) begin
            ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12 = agg_result_1_1_ret_reg_796;
        end else begin
            ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12 = agg_result_1_1_0_reg_93;
        end
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12 = agg_result_1_1_0_reg_93;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((1'b1 == ap_condition_403)) begin
            ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12 = agg_result_1_2_ret1_reg_781;
        end else if ((1'b1 == ap_condition_370)) begin
            ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12 = agg_result_1_2_ret_reg_801;
        end else begin
            ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12 = agg_result_1_2_0_reg_110;
        end
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12 = agg_result_1_2_0_reg_110;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_130_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_151_p0 = bitcast_ln32_11_fu_481_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_151_p0 = bitcast_ln32_10_fu_434_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_151_p0 = bitcast_ln27_3_fu_387_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_151_p0 = bitcast_ln32_9_fu_331_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_151_p0 = bitcast_ln32_fu_284_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_151_p0 = bitcast_ln27_fu_237_p1;
    end else begin
        grp_fu_151_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_p_sum_fu_144_diff_p = sub_ln104_reg_761;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_sum_fu_144_diff_p = trunc_ln93_reg_744;
    end else begin
        grp_p_sum_fu_144_diff_p = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_p_sum_fu_144_p_read14 = p_read12;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_sum_fu_144_p_read14 = p_read14;
    end else begin
        grp_p_sum_fu_144_p_read14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_p_sum_fu_144_p_read25 = p_read14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_sum_fu_144_p_read25 = p_read12;
    end else begin
        grp_p_sum_fu_144_p_read25 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((1'd0 == and_ln27_fu_278_p2) | (icmp_ln27_reg_676 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln27_reg_676 == 1'd0) | ((1'd0 == and_ln27_reg_685) | ((1'd0 == and_ln32_14_fu_372_p2) | (1'd0 == and_ln32_reg_694)))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((1'd0 == and_ln27_5_fu_428_p2) | (icmp_ln27_8_reg_713 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0)) | ((1'd0 == and_ln32_16_fu_522_p2) & (tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((tmp_3_fu_548_p3 == 1'd1) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (tmp_3_fu_548_p3 == 1'd0) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0)) | ((1'd0 == and_ln32_16_fu_522_p2) & (tmp_3_fu_548_p3 == 1'd0) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (tmp_3_fu_548_p3 == 1'd0) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((tmp_3_fu_548_p3 == 1'd0) & (icmp_ln99_fu_542_p2 == 1'd0) & (icmp_ln96_fu_536_p2 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (icmp_ln99_fu_542_p2 == 1'd1) & (icmp_ln96_fu_536_p2 == 1'd0)) | ((1'd0 == and_ln32_16_fu_522_p2) & (icmp_ln99_fu_542_p2 == 1'd1) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln99_fu_542_p2 == 1'd1) & (icmp_ln96_fu_536_p2 == 1'd0))) | ((icmp_ln99_fu_542_p2 == 1'd1) & (icmp_ln96_fu_536_p2 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state7) & (((((1'd0 == and_ln32_15_reg_731) & (icmp_ln96_fu_536_p2 == 1'd1)) | ((1'd0 == and_ln32_16_fu_522_p2) & (icmp_ln96_fu_536_p2 == 1'd1))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln96_fu_536_p2 == 1'd1))) | ((icmp_ln96_fu_536_p2 == 1'd1) & (icmp_ln27_8_reg_713 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_p_sum_fu_144_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_p_sum_fu_144_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln27_5_fu_428_p2 = (or_ln27_4_fu_422_p2 & grp_fu_151_p2);

assign and_ln27_fu_278_p2 = (or_ln27_fu_272_p2 & grp_fu_151_p2);

assign and_ln32_14_fu_372_p2 = (or_ln32_10_fu_366_p2 & grp_fu_151_p2);

assign and_ln32_15_fu_475_p2 = (or_ln32_11_fu_469_p2 & grp_fu_151_p2);

assign and_ln32_16_fu_522_p2 = (or_ln32_12_fu_516_p2 & grp_fu_151_p2);

assign and_ln32_fu_325_p2 = (or_ln32_fu_319_p2 & grp_fu_151_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_370 = (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd1) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0)));
end

always @ (*) begin
    ap_condition_403 = (((((((((((((((((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0)) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_14_reg_703) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_reg_694) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_16_reg_740) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln32_15_reg_731) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (1'd0 == and_ln27_5_reg_722) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_reg_685) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0))) | ((1'd0 == and_ln32_16_reg_740) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln32_15_reg_731) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((1'd0 == and_ln27_5_reg_722) & (icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0))) | ((icmp_ln27_reg_676 == 1'd0) & (tmp_3_reg_757 == 1'd0) & (icmp_ln99_reg_753 == 1'd0) & (icmp_ln96_reg_749 == 1'd0) & (icmp_ln27_8_reg_713 == 1'd0)));
end

assign bitcast_ln100_1_fu_590_p1 = grp_fu_193_p4;

assign bitcast_ln100_2_fu_594_p1 = grp_fu_202_p4;

assign bitcast_ln100_fu_586_p1 = grp_fu_184_p4;

assign bitcast_ln27_3_fu_387_p1 = grp_fu_184_p4;

assign bitcast_ln27_fu_237_p1 = grp_fu_156_p4;

assign bitcast_ln32_10_fu_434_p1 = grp_fu_193_p4;

assign bitcast_ln32_11_fu_481_p1 = grp_fu_202_p4;

assign bitcast_ln32_9_fu_331_p1 = grp_fu_175_p4;

assign bitcast_ln32_fu_284_p1 = grp_fu_166_p4;

assign bitcast_ln88_1_fu_629_p1 = grp_fu_193_p4;

assign bitcast_ln88_2_fu_633_p1 = grp_fu_202_p4;

assign bitcast_ln88_fu_625_p1 = grp_fu_184_p4;

assign bitcast_ln91_3_fu_614_p1 = grp_fu_166_p4;

assign bitcast_ln91_4_fu_618_p1 = grp_fu_175_p4;

assign bitcast_ln91_fu_610_p1 = grp_fu_156_p4;

assign bitcast_ln97_3_fu_602_p1 = grp_fu_166_p4;

assign bitcast_ln97_4_fu_606_p1 = grp_fu_175_p4;

assign bitcast_ln97_fu_598_p1 = grp_fu_156_p4;

assign diff_p_fu_528_p2 = (trunc_ln27_reg_669 - trunc_ln27_4_reg_707);

assign grp_fu_156_p4 = {{p_read14[63:32]}};

assign grp_fu_166_p4 = {{p_read14[95:64]}};

assign grp_fu_175_p4 = {{p_read14[127:96]}};

assign grp_fu_184_p4 = {{p_read12[63:32]}};

assign grp_fu_193_p4 = {{p_read12[95:64]}};

assign grp_fu_202_p4 = {{p_read12[127:96]}};

assign grp_p_sum_fu_144_ap_start = grp_p_sum_fu_144_ap_start_reg;

assign icmp_ln27_15_fu_260_p2 = ((tmp_fu_242_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln27_16_fu_266_p2 = ((trunc_ln27_3_fu_251_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_17_fu_410_p2 = ((tmp_58_fu_392_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln27_18_fu_416_p2 = ((trunc_ln27_6_fu_401_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_8_fu_381_p2 = ((trunc_ln27_4_fu_378_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_231_p2 = ((trunc_ln27_fu_227_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_21_fu_313_p2 = ((trunc_ln32_s_fu_298_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_22_fu_354_p2 = ((tmp_56_fu_336_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_23_fu_360_p2 = ((trunc_ln32_8_fu_345_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_24_fu_457_p2 = ((tmp_60_fu_439_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_25_fu_463_p2 = ((trunc_ln32_1_fu_448_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_26_fu_504_p2 = ((tmp_62_fu_486_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_27_fu_510_p2 = ((trunc_ln32_3_fu_495_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_307_p2 = ((tmp_54_fu_289_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_536_p2 = (($signed(diff_p_fu_528_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_542_p2 = (($signed(diff_p_fu_528_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign or_ln27_4_fu_422_p2 = (icmp_ln27_18_fu_416_p2 | icmp_ln27_17_fu_410_p2);

assign or_ln27_fu_272_p2 = (icmp_ln27_16_fu_266_p2 | icmp_ln27_15_fu_260_p2);

assign or_ln32_10_fu_366_p2 = (icmp_ln32_23_fu_360_p2 | icmp_ln32_22_fu_354_p2);

assign or_ln32_11_fu_469_p2 = (icmp_ln32_25_fu_463_p2 | icmp_ln32_24_fu_457_p2);

assign or_ln32_12_fu_516_p2 = (icmp_ln32_27_fu_510_p2 | icmp_ln32_26_fu_504_p2);

assign or_ln32_fu_319_p2 = (icmp_ln32_fu_307_p2 | icmp_ln32_21_fu_313_p2);

assign sub_ln104_fu_556_p2 = (2'd0 - trunc_ln93_fu_532_p1);

assign tmp_3_fu_548_p3 = diff_p_fu_528_p2[32'd31];

assign tmp_54_fu_289_p4 = {{p_read14[94:87]}};

assign tmp_56_fu_336_p4 = {{p_read14[126:119]}};

assign tmp_58_fu_392_p4 = {{p_read12[62:55]}};

assign tmp_60_fu_439_p4 = {{p_read12[94:87]}};

assign tmp_62_fu_486_p4 = {{p_read12[126:119]}};

assign tmp_fu_242_p4 = {{p_read14[62:55]}};

assign trunc_ln27_3_fu_251_p4 = {{p_read14[54:32]}};

assign trunc_ln27_4_fu_378_p1 = p_read12[31:0];

assign trunc_ln27_6_fu_401_p4 = {{p_read12[54:32]}};

assign trunc_ln27_fu_227_p1 = p_read14[31:0];

assign trunc_ln32_1_fu_448_p4 = {{p_read12[86:64]}};

assign trunc_ln32_3_fu_495_p4 = {{p_read12[118:96]}};

assign trunc_ln32_8_fu_345_p4 = {{p_read14[118:96]}};

assign trunc_ln32_s_fu_298_p4 = {{p_read14[86:64]}};

assign trunc_ln88_fu_622_p1 = p_read12[31:0];

assign trunc_ln93_fu_532_p1 = diff_p_fu_528_p2[1:0];

endmodule //ban_interface_operator_1
