

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Wed Dec 20 21:42:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  1.360 us|  1.360 us|  136|  136|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |      134|      134|         9|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_difference_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_1_reload"   --->   Operation 13 'read' 'output_difference_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_difference_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_1_reload"   --->   Operation 14 'read' 'output_difference_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_difference_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_1_reload"   --->   Operation 15 'read' 'output_difference_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_90_2.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i"   --->   Operation 18 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i7 %i_7, i7 64" [backprop.c:89]   --->   Operation 20 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.27ns)   --->   "%add_ln89 = add i7 %i_7, i7 1" [backprop.c:89]   --->   Operation 22 'add' 'add_ln89' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %VITIS_LOOP_90_2.i.split, void %VITIS_LOOP_103_2.i.preheader.exitStub" [backprop.c:89]   --->   Operation 23 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_22_cast32 = zext i7 %i_7"   --->   Operation 24 'zext' 'i_22_cast32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %i_22_cast32"   --->   Operation 25 'getelementptr' 'activations2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.26ns)   --->   "%activations2_load = load i6 %activations2_addr"   --->   Operation 26 'load' 'activations2_load' <Predicate = (!icmp_ln89)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln89 = store i7 %add_ln89, i7 %i" [backprop.c:89]   --->   Operation 27 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 28 [1/2] (2.26ns)   --->   "%activations2_load = load i6 %activations2_addr"   --->   Operation 28 'load' 'activations2_load' <Predicate = (!icmp_ln89)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 29 [5/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 29 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [5/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 30 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 31 [4/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 31 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [4/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 32 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [5/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 33 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 34 [3/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 34 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [3/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 35 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [4/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 36 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 37 [2/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 37 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [2/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 38 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [3/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 39 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 40 [1/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 40 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 41 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [2/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 42 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%i_22_cast = zext i7 %i_7"   --->   Operation 43 'zext' 'i_22_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_37 = trunc i7 %i_7"   --->   Operation 44 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_37, i2 0"   --->   Operation 45 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.35ns)   --->   "%empty_38 = sub i8 %p_shl, i8 %i_22_cast"   --->   Operation 46 'sub' 'empty_38' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_38"   --->   Operation 47 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %p_cast" [backprop.c:91]   --->   Operation 48 'getelementptr' 'delta_weights3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (2.26ns)   --->   "%store_ln91 = store i64 %mul_i3, i8 %delta_weights3_addr" [backprop.c:91]   --->   Operation 49 'store' 'store_ln91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_8 : Operation 50 [1/1] (1.35ns)   --->   "%add_ln91 = add i8 %empty_38, i8 1" [backprop.c:91]   --->   Operation 50 'add' 'add_ln91' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %add_ln91" [backprop.c:91]   --->   Operation 51 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%delta_weights3_addr_1 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91" [backprop.c:91]   --->   Operation 52 'getelementptr' 'delta_weights3_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (2.26ns)   --->   "%store_ln91 = store i64 %mul_i3_1, i8 %delta_weights3_addr_1" [backprop.c:91]   --->   Operation 53 'store' 'store_ln91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_8 : Operation 54 [1/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 54 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [backprop.c:88]   --->   Operation 55 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (1.35ns)   --->   "%add_ln91_1 = add i8 %empty_38, i8 2" [backprop.c:91]   --->   Operation 56 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i8 %add_ln91_1" [backprop.c:91]   --->   Operation 57 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%delta_weights3_addr_2 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91_1" [backprop.c:91]   --->   Operation 58 'getelementptr' 'delta_weights3_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (2.26ns)   --->   "%store_ln91 = store i64 %mul_i3_2, i8 %delta_weights3_addr_2" [backprop.c:91]   --->   Operation 59 'store' 'store_ln91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln89 = br void %VITIS_LOOP_90_2.i" [backprop.c:89]   --->   Operation 60 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i') on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('activations2_addr') [23]  (0 ns)
	'load' operation ('activations2_load') on array 'activations2' [28]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('activations2_load') on array 'activations2' [28]  (2.27 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', backprop.c:91) [29]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', backprop.c:91) [29]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', backprop.c:91) [29]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', backprop.c:91) [29]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', backprop.c:91) [29]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i3_2', backprop.c:91) [37]  (7.15 ns)

 <State 9>: 3.62ns
The critical path consists of the following:
	'add' operation ('add_ln91_1', backprop.c:91) [38]  (1.36 ns)
	'getelementptr' operation ('delta_weights3_addr_2', backprop.c:91) [40]  (0 ns)
	'store' operation ('store_ln91', backprop.c:91) of variable 'mul_i3_2', backprop.c:91 on array 'delta_weights3' [41]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
