// Seed: 4277939302
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  wire id_4;
  ;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  wire id_5 = id_4;
endmodule
module module_2 (
    input tri id_0,
    output wand id_1,
    inout supply1 id_2
    , id_16,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10
    , id_17,
    output tri1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input supply1 id_14
);
  logic [7:0] id_18;
  ;
  assign id_18[-1] = -1'b0 < 1;
  xor primCall (id_2, id_9, id_16, id_12, id_10, id_14, id_0, id_4, id_18, id_5, id_7, id_6);
  module_0 modCall_1 (
      id_16,
      id_17
  );
endmodule
