# VLSI-Projects
Hi i am sharing the verilog codes i have learnt and i am also sharing the basic testbench to verify these rtl codes
I have used modelsim for simulation
For Netlist generation i have used Intel Quartus prime
