<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> SJA1000 SMP issue with command register
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-May/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20SJA1000%20SMP%20issue%20with%20command%20register&In-Reply-To=%3C201005071229.37507.matthias.fuchs%40esd.eu%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004319.html">
   <LINK REL="Next"  HREF="004321.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>SJA1000 SMP issue with command register</H1>
    <B>Matthias Fuchs</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20SJA1000%20SMP%20issue%20with%20command%20register&In-Reply-To=%3C201005071229.37507.matthias.fuchs%40esd.eu%3E"
       TITLE="SJA1000 SMP issue with command register">matthias.fuchs at esd.eu
       </A><BR>
    <I>Fri May  7 12:29:37 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004319.html">Your message to Socketcan-core awaits moderator approval
</A></li>
        <LI>Next message: <A HREF="004321.html">SJA1000 SMP issue with command register
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4320">[ date ]</a>
              <a href="thread.html#4320">[ thread ]</a>
              <a href="subject.html#4320">[ subject ]</a>
              <a href="author.html#4320">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi Oliver,

we have many many SJA1000 based boards and I never heard of a general problem
with back to back writes to the command register. Actually I won't invent
when patching the PEAK driver that way but please don't do so with the other SJA1000
boards :-)

Also I did not see the situation where back-to-back writes to the command register
happen.

Matthias

On Wednesday 28 April 2010 20:10, Oliver Hartkopp wrote:
&gt;<i> Hello Wolfgang,
</I>&gt;<i> 
</I>&gt;<i> today i got the information from a colleague from IAV regarding the peak_pci
</I>&gt;<i> driver that the sending traffic stopped reproducible on a SMP system with a
</I>&gt;<i> 2.6.31 ...
</I>&gt;<i> 
</I>&gt;<i> As the PEAK driver did not produce this problem, he suggested to check the
</I>&gt;<i> changes between PEAK driver v6.11 and v6.13 having the Changelog:
</I>&gt;<i> 
</I>&gt;<i> &quot;By preventing accidental back-to-back writes to the command register of the
</I>&gt;<i> SJA1000 chip in conjunction with multicore processors write stalls were
</I>&gt;<i> successfully removed&quot;
</I>&gt;<i> 
</I>&gt;<i> See: <A HREF="http://www.peak-system.com/fileadmin/media/linux/index.htm">http://www.peak-system.com/fileadmin/media/linux/index.htm</A>
</I>&gt;<i> 
</I>&gt;<i> The change in the v6.13 PEAK driver only cares about the command register and
</I>&gt;<i> so i cooked the patch below that really fixed the issue in the setup of the
</I>&gt;<i> colleague.
</I>&gt;<i> 
</I>&gt;<i> In a 'real' patch it would probably make more sense to introduce a
</I>&gt;<i> 
</I>&gt;<i>      write_reg_guarded() or write_cmd_reg()
</I>&gt;<i> 
</I>&gt;<i> instead of checking for the command register value each time ...
</I>&gt;<i> 
</I>&gt;<i> Do you already know about this SJA1000 problem? Any thoughts about the patch?
</I>&gt;<i> 
</I>&gt;<i> Regards,
</I>&gt;<i> Oliver
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> Index: drivers/net/can/sja1000/peak_pci.c
</I>&gt;<i> ===================================================================
</I>&gt;<i> --- drivers/net/can/sja1000/peak_pci.c	(Revision 1174)
</I>&gt;<i> +++ drivers/net/can/sja1000/peak_pci.c	(Arbeitskopie)
</I>&gt;<i> @@ -91,10 +91,20 @@
</I>&gt;<i>  	return readb(priv-&gt;reg_base + (port &lt;&lt; 2));
</I>&gt;<i>  }
</I>&gt;<i> 
</I>&gt;<i> -static void peak_pci_write_reg(const struct sja1000_priv *priv,
</I>&gt;<i> +static void peak_pci_write_reg(struct sja1000_priv *priv,
</I>&gt;<i>  			       int port, u8 val)
</I>&gt;<i>  {
</I>&gt;<i> -	writeb(val, priv-&gt;reg_base + (port &lt;&lt; 2));
</I>&gt;<i> +	if (port != REG_CMR)
</I>&gt;<i> +		writeb(val, priv-&gt;reg_base + (port &lt;&lt; 2));
</I>&gt;<i> +	else {
</I>&gt;<i> +		/* The command register needs some locking in SMP */
</I>&gt;<i> +		unsigned long flags;
</I>&gt;<i> +
</I>&gt;<i> +		spin_lock_irqsave(&amp;priv-&gt;wr_reg_lock, flags);
</I>&gt;<i> +		writeb(val, priv-&gt;reg_base + (REG_CMR &lt;&lt; 2));
</I>&gt;<i> +		readb(priv-&gt;reg_base + (REG_SR &lt;&lt; 2));
</I>&gt;<i> +		spin_unlock_irqrestore(&amp;priv-&gt;wr_reg_lock, flags);
</I>&gt;<i> +	}
</I>&gt;<i>  }
</I>&gt;<i> 
</I>&gt;<i>  static void peak_pci_post_irq(const struct sja1000_priv *priv)
</I>&gt;<i> Index: drivers/net/can/sja1000/sja1000.h
</I>&gt;<i> ===================================================================
</I>&gt;<i> --- drivers/net/can/sja1000/sja1000.h	(Revision 1174)
</I>&gt;<i> +++ drivers/net/can/sja1000/sja1000.h	(Arbeitskopie)
</I>&gt;<i> @@ -158,7 +158,7 @@
</I>&gt;<i> 
</I>&gt;<i>  	/* the lower-layer is responsible for appropriate locking */
</I>&gt;<i>  	u8 (*read_reg) (const struct sja1000_priv *priv, int reg);
</I>&gt;<i> -	void (*write_reg) (const struct sja1000_priv *priv, int reg, u8 val);
</I>&gt;<i> +	void (*write_reg) (struct sja1000_priv *priv, int reg, u8 val);
</I>&gt;<i>  	void (*pre_irq) (const struct sja1000_priv *priv);
</I>&gt;<i>  	void (*post_irq) (const struct sja1000_priv *priv);
</I>&gt;<i> 
</I>&gt;<i> @@ -168,6 +168,7 @@
</I>&gt;<i>  	void __iomem *reg_base;	 /* ioremap'ed address to registers */
</I>&gt;<i>  	unsigned long irq_flags; /* for request_irq() */
</I>&gt;<i> 
</I>&gt;<i> +	spinlock_t wr_reg_lock; /* lock for concurrent register writes */
</I>&gt;<i>  	u16 flags;		/* custom mode flags */
</I>&gt;<i>  	u8 ocr;			/* output control register */
</I>&gt;<i>  	u8 cdr;			/* clock divider register */
</I>&gt;<i> 
</I>&gt;<i> _______________________________________________
</I>&gt;<i> Socketcan-core mailing list
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">Socketcan-core at lists.berlios.de</A>
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">https://lists.berlios.de/mailman/listinfo/socketcan-core</A>
</I>&gt;<i> 
</I>&gt;<i> 
</I>
-- 
-------------------------------------------------------------------------
Dipl.-Ing. Matthias Fuchs
Head of System Design

esd electronic system design gmbh
Vahrenwalder Str. 207 - 30165 Hannover - GERMANY
Phone: +49-511-37298-0 - Fax: +49-511-37298-68
Please visit our homepage <A HREF="http://www.esd.eu">http://www.esd.eu</A>
Quality Products - Made in Germany
-------------------------------------------------------------------------
Gesch&#228;ftsf&#252;hrer: Klaus Detering, Dr. Werner Schulze
Amtsgericht Hannover HRB 51373 - VAT-ID DE 115672832
-------------------------------------------------------------------------

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004319.html">Your message to Socketcan-core awaits moderator approval
</A></li>
	<LI>Next message: <A HREF="004321.html">SJA1000 SMP issue with command register
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4320">[ date ]</a>
              <a href="thread.html#4320">[ thread ]</a>
              <a href="subject.html#4320">[ subject ]</a>
              <a href="author.html#4320">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
