

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Tue Jan 21 09:50:09 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        filterSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  52665|  52665|  52665|  52665|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  52664|  52664|       232|          -|          -|   227|    no    |
        | + loop_width  |    229|    229|         4|          1|          1|   227|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      4|       -|       -|
|Expression       |        -|      -|       0|     456|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      78|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      28|
|Register         |        0|      -|     402|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      4|     402|     626|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |image_filter_mux_hbi_U31  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U32  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U33  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U34  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U35  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U36  |image_filter_mux_hbi  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |image_filter_ama_jbC_U38  |image_filter_ama_jbC  | i0 + i1 * (i2 + i3) |
    |image_filter_mac_kbM_U39  |image_filter_mac_kbM  |     i0 * i1 + i2    |
    |image_filter_mac_lbW_U40  |image_filter_mac_lbW  |     i0 * i1 + i2    |
    |image_filter_mul_ibs_U37  |image_filter_mul_ibs  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|   225|    8|     1|         1800|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|   225|    8|     1|         1800|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|   225|    8|     1|         1800|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|   675|   24|     3|         5400|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_620_p2                |     +    |      0|  0|   9|           2|           9|
    |i_V_fu_306_p2                      |     +    |      0|  0|   8|           8|           1|
    |j_V_fu_598_p2                      |     +    |      0|  0|   8|           8|           1|
    |p_Val2_2_fu_1215_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1187_p2                |     +    |      0|  0|  27|          27|          27|
    |p_assign_14_1_fu_438_p2            |     +    |      0|  0|   9|           3|           9|
    |p_assign_14_2_fu_464_p2            |     +    |      0|  0|   9|           3|           9|
    |sum_V_2_fu_1106_p2                 |     +    |      0|  0|   8|          26|          26|
    |tmp2_fu_1087_p2                    |     +    |      0|  0|   8|          26|          26|
    |tmp3_fu_1096_p2                    |     +    |      0|  0|  25|          25|          25|
    |tmp_16_fu_550_p2                   |     +    |      0|  0|   3|           1|           2|
    |tmp_5_fu_362_p2                    |     +    |      0|  0|   9|           2|           9|
    |tmp_72_cast_fu_368_p2              |     +    |      0|  0|   3|           2|           2|
    |col_assign_6_t_fu_779_p2           |     -    |      0|  0|   3|           1|           2|
    |p_assign_1_fu_432_p2               |     -    |      0|  0|   3|           1|           2|
    |p_assign_3_fu_664_p2               |     -    |      0|  0|   9|           1|           9|
    |p_assign_4_fu_692_p2               |     -    |      0|  0|  10|           9|          10|
    |p_assign_s_fu_408_p2               |     -    |      0|  0|   9|           1|           9|
    |r_V_52_0_1_fu_989_p2               |     -    |      0|  0|  20|          20|          20|
    |r_V_52_1_2_fu_1069_p2              |     -    |      0|  0|  20|          20|          20|
    |r_V_52_1_fu_1033_p2                |     -    |      0|  0|  20|          20|          20|
    |r_V_52_2_1_fu_1136_p2              |     -    |      0|  0|  20|          20|          20|
    |row_assign_13_0_t_fu_506_p2        |     -    |      0|  0|   3|           1|           2|
    |row_assign_13_1_t_fu_544_p2        |     -    |      0|  0|   3|           1|           2|
    |row_assign_13_2_t_fu_582_p2        |     -    |      0|  0|   3|           1|           2|
    |tmp_27_fu_518_p2                   |     -    |      0|  0|   4|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter3   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_992                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op147_read_state4     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op148_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op150_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op156_store_state4    |    and   |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_1265_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i496_i_fu_394_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_756_p2                |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_650_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_722_p2                 |    and   |      0|  0|   1|           1|           1|
    |Range1_all_zeros_fu_1231_p2        |   icmp   |      0|  0|   2|           5|           1|
    |exitcond460_i_fu_592_p2            |   icmp   |      0|  0|   4|           8|           6|
    |exitcond461_i_fu_300_p2            |   icmp   |      0|  0|   4|           8|           6|
    |icmp1_fu_614_p2                    |   icmp   |      0|  0|   3|           7|           1|
    |icmp_fu_334_p2                     |   icmp   |      0|  0|   3|           7|           1|
    |tmp_22_fu_644_p2                   |   icmp   |      0|  0|   5|           9|           8|
    |tmp_23_fu_686_p2                   |   icmp   |      0|  0|   5|           9|           8|
    |tmp_2_fu_340_p2                    |   icmp   |      0|  0|   4|           8|           1|
    |tmp_3_fu_352_p2                    |   icmp   |      0|  0|   4|           8|           6|
    |tmp_468_1_fu_346_p2                |   icmp   |      0|  0|   4|           8|           1|
    |tmp_7_fu_388_p2                    |   icmp   |      0|  0|   5|           9|           8|
    |tmp_9_fu_426_p2                    |   icmp   |      0|  0|   5|           9|           8|
    |tmp_s_fu_312_p2                    |   icmp   |      0|  0|   4|           8|           6|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_744_p2                  |    or    |      0|  0|   1|           1|           1|
    |not_carry_1_fu_1259_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_716_p2                 |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_796_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_815_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_834_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_5_fu_698_p3               |  select  |      0|  0|  10|           1|          10|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i497_i_fu_414_p3              |  select  |      0|  0|   9|           1|           9|
    |p_p2_i497_i_p_assign_s_fu_490_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_670_p3                 |  select  |      0|  0|   9|           1|           9|
    |src_kernel_win_0_va_6_fu_888_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_906_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_924_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_13_fu_536_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_17_fu_566_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_18_fu_574_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_4_fu_528_p3                    |  select  |      0|  0|   2|           1|           2|
    |x_fu_728_p3                        |  select  |      0|  0|  11|           1|          11|
    |y_fu_498_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_638_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1245_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_382_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_1_fu_512_p2                    |    xor   |      0|  0|   3|           2|           3|
    |tmp_26_not_fu_710_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_38_fu_556_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_424_0_not_fu_318_p2            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 456|         389|         478|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_enable_reg_pp0_iter2    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_2_reg_285              |   3|          2|    8|         16|
    |t_V_reg_274                |   3|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  28|         23|   37|         93|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |brmerge_reg_1461                 |   1|   0|    1|          0|
    |exitcond460_i_reg_1443           |   1|   0|    1|          0|
    |i_V_reg_1394                     |   8|   0|    8|          0|
    |icmp_reg_1408                    |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1468      |   8|   0|    8|          0|
    |k_buf_0_val_4_addr_reg_1474      |   8|   0|    8|          0|
    |k_buf_0_val_5_addr_reg_1480      |   8|   0|    8|          0|
    |or_cond_i_i_reg_1452             |   1|   0|    1|          0|
    |or_cond_i_reg_1486               |   1|   0|    1|          0|
    |r_V_52_1_1_reg_1508              |  21|   0|   21|          0|
    |right_border_buf_0_1_fu_176      |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_180      |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_184      |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_188      |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_192      |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_172      |   8|   0|    8|          0|
    |row_assign_13_0_t_reg_1428       |   2|   0|    2|          0|
    |row_assign_13_1_t_reg_1433       |   2|   0|    2|          0|
    |row_assign_13_2_t_reg_1438       |   2|   0|    2|          0|
    |src_kernel_win_0_va_16_reg_1513  |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_152     |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_156     |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_160     |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_164     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_168     |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1490   |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1496   |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1502   |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_148       |   8|   0|    8|          0|
    |sum_V_2_reg_1518                 |  26|   0|   26|          0|
    |t_V_2_reg_285                    |   8|   0|    8|          0|
    |t_V_reg_274                      |   8|   0|    8|          0|
    |tmp5_reg_1523                    |  25|   0|   25|          0|
    |tmp_2_reg_1413                   |   1|   0|    1|          0|
    |tmp_3_reg_1421                   |   1|   0|    1|          0|
    |tmp_424_0_not_reg_1403           |   1|   0|    1|          0|
    |tmp_43_reg_1456                  |   2|   0|    2|          0|
    |tmp_468_1_reg_1417               |   1|   0|    1|          0|
    |tmp_s_reg_1399                   |   1|   0|    1|          0|
    |exitcond460_i_reg_1443           |  64|  32|    1|          0|
    |or_cond_i_reg_1486               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 402|  64|  276|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

