void F_1 ( int V_1 )\r\n{\r\nif ( V_1 ) {\r\nV_2 |= V_1 ;\r\nV_2 |= V_3 ;\r\nV_2 &= ~ V_4 ;\r\nF_2 ( V_2 ) ;\r\nF_3 ( 2000 ) ;\r\nV_2 &= ~ V_3 ;\r\nF_2 ( V_2 ) ;\r\nF_3 ( 2000 ) ;\r\n} else {\r\nV_2 |= V_3 ;\r\nF_2 ( V_2 ) ;\r\nF_3 ( 1000 ) ;\r\nV_2 &= ~ 0xf ;\r\nF_2 ( V_2 ) ;\r\n}\r\nF_4 ( L_1 , V_5 , V_1 ? L_2 : L_3 ,\r\nV_2 ) ;\r\n}\r\nstatic void F_5 ( int V_6 )\r\n{\r\nif ( V_6 )\r\nV_2 |= V_7 ;\r\nelse\r\nV_2 &= ~ V_7 ;\r\nF_4 ( L_1 , V_5 , V_6 ? L_2 : L_3 ,\r\nV_2 ) ;\r\nF_2 ( V_2 ) ;\r\n}\r\nstatic int F_6 ( struct V_8 * V_9 , T_1 V_10 ,\r\nvoid * V_11 )\r\n{\r\nint V_12 ;\r\nV_12 = F_7 ( V_13 , V_10 ,\r\nV_14 , L_4 , V_11 ) ;\r\nif ( V_12 ) {\r\nF_8 ( V_15 L_5\r\nL_6 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( struct V_8 * V_9 , void * V_11 )\r\n{\r\nF_10 ( V_13 , V_11 ) ;\r\n}\r\nstatic int F_11 ( struct V_8 * V_9 )\r\n{\r\nV_16 &= ~ V_17 ;\r\nF_12 ( V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_8 * V_9 )\r\n{\r\nV_16 |= V_17 ;\r\nF_12 ( V_16 ) ;\r\n}\r\nstatic void F_14 ( struct V_8 * V_9 , int V_18 )\r\n{\r\nunsigned long V_19 ;\r\nF_15 ( V_19 ) ;\r\nif ( V_18 & V_20 )\r\nV_16 &= ~ V_21 ;\r\nelse if ( V_18 & V_22 )\r\nV_16 |= V_21 ;\r\nif ( V_18 & V_23 )\r\nV_16 |= V_17 ;\r\nelse\r\nV_16 &= ~ V_17 ;\r\nF_12 ( V_16 ) ;\r\nF_16 ( V_19 ) ;\r\nF_17 ( V_9 , V_18 ) ;\r\n}\r\nstatic void T_2 F_18 ( void )\r\n{\r\nF_19 ( F_20 ( V_24 ) ) ;\r\nif ( F_21 () ) {\r\nF_19 ( F_20 ( V_25 ) ) ;\r\nF_22 ( V_26 ,\r\nF_23 ( V_26 ) ) ;\r\n} else {\r\nF_22 ( V_27 ,\r\nF_23 ( V_27 ) ) ;\r\n}\r\nF_24 ( NULL ) ;\r\nF_25 ( NULL ) ;\r\nF_26 ( NULL ) ;\r\nif ( 0 )\r\nF_27 ( NULL , & V_28 ) ;\r\nelse\r\nF_27 ( NULL , & V_29 ) ;\r\nF_28 ( & V_30 ) ;\r\n#ifndef F_29\r\nF_30 ( & V_31 ) ;\r\n#endif\r\nF_31 ( & V_32 ) ;\r\nF_32 ( NULL ) ;\r\nF_33 ( NULL ) ;\r\nF_34 ( 0 , V_33 ,\r\nF_23 ( V_33 ) ) ;\r\nV_2 = 0x00A0 ;\r\nF_2 ( V_2 ) ;\r\nF_5 ( 1 ) ;\r\nF_35 () ;\r\n}\r\nstatic void T_2 F_36 ( void )\r\n{\r\nF_37 () ;\r\nF_38 ( V_34 , F_23 ( V_34 ) ) ;\r\nif ( ( F_39 ( V_35 ) & 0x8 ) && ( F_39 ( V_36 ) & 0x1 ) ) {\r\nV_37 = V_38 ;\r\nV_39 [ 0 ] . V_40 = 2 ;\r\n} else {\r\nV_37 = V_41 ;\r\nV_39 [ 0 ] . V_40 = 4 ;\r\n}\r\n}
