#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001740302d6d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001740302d860 .scope module, "wb_en" "wb_en" 3 22;
 .timescale 0 0;
v000001740302bec0_0 .net "ABCD", 3 0, v000001740302bd80_0;  1 drivers
v0000017402f59840_0 .net "YZ", 1 0, L_0000017402f59a20;  1 drivers
S_0000017402f15cd0 .scope module, "enc_1hot" "encoder_1hot_4to2" 3 26, 3 1 0, S_000001740302d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "YZ";
    .port_info 1 /INPUT 4 "ABCD";
L_0000017402f160e0 .functor OR 1, L_0000017402f598e0, L_0000017402f59980, C4<0>, C4<0>;
L_000001740302bf60 .functor OR 1, L_0000017402f5a8d0, L_0000017402f5a3d0, C4<0>, C4<0>;
v000001740302d9f0_0 .net "ABCD", 3 0, v000001740302bd80_0;  alias, 1 drivers
v000001740302da90_0 .net "YZ", 1 0, L_0000017402f59a20;  alias, 1 drivers
v0000017402f15e60_0 .net *"_ivl_12", 0 0, L_0000017402f5a8d0;  1 drivers
v0000017402f15f00_0 .net *"_ivl_14", 0 0, L_0000017402f5a3d0;  1 drivers
v0000017402f15fa0_0 .net *"_ivl_15", 0 0, L_000001740302bf60;  1 drivers
v0000017402f16040_0 .net *"_ivl_3", 0 0, L_0000017402f598e0;  1 drivers
v000001740302bab0_0 .net *"_ivl_5", 0 0, L_0000017402f59980;  1 drivers
v000001740302bb50_0 .net *"_ivl_6", 0 0, L_0000017402f160e0;  1 drivers
L_0000017402f598e0 .part v000001740302bd80_0, 3, 1;
L_0000017402f59980 .part v000001740302bd80_0, 2, 1;
L_0000017402f59a20 .concat8 [ 1 1 0 0], L_000001740302bf60, L_0000017402f160e0;
L_0000017402f5a8d0 .part v000001740302bd80_0, 3, 1;
L_0000017402f5a3d0 .part v000001740302bd80_0, 1, 1;
S_000001740302bbf0 .scope module, "tb" "tb_encoder" 3 27, 3 9 0, S_000001740302d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ABCD";
    .port_info 1 /INPUT 2 "YZ";
v000001740302bd80_0 .var "ABCD", 3 0;
v000001740302be20_0 .net "YZ", 1 0, L_0000017402f59a20;  alias, 1 drivers
    .scope S_000001740302bbf0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001740302bd80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001740302bd80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001740302bd80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001740302bd80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001740302bd80_0, 0, 4;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "Verilog\encoder.v";
