# Change: UARTé€šä¿¡å¥å£®æ€§ä¸Žå¯ç»´æŠ¤æ€§ä¼˜åŒ–

**çŠ¶æ€**: ðŸ“‹ å¾…è¯„å®¡

## Why

å½“å‰ä¸²å£é‡æž„å·²å®Œæˆæ ¸å¿ƒåŠŸèƒ½(DMA+åŒç¼“å†²ã€ç»Ÿä¸€ModBusåè®®å±‚)ï¼Œä½†åœ¨ç”Ÿäº§çŽ¯å¢ƒé•¿æœŸè¿è¡Œä¸­ä»å­˜åœ¨ä»¥ä¸‹é£Žé™©ï¼š

1. **æ— é”™è¯¯æ¢å¤æœºåˆ¶**: DMAä¼ è¾“é”™è¯¯ã€æ€»çº¿æº¢å‡ºæ—¶æ— è‡ªåŠ¨æ¢å¤
2. **ç¼ºä¹è¯Šæ–­æ‰‹æ®µ**: çŽ°åœºæ•…éšœéš¾ä»¥å®šä½ï¼Œæ— é€šä¿¡ç»Ÿè®¡
3. **çœ‹é—¨ç‹—è¦†ç›–ä¸å®Œæ•´**: DMAä¸­æ–­å¡æ­»æ—¶ä¸»å¾ªçŽ¯ä»è¿è¡Œ
4. **ä¸Šç”µé€šä¿¡æ•…éšœ**: 10ç§’ä¸Šç”µå»¶è¿ŸæœŸé—´å±å¹•æ˜¾ç¤ºé€šä¿¡æ•…éšœ
5. **å†…å­˜ä½¿ç”¨æœªä¼˜åŒ–**: 4ä¸ªUARTå„512å­—èŠ‚åŒç¼“å†²ï¼Œå ç”¨4KB RAM
6. **Flashç£¨æŸé£Žé™©**: å‚æ•°é¢‘ç¹å†™å…¥å¯èƒ½å¯¼è‡´Flashå¯¿å‘½è€—å°½

## What Changes

### Phase 1: é”™è¯¯æ¢å¤æœºåˆ¶ (é«˜ä¼˜å…ˆçº§)

**æ–‡ä»¶**: `HARDWARE/uart_driver/uart_driver.c`

```c
/**
 * @brief UARTé”™è¯¯å¤„ç†ä¸Žæ¢å¤
 * @param handle UARTå¥æŸ„
 */
void uartErrorHandler(UartHandle* handle)
{
    /* æ£€æŸ¥DMAä¼ è¾“é”™è¯¯ */
    if (DMA_GetFlagStatus(handle->config.dmaRxCh, DMA_FLAG_TE)) {
        DMA_ClearFlag(handle->config.dmaRxCh, DMA_FLAG_TE);
        uartDmaRxReinit(handle);
        handle->stats.dmaErrors++;
    }
    
    /* æ£€æŸ¥UARTæº¢å‡ºé”™è¯¯ */
    if (USART_GetFlagStatus(handle->config.usartx, USART_FLAG_ORE)) {
        USART_ClearFlag(handle->config.usartx, USART_FLAG_ORE);
        handle->stats.overruns++;
    }
    
    /* æ£€æŸ¥å¸§é”™è¯¯ */
    if (USART_GetFlagStatus(handle->config.usartx, USART_FLAG_FE)) {
        USART_ClearFlag(handle->config.usartx, USART_FLAG_FE);
        handle->stats.frameErrors++;
    }
}
```

### Phase 2: é€šä¿¡ç»Ÿè®¡ä¸Žè¯Šæ–­ (ä¸­ä¼˜å…ˆçº§)

**æ–‡ä»¶**: `HARDWARE/uart_driver/uart_driver.h`

```c
typedef struct {
    uint32_t txFrames;      /* å‘é€å¸§æ•° */
    uint32_t rxFrames;      /* æŽ¥æ”¶å¸§æ•° */
    uint32_t crcErrors;     /* CRCæ ¡éªŒé”™è¯¯ */
    uint32_t timeouts;      /* å“åº”è¶…æ—¶æ¬¡æ•° */
    uint32_t overruns;      /* æŽ¥æ”¶æº¢å‡ºæ¬¡æ•° */
    uint32_t dmaErrors;     /* DMAä¼ è¾“é”™è¯¯ */
    uint32_t frameErrors;   /* å¸§æ ¼å¼é”™è¯¯ */
    uint32_t lastRxMs;      /* æœ€åŽæŽ¥æ”¶æ—¶é—´æˆ³ */
} UartStats;

/* åœ¨UartHandleä¸­æ·»åŠ  */
typedef struct {
    // ... existing fields ...
    UartStats stats;
} UartHandle;
```

### Phase 3: çœ‹é—¨ç‹—é›†æˆ (é«˜ä¼˜å…ˆçº§)

**æ–‡ä»¶**: `HARDWARE/modbus/modbus_core.c`

```c
#define MODBUS_ACTIVITY_TIMEOUT_MS  30000  /* 30ç§’æ— æ´»åŠ¨è¶…æ—¶ */

void modbusCheckActivity(ModbusHandle* handle)
{
    uint32_t now = modbusGetTimestampMs();
    
    /* è¶…è¿‡30ç§’æ— ä»»ä½•é€šä¿¡æ´»åŠ¨ï¼Œè®°å½•å‘Šè­¦ */
    if ((now - handle->lastActivityMs) > MODBUS_ACTIVITY_TIMEOUT_MS) {
        handle->stats.activityTimeouts++;
        handle->lastActivityMs = now;  /* é‡ç½®ï¼Œé¿å…é‡å¤è§¦å‘ */
        
        /* å¯é€‰: è§¦å‘ç³»ç»Ÿå¤ä½ */
        // NVIC_SystemReset();
    }
}
```

### Phase 4: ä¸Šç”µé€šä¿¡æ•…éšœä¿®å¤ (ä¸­ä¼˜å…ˆçº§)

**æ–‡ä»¶**: `USER/main.c`

```c
/* ä¿®æ”¹ä¸Šç”µè‡ªæ£€å¾ªçŽ¯ */
while(sys_flag.Check_Finsh)
{
    IWDG_Feed();
    
#if USE_UNIFIED_MODBUS
    modbusUsart2Scheduler();  /* ä¸Šç”µé˜¶æ®µä¹Ÿå“åº”å±å¹•é€šè®¯ */
#else
    Union_ModBus2_Communication();
#endif
    
    if(Power_ON_Begin_Check_Function())
        sys_flag.Check_Finsh = FALSE;
}
```

### Phase 5: å†…å­˜ä¼˜åŒ– (ä½Žä¼˜å…ˆçº§)

**æ–‡ä»¶**: `HARDWARE/uart_driver/uart_driver.h`

```c
/* æ ¹æ®å®žé™…éœ€æ±‚è°ƒæ•´ç¼“å†²åŒºå¤§å° */
#define UART_DEBUG_BUF_SIZE    128   /* USART1: è°ƒè¯•/RTUæœåŠ¡å™¨ */
#define UART_DISPLAY_BUF_SIZE  256   /* USART2: å±å¹•é€šä¿¡ï¼Œæœ€å¤§å¸§~100å­—èŠ‚ */
#define UART_SLAVE_BUF_SIZE    64    /* USART3: å˜é¢‘æ°´æ³µï¼Œå¸§é•¿å›ºå®š */
#define UART_UNION_BUF_SIZE    128   /* UART4: è”æŽ§é€šä¿¡ */

/* æ€»è®¡: 128+256+64+128 = 576å­—èŠ‚ (åŽŸ4KBï¼ŒèŠ‚çœ87%) */
```

### Phase 6: Flashç£¨æŸä¿æŠ¤ (ä½Žä¼˜å…ˆçº§)

**æ–‡ä»¶**: `SYSTEM/flash/flash_manager.c` (æ–°å»º)

```c
#define FLASH_WRITE_DELAY_MS    5000   /* å»¶è¿Ÿ5ç§’å†™å…¥ */
#define FLASH_DAILY_LIMIT       100    /* æ¯æ—¥æœ€å¤§å†™å…¥æ¬¡æ•° */

typedef struct {
    uint8_t  pendingWrite;      /* æ˜¯å¦æœ‰å¾…å†™å…¥æ•°æ® */
    uint32_t lastWriteMs;       /* ä¸Šæ¬¡å†™å…¥æ—¶é—´ */
    uint16_t dailyWriteCount;   /* å½“æ—¥å†™å…¥è®¡æ•° */
    uint8_t  dailyResetHour;    /* è®¡æ•°é‡ç½®å°æ—¶ */
} FlashManager;

/**
 * @brief è¯·æ±‚å†™å…¥Flash (å»¶è¿Ÿåˆå¹¶)
 */
void flashRequestWrite(void)
{
    flashMgr.pendingWrite = 1;
    flashMgr.lastWriteMs = modbusGetTimestampMs();
}

/**
 * @brief Flashå†™å…¥è°ƒåº¦ (ä¸»å¾ªçŽ¯è°ƒç”¨)
 */
void flashWriteScheduler(void)
{
    if (!flashMgr.pendingWrite) return;
    
    uint32_t elapsed = modbusGetTimestampMs() - flashMgr.lastWriteMs;
    
    if (elapsed >= FLASH_WRITE_DELAY_MS) {
        if (flashMgr.dailyWriteCount < FLASH_DAILY_LIMIT) {
            Write_Admin_Flash();
            flashMgr.dailyWriteCount++;
        }
        flashMgr.pendingWrite = 0;
    }
}
```

## Impact

| ä¼˜åŒ–é¡¹ | å½±å“æ–‡ä»¶ | é£Žé™© | æ”¶ç›Š |
|--------|----------|------|------|
| é”™è¯¯æ¢å¤ | uart_driver.c | ä½Ž | æé«˜ç¨³å®šæ€§ |
| é€šä¿¡ç»Ÿè®¡ | uart_driver.h/c | ä½Ž | ä¾¿äºŽè¯Šæ–­ |
| çœ‹é—¨ç‹—é›†æˆ | modbus_core.c | ä½Ž | é˜²æ­¢å‡æ­» |
| ä¸Šç”µæ•…éšœ | main.c | ä½Ž | ç”¨æˆ·ä½“éªŒ |
| å†…å­˜ä¼˜åŒ– | uart_driver.h | ä¸­ | èŠ‚çœ3.4KB |
| Flashä¿æŠ¤ | æ–°å»ºæ–‡ä»¶ | ä½Ž | å»¶é•¿å¯¿å‘½ |

## é¢„ä¼°å·¥æ—¶

| Phase | å·¥æ—¶ | ä¾èµ– |
|-------|------|------|
| Phase 1 | 2h | æ—  |
| Phase 2 | 2h | æ—  |
| Phase 3 | 1h | Phase 2 |
| Phase 4 | 0.5h | æ—  |
| Phase 5 | 1h | éœ€æµ‹è¯•éªŒè¯ |
| Phase 6 | 4h | æ—  |
| **æ€»è®¡** | **10.5h** | |

