
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800200  000006ac  00000740  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006ac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000709  00800202  00800202  00000742  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000742  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000774  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000178  00000000  00000000  000007b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002619  00000000  00000000  0000092c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014a0  00000000  00000000  00002f45  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001025  00000000  00000000  000043e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000380  00000000  00000000  0000540c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a10  00000000  00000000  0000578c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ee1  00000000  00000000  0000619c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  0000707d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	b2 c2       	rjmp	.+1380   	; 0x5ca <__vector_25>
  66:	00 00       	nop
  68:	73 c2       	rjmp	.+1254   	; 0x550 <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ec ea       	ldi	r30, 0xAC	; 172
  fc:	f6 e0       	ldi	r31, 0x06	; 6
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a2 30       	cpi	r26, 0x02	; 2
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	29 e0       	ldi	r18, 0x09	; 9
 110:	a2 e0       	ldi	r26, 0x02	; 2
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	ab 30       	cpi	r26, 0x0B	; 11
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	80 d2       	rcall	.+1280   	; 0x620 <main>
 120:	c3 c2       	rjmp	.+1414   	; 0x6a8 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <IO_init>:

//Init_IO

void IO_init(void)
{
	LED_DDR = LED_OUTPUT_MASK;
 124:	88 e7       	ldi	r24, 0x78	; 120
 126:	80 bb       	out	0x10, r24	; 16
	SPI_DDR = SPI_OUTPUT_MASK;
 128:	87 e8       	ldi	r24, 0x87	; 135
 12a:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
 12c:	88 e4       	ldi	r24, 0x48	; 72
 12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	PUMPE_DDR = PUMPE_OUTPUT_MASK;
 132:	8c ef       	ldi	r24, 0xFC	; 252
 134:	81 b9       	out	0x01, r24	; 1
	PUMPE_DDR2 = PUMPE2_OUTPUT_MASK;
 136:	84 e2       	ldi	r24, 0x24	; 36
 138:	83 bb       	out	0x13, r24	; 19
	PUMPE_DDR3 = PUMPE3_OUTPUT_MASK;
 13a:	8c e7       	ldi	r24, 0x7C	; 124
 13c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__TEXT_REGION_LENGTH__+0x700104>
	RFID_DDR = RFID_OUTPUT_MASK;
 140:	87 e3       	ldi	r24, 0x37	; 55
 142:	87 b9       	out	0x07, r24	; 7
	FLUSS_DDR = 0b00000000;
 144:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
	SPI_MISO_DDR &= ~SPI_MISO_BIT;
 148:	23 98       	cbi	0x04, 3	; 4
	SW_SPI_MISO_DDR &= ~SW_SPI_MISO_BIT;
 14a:	3b 98       	cbi	0x07, 3	; 7
 14c:	08 95       	ret

0000014e <RB_init>:
		}
	}
	rb->tail = tail;
	
	return 1;
}
 14e:	fc 01       	movw	r30, r24
 150:	11 82       	std	Z+1, r1	; 0x01
 152:	10 82       	st	Z, r1
 154:	08 95       	ret

00000156 <RB_free>:
 156:	fc 01       	movw	r30, r24
 158:	90 81       	ld	r25, Z
 15a:	81 81       	ldd	r24, Z+1	; 0x01
 15c:	98 17       	cp	r25, r24
 15e:	20 f0       	brcs	.+8      	; 0x168 <RB_free+0x12>
 160:	98 1b       	sub	r25, r24
 162:	89 2f       	mov	r24, r25
 164:	80 95       	com	r24
 166:	08 95       	ret
 168:	89 1b       	sub	r24, r25
 16a:	08 95       	ret

0000016c <RB_length>:
 16c:	fc 01       	movw	r30, r24
 16e:	20 81       	ld	r18, Z
 170:	91 81       	ldd	r25, Z+1	; 0x01
 172:	29 17       	cp	r18, r25
 174:	18 f0       	brcs	.+6      	; 0x17c <RB_length+0x10>
 176:	82 2f       	mov	r24, r18
 178:	89 1b       	sub	r24, r25
 17a:	08 95       	ret
 17c:	89 2f       	mov	r24, r25
 17e:	82 1b       	sub	r24, r18
 180:	80 95       	com	r24
 182:	08 95       	ret

00000184 <RB_readByte>:
 184:	cf 93       	push	r28
 186:	df 93       	push	r29
 188:	ec 01       	movw	r28, r24
 18a:	f0 df       	rcall	.-32     	; 0x16c <RB_length>
 18c:	88 23       	and	r24, r24
 18e:	59 f0       	breq	.+22     	; 0x1a6 <RB_readByte+0x22>
 190:	89 81       	ldd	r24, Y+1	; 0x01
 192:	91 e0       	ldi	r25, 0x01	; 1
 194:	98 0f       	add	r25, r24
 196:	fe 01       	movw	r30, r28
 198:	e8 0f       	add	r30, r24
 19a:	f1 1d       	adc	r31, r1
 19c:	82 81       	ldd	r24, Z+2	; 0x02
 19e:	9f 3f       	cpi	r25, 0xFF	; 255
 1a0:	09 f4       	brne	.+2      	; 0x1a4 <RB_readByte+0x20>
 1a2:	90 e0       	ldi	r25, 0x00	; 0
 1a4:	99 83       	std	Y+1, r25	; 0x01
 1a6:	df 91       	pop	r29
 1a8:	cf 91       	pop	r28
 1aa:	08 95       	ret

000001ac <RB_writeByte>:
 1ac:	0f 93       	push	r16
 1ae:	1f 93       	push	r17
 1b0:	cf 93       	push	r28
 1b2:	df 93       	push	r29
 1b4:	ec 01       	movw	r28, r24
 1b6:	16 2f       	mov	r17, r22
 1b8:	08 81       	ld	r16, Y
 1ba:	cd df       	rcall	.-102    	; 0x156 <RB_free>
 1bc:	88 23       	and	r24, r24
 1be:	f1 f3       	breq	.-4      	; 0x1bc <RB_writeByte+0x10>
 1c0:	11 11       	cpse	r17, r1
 1c2:	01 c0       	rjmp	.+2      	; 0x1c6 <RB_writeByte+0x1a>
 1c4:	1f ef       	ldi	r17, 0xFF	; 255
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	80 0f       	add	r24, r16
 1ca:	fe 01       	movw	r30, r28
 1cc:	e0 0f       	add	r30, r16
 1ce:	f1 1d       	adc	r31, r1
 1d0:	12 83       	std	Z+2, r17	; 0x02
 1d2:	8f 3f       	cpi	r24, 0xFF	; 255
 1d4:	09 f4       	brne	.+2      	; 0x1d8 <RB_writeByte+0x2c>
 1d6:	80 e0       	ldi	r24, 0x00	; 0
 1d8:	88 83       	st	Y, r24
 1da:	81 e0       	ldi	r24, 0x01	; 1
 1dc:	df 91       	pop	r29
 1de:	cf 91       	pop	r28
 1e0:	1f 91       	pop	r17
 1e2:	0f 91       	pop	r16
 1e4:	08 95       	ret

000001e6 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 1e6:	ff 92       	push	r15
 1e8:	0f 93       	push	r16
 1ea:	1f 93       	push	r17
 1ec:	cf 93       	push	r28
 1ee:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
 1f0:	44 23       	and	r20, r20
 1f2:	d9 f0       	breq	.+54     	; 0x22a <RB_write+0x44>
 1f4:	c4 2f       	mov	r28, r20
 1f6:	d7 2f       	mov	r29, r23
 1f8:	f6 2e       	mov	r15, r22
 1fa:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
 1fc:	ac df       	rcall	.-168    	; 0x156 <RB_free>
 1fe:	8c 17       	cp	r24, r28
 200:	f0 f3       	brcs	.-4      	; 0x1fe <RB_write+0x18>
 202:	15 c0       	rjmp	.+42     	; 0x22e <RB_write+0x48>
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 204:	21 e0       	ldi	r18, 0x01	; 1
 206:	29 0f       	add	r18, r25
 208:	31 91       	ld	r19, Z+
 20a:	d8 01       	movw	r26, r16
 20c:	a9 0f       	add	r26, r25
 20e:	b1 1d       	adc	r27, r1
 210:	12 96       	adiw	r26, 0x02	; 2
 212:	3c 93       	st	X, r19
		if (head >= RING_BUFFER_SIZE)
 214:	2f 3f       	cpi	r18, 0xFF	; 255
 216:	11 f4       	brne	.+4      	; 0x21c <RB_write+0x36>
		{
			head = 0;
 218:	98 2f       	mov	r25, r24
 21a:	01 c0       	rjmp	.+2      	; 0x21e <RB_write+0x38>
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 21c:	92 2f       	mov	r25, r18
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 21e:	41 50       	subi	r20, 0x01	; 1
 220:	88 f7       	brcc	.-30     	; 0x204 <RB_write+0x1e>
		{
			head = 0;
		}
	}
	
	rb->head = head;
 222:	f8 01       	movw	r30, r16
 224:	90 83       	st	Z, r25
	
	return 1;
 226:	81 e0       	ldi	r24, 0x01	; 1
 228:	0a c0       	rjmp	.+20     	; 0x23e <RB_write+0x58>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
 22a:	80 e0       	ldi	r24, 0x00	; 0
 22c:	08 c0       	rjmp	.+16     	; 0x23e <RB_write+0x58>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
 22e:	f8 01       	movw	r30, r16
 230:	90 81       	ld	r25, Z
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 232:	4f ef       	ldi	r20, 0xFF	; 255
 234:	4c 0f       	add	r20, r28
 236:	ef 2d       	mov	r30, r15
 238:	fd 2f       	mov	r31, r29
	{
		rb->data[head++] = *data++;
		if (head >= RING_BUFFER_SIZE)
		{
			head = 0;
 23a:	80 e0       	ldi	r24, 0x00	; 0
 23c:	e3 cf       	rjmp	.-58     	; 0x204 <RB_write+0x1e>
	}
	
	rb->head = head;
	
	return 1;
}
 23e:	df 91       	pop	r29
 240:	cf 91       	pop	r28
 242:	1f 91       	pop	r17
 244:	0f 91       	pop	r16
 246:	ff 90       	pop	r15
 248:	08 95       	ret

0000024a <spi_transmit_IT>:
	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
 24a:	66 23       	and	r22, r22
 24c:	91 f0       	breq	.+36     	; 0x272 <spi_transmit_IT+0x28>
 24e:	fc 01       	movw	r30, r24
 250:	9c 01       	movw	r18, r24
 252:	26 0f       	add	r18, r22
 254:	31 1d       	adc	r19, r1
	{
		SPDR = *(uint8_t *)(data + i);
 256:	91 91       	ld	r25, Z+
 258:	9e bd       	out	0x2e, r25	; 46
		while(!(SPSR & (1<<SPIF)));
 25a:	0d b4       	in	r0, 0x2d	; 45
 25c:	07 fe       	sbrs	r0, 7
 25e:	fd cf       	rjmp	.-6      	; 0x25a <spi_transmit_IT+0x10>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 260:	8f e8       	ldi	r24, 0x8F	; 143
 262:	91 e0       	ldi	r25, 0x01	; 1
 264:	01 97       	sbiw	r24, 0x01	; 1
 266:	f1 f7       	brne	.-4      	; 0x264 <spi_transmit_IT+0x1a>
 268:	00 c0       	rjmp	.+0      	; 0x26a <spi_transmit_IT+0x20>
 26a:	00 00       	nop
	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
 26c:	e2 17       	cp	r30, r18
 26e:	f3 07       	cpc	r31, r19
 270:	91 f7       	brne	.-28     	; 0x256 <spi_transmit_IT+0xc>
 272:	08 95       	ret

00000274 <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
 274:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 276:	0d b4       	in	r0, 0x2d	; 45
 278:	07 fe       	sbrs	r0, 7
 27a:	fd cf       	rjmp	.-6      	; 0x276 <spi_transmit+0x2>
 27c:	ef e8       	ldi	r30, 0x8F	; 143
 27e:	f1 e0       	ldi	r31, 0x01	; 1
 280:	31 97       	sbiw	r30, 0x01	; 1
 282:	f1 f7       	brne	.-4      	; 0x280 <spi_transmit+0xc>
 284:	00 c0       	rjmp	.+0      	; 0x286 <spi_transmit+0x12>
 286:	00 00       	nop
	_delay_us(100);
	return data;
}
 288:	08 95       	ret

0000028a <spi_receive>:

unsigned char spi_receive(void)
{
	unsigned char data;
	// Wait for reception complete
	SPDR = 0x00;
 28a:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
 28c:	0d b4       	in	r0, 0x2d	; 45
 28e:	07 fe       	sbrs	r0, 7
 290:	fd cf       	rjmp	.-6      	; 0x28c <spi_receive+0x2>
	data = SPDR;
 292:	8e b5       	in	r24, 0x2e	; 46
 294:	ef e8       	ldi	r30, 0x8F	; 143
 296:	f1 e0       	ldi	r31, 0x01	; 1
 298:	31 97       	sbiw	r30, 0x01	; 1
 29a:	f1 f7       	brne	.-4      	; 0x298 <spi_receive+0xe>
 29c:	00 c0       	rjmp	.+0      	; 0x29e <spi_receive+0x14>
 29e:	00 00       	nop
		_delay_us(100);

	// Return data register
	return data;
}
 2a0:	08 95       	ret

000002a2 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
 2a2:	81 30       	cpi	r24, 0x01	; 1
 2a4:	41 f0       	breq	.+16     	; 0x2b6 <enable_Slave+0x14>
 2a6:	28 f0       	brcs	.+10     	; 0x2b2 <enable_Slave+0x10>
 2a8:	82 30       	cpi	r24, 0x02	; 2
 2aa:	59 f0       	breq	.+22     	; 0x2c2 <enable_Slave+0x20>
 2ac:	83 30       	cpi	r24, 0x03	; 3
 2ae:	59 f0       	breq	.+22     	; 0x2c6 <enable_Slave+0x24>
 2b0:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
 2b2:	28 98       	cbi	0x05, 0	; 5
		break;
 2b4:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
 2b6:	e2 e0       	ldi	r30, 0x02	; 2
 2b8:	f1 e0       	ldi	r31, 0x01	; 1
 2ba:	80 81       	ld	r24, Z
 2bc:	8f 7b       	andi	r24, 0xBF	; 191
 2be:	80 83       	st	Z, r24
		break;
 2c0:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT &= ~SPI_CS_RC522_BIT;
 2c2:	40 98       	cbi	0x08, 0	; 8
		break;
 2c4:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT &= ~SPI_CS_SD_CARD_BIT;
 2c6:	a5 98       	cbi	0x14, 5	; 20
 2c8:	08 95       	ret

000002ca <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
 2ca:	81 30       	cpi	r24, 0x01	; 1
 2cc:	41 f0       	breq	.+16     	; 0x2de <disable_Slave+0x14>
 2ce:	28 f0       	brcs	.+10     	; 0x2da <disable_Slave+0x10>
 2d0:	82 30       	cpi	r24, 0x02	; 2
 2d2:	59 f0       	breq	.+22     	; 0x2ea <disable_Slave+0x20>
 2d4:	83 30       	cpi	r24, 0x03	; 3
 2d6:	59 f0       	breq	.+22     	; 0x2ee <disable_Slave+0x24>
 2d8:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
 2da:	28 9a       	sbi	0x05, 0	; 5
		break;
 2dc:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
 2de:	e2 e0       	ldi	r30, 0x02	; 2
 2e0:	f1 e0       	ldi	r31, 0x01	; 1
 2e2:	80 81       	ld	r24, Z
 2e4:	80 64       	ori	r24, 0x40	; 64
 2e6:	80 83       	st	Z, r24
		break;
 2e8:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT |= SPI_CS_RC522_BIT;
 2ea:	40 9a       	sbi	0x08, 0	; 8
		break;
 2ec:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT |= SPI_CS_SD_CARD_BIT;
 2ee:	a5 9a       	sbi	0x14, 5	; 20
 2f0:	08 95       	ret

000002f2 <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
 2f2:	83 e5       	ldi	r24, 0x53	; 83
 2f4:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(0<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(0<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
 2f6:	1d bc       	out	0x2d, r1	; 45

	disable_Slave(SDCARD);
 2f8:	83 e0       	ldi	r24, 0x03	; 3
 2fa:	e7 df       	rcall	.-50     	; 0x2ca <disable_Slave>
	disable_Slave(TMC4671);
 2fc:	80 e0       	ldi	r24, 0x00	; 0
 2fe:	e5 df       	rcall	.-54     	; 0x2ca <disable_Slave>
	disable_Slave(TMC6200);
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	e3 df       	rcall	.-58     	; 0x2ca <disable_Slave>
	disable_Slave(MFRC522);
 304:	82 e0       	ldi	r24, 0x02	; 2
 306:	e1 cf       	rjmp	.-62     	; 0x2ca <disable_Slave>
 308:	08 95       	ret

0000030a <tmc6200_readInt>:
 30a:	ef 92       	push	r14
extern uint8_t tmc6200_readwriteByte(uint8_t motor, uint8_t data, uint8_t lastTransfer);
// <= SPI wrapper

// spi access
int tmc6200_readInt(uint8_t motor, uint8_t address)
{	
 30c:	ff 92       	push	r15
 30e:	0f 93       	push	r16
 310:	1f 93       	push	r17
 312:	cf 93       	push	r28
 314:	df 93       	push	r29
 316:	cd b7       	in	r28, 0x3d	; 61
 318:	de b7       	in	r29, 0x3e	; 62
 31a:	2a 97       	sbiw	r28, 0x0a	; 10
 31c:	0f b6       	in	r0, 0x3f	; 63
 31e:	f8 94       	cli
 320:	de bf       	out	0x3e, r29	; 62
 322:	0f be       	out	0x3f, r0	; 63
 324:	cd bf       	out	0x3d, r28	; 61
 326:	16 2f       	mov	r17, r22
	unsigned char rbuf[5];
	int value;
	
	enable_Slave(TMC6200);
 328:	81 e0       	ldi	r24, 0x01	; 1
 32a:	bb df       	rcall	.-138    	; 0x2a2 <enable_Slave>
	// write address
//  	spi_transmit_IT((unsigned char *)tbuf, 1, TMC6200);
	spi_transmit(address &= 0x7F);
 32c:	81 2f       	mov	r24, r17
 32e:	8f 77       	andi	r24, 0x7F	; 127
 330:	a1 df       	rcall	.-190    	; 0x274 <spi_transmit>
 332:	8f e8       	ldi	r24, 0x8F	; 143
 334:	91 e0       	ldi	r25, 0x01	; 1
 336:	01 97       	sbiw	r24, 0x01	; 1
 338:	f1 f7       	brne	.-4      	; 0x336 <tmc6200_readInt+0x2c>
 33a:	00 c0       	rjmp	.+0      	; 0x33c <tmc6200_readInt+0x32>
 33c:	00 00       	nop
 33e:	8e 01       	movw	r16, r28
 340:	0f 5f       	subi	r16, 0xFF	; 255
 342:	1f 4f       	sbci	r17, 0xFF	; 255
 344:	7e 01       	movw	r14, r28
 346:	95 e0       	ldi	r25, 0x05	; 5
 348:	e9 0e       	add	r14, r25
	// read data
		_delay_us(100);
	for(int k = 0 ; k<4 ; k++)
	{
		rbuf[k] = spi_receive();
 34a:	f1 1c       	adc	r15, r1
 34c:	9e df       	rcall	.-196    	; 0x28a <spi_receive>
 34e:	f8 01       	movw	r30, r16
 350:	81 93       	st	Z+, r24
 352:	8f 01       	movw	r16, r30
	// write address
//  	spi_transmit_IT((unsigned char *)tbuf, 1, TMC6200);
	spi_transmit(address &= 0x7F);
	// read data
		_delay_us(100);
	for(int k = 0 ; k<4 ; k++)
 354:	ee 15       	cp	r30, r14
 356:	ff 05       	cpc	r31, r15
	{
		rbuf[k] = spi_receive();
	}
	disable_Slave(TMC6200);
 358:	c9 f7       	brne	.-14     	; 0x34c <tmc6200_readInt+0x42>
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	b6 df       	rcall	.-148    	; 0x2ca <disable_Slave>
	value =rbuf[0];
 35e:	09 81       	ldd	r16, Y+1	; 0x01
 360:	10 e0       	ldi	r17, 0x00	; 0
	char buff[5] = {'0'};
 362:	7e 01       	movw	r14, r28
 364:	f6 e0       	ldi	r31, 0x06	; 6
 366:	ef 0e       	add	r14, r31
 368:	f1 1c       	adc	r15, r1
 36a:	85 e0       	ldi	r24, 0x05	; 5
 36c:	f7 01       	movw	r30, r14
 36e:	11 92       	st	Z+, r1
 370:	8a 95       	dec	r24
 372:	e9 f7       	brne	.-6      	; 0x36e <tmc6200_readInt+0x64>
 374:	80 e3       	ldi	r24, 0x30	; 48
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 376:	8e 83       	std	Y+6, r24	; 0x06
 378:	4a e0       	ldi	r20, 0x0A	; 10
 37a:	b7 01       	movw	r22, r14
 37c:	c8 01       	movw	r24, r16
		itoa(rbuf[0],(char *)buff, 10);
		Uart_Transmit_IT_PC((char *)buff);
 37e:	61 d1       	rcall	.+706    	; 0x642 <__itoa_ncheck>
 380:	c7 01       	movw	r24, r14
 382:	d4 d0       	rcall	.+424    	; 0x52c <Uart_Transmit_IT_PC>
	value <<= 8;
 384:	10 2f       	mov	r17, r16
 386:	00 27       	eor	r16, r16
	value |= rbuf[1];
 388:	8a 81       	ldd	r24, Y+2	; 0x02
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	08 2b       	or	r16, r24
 38e:	19 2b       	or	r17, r25
 390:	4a e0       	ldi	r20, 0x0A	; 10
 392:	b7 01       	movw	r22, r14
		itoa(rbuf[1],(char *)buff, 10);
		Uart_Transmit_IT_PC((char *)buff);
 394:	56 d1       	rcall	.+684    	; 0x642 <__itoa_ncheck>
 396:	c7 01       	movw	r24, r14
 398:	c9 d0       	rcall	.+402    	; 0x52c <Uart_Transmit_IT_PC>
	value <<= 8;
 39a:	10 2f       	mov	r17, r16
	value |= rbuf[2];
 39c:	00 27       	eor	r16, r16
 39e:	8b 81       	ldd	r24, Y+3	; 0x03
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	08 2b       	or	r16, r24
 3a4:	19 2b       	or	r17, r25
 3a6:	4a e0       	ldi	r20, 0x0A	; 10
 3a8:	b7 01       	movw	r22, r14
		itoa(rbuf[2],(char *)buff, 10);
		Uart_Transmit_IT_PC((char *)buff);
 3aa:	4b d1       	rcall	.+662    	; 0x642 <__itoa_ncheck>
 3ac:	c7 01       	movw	r24, r14
	value <<= 8;
 3ae:	be d0       	rcall	.+380    	; 0x52c <Uart_Transmit_IT_PC>
	value |= rbuf[3];
 3b0:	10 2f       	mov	r17, r16
 3b2:	00 27       	eor	r16, r16
 3b4:	8c 81       	ldd	r24, Y+4	; 0x04
 3b6:	90 e0       	ldi	r25, 0x00	; 0
 3b8:	08 2b       	or	r16, r24
 3ba:	19 2b       	or	r17, r25
		itoa(rbuf[3],(char *)buff, 10);
		Uart_Transmit_IT_PC((char *)buff);
 3bc:	4a e0       	ldi	r20, 0x0A	; 10
 3be:	b7 01       	movw	r22, r14
 3c0:	40 d1       	rcall	.+640    	; 0x642 <__itoa_ncheck>
	Uart_Transmit_IT_PC((char *)rbuf);
 3c2:	c7 01       	movw	r24, r14
 3c4:	b3 d0       	rcall	.+358    	; 0x52c <Uart_Transmit_IT_PC>
 3c6:	ce 01       	movw	r24, r28
 3c8:	01 96       	adiw	r24, 0x01	; 1
	Uart_Transmit_IT_PC("\r");
 3ca:	b0 d0       	rcall	.+352    	; 0x52c <Uart_Transmit_IT_PC>
 3cc:	80 e0       	ldi	r24, 0x00	; 0
 3ce:	92 e0       	ldi	r25, 0x02	; 2
 3d0:	ad d0       	rcall	.+346    	; 0x52c <Uart_Transmit_IT_PC>
	return value;
}
 3d2:	c8 01       	movw	r24, r16
 3d4:	2a 96       	adiw	r28, 0x0a	; 10
 3d6:	0f b6       	in	r0, 0x3f	; 63
 3d8:	f8 94       	cli
 3da:	de bf       	out	0x3e, r29	; 62
 3dc:	0f be       	out	0x3f, r0	; 63
 3de:	cd bf       	out	0x3d, r28	; 61
 3e0:	df 91       	pop	r29
 3e2:	cf 91       	pop	r28
 3e4:	1f 91       	pop	r17
 3e6:	0f 91       	pop	r16
 3e8:	ff 90       	pop	r15
 3ea:	ef 90       	pop	r14
 3ec:	08 95       	ret

000003ee <tmc6200_writeInt>:

void tmc6200_writeInt(uint8_t motor, uint8_t address, uint32_t value)
{
 3ee:	cf 93       	push	r28
 3f0:	df 93       	push	r29
 3f2:	00 d0       	rcall	.+0      	; 0x3f4 <tmc6200_writeInt+0x6>
 3f4:	1f 92       	push	r1
 3f6:	1f 92       	push	r1
 3f8:	cd b7       	in	r28, 0x3d	; 61
 3fa:	de b7       	in	r29, 0x3e	; 62
	unsigned char tbuf[5];

	//set Write-Bit
	tbuf[0] = address | 0x80;
 3fc:	60 68       	ori	r22, 0x80	; 128
 3fe:	69 83       	std	Y+1, r22	; 0x01
	
	tbuf[1] = 0xFF & (value>>24);
 400:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
 402:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
 404:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
 406:	2d 83       	std	Y+5, r18	; 0x05
	enable_Slave(TMC6200);
 408:	81 e0       	ldi	r24, 0x01	; 1
 40a:	4b df       	rcall	.-362    	; 0x2a2 <enable_Slave>
	
	spi_transmit_IT((unsigned char *)tbuf, 5, TMC6200);
 40c:	41 e0       	ldi	r20, 0x01	; 1
 40e:	65 e0       	ldi	r22, 0x05	; 5
 410:	ce 01       	movw	r24, r28
 412:	01 96       	adiw	r24, 0x01	; 1
 414:	1a df       	rcall	.-460    	; 0x24a <spi_transmit_IT>
	
	disable_Slave(TMC6200);
 416:	81 e0       	ldi	r24, 0x01	; 1
 418:	58 df       	rcall	.-336    	; 0x2ca <disable_Slave>
 41a:	0f 90       	pop	r0
}
 41c:	0f 90       	pop	r0
 41e:	0f 90       	pop	r0
 420:	0f 90       	pop	r0
 422:	0f 90       	pop	r0
 424:	df 91       	pop	r29
 426:	cf 91       	pop	r28
 428:	08 95       	ret

0000042a <initTMC6200>:
 42a:	e2 e0       	ldi	r30, 0x02	; 2
// 	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000030);		// current amplification: 20
// 	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
// 	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
// 	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
// 	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 42c:	f1 e0       	ldi	r31, 0x01	; 1
 42e:	80 81       	ld	r24, Z
 430:	88 60       	ori	r24, 0x08	; 8
 432:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 434:	2f ef       	ldi	r18, 0xFF	; 255
 436:	81 ee       	ldi	r24, 0xE1	; 225
 438:	94 e0       	ldi	r25, 0x04	; 4
 43a:	21 50       	subi	r18, 0x01	; 1
 43c:	80 40       	sbci	r24, 0x00	; 0
 43e:	90 40       	sbci	r25, 0x00	; 0
 440:	e1 f7       	brne	.-8      	; 0x43a <initTMC6200+0x10>
 442:	00 c0       	rjmp	.+0      	; 0x444 <initTMC6200+0x1a>
 444:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 446:	80 81       	ld	r24, Z
 448:	87 7f       	andi	r24, 0xF7	; 247
 44a:	80 83       	st	Z, r24
 44c:	2f ef       	ldi	r18, 0xFF	; 255
 44e:	81 ee       	ldi	r24, 0xE1	; 225
 450:	94 e0       	ldi	r25, 0x04	; 4
 452:	21 50       	subi	r18, 0x01	; 1
 454:	80 40       	sbci	r24, 0x00	; 0
 456:	90 40       	sbci	r25, 0x00	; 0
 458:	e1 f7       	brne	.-8      	; 0x452 <initTMC6200+0x28>
 45a:	00 c0       	rjmp	.+0      	; 0x45c <initTMC6200+0x32>
 45c:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 45e:	80 81       	ld	r24, Z
 460:	88 60       	ori	r24, 0x08	; 8
 462:	80 83       	st	Z, r24
 464:	2f ef       	ldi	r18, 0xFF	; 255
 466:	81 ee       	ldi	r24, 0xE1	; 225
 468:	94 e0       	ldi	r25, 0x04	; 4
 46a:	21 50       	subi	r18, 0x01	; 1
 46c:	80 40       	sbci	r24, 0x00	; 0
 46e:	90 40       	sbci	r25, 0x00	; 0
 470:	e1 f7       	brne	.-8      	; 0x46a <initTMC6200+0x40>
 472:	00 c0       	rjmp	.+0      	; 0x474 <initTMC6200+0x4a>
 474:	00 00       	nop
	_delay_ms(100);
// 	tmc6200_writeInt(MOTOR0, TMC6200_GSTAT, 0x00000000);
	tmc6200_writeInt(MOTOR0, TMC6200_GSTAT, 0x00000000);
 476:	20 e0       	ldi	r18, 0x00	; 0
 478:	30 e0       	ldi	r19, 0x00	; 0
 47a:	a9 01       	movw	r20, r18
 47c:	61 e0       	ldi	r22, 0x01	; 1
 47e:	80 e0       	ldi	r24, 0x00	; 0
 480:	b6 df       	rcall	.-148    	; 0x3ee <tmc6200_writeInt>

	tmc6200_writeInt(MOTOR0, TMC6200_GCONF, 0x00000010);// current amplification: 10
 482:	20 e1       	ldi	r18, 0x10	; 16
 484:	30 e0       	ldi	r19, 0x00	; 0
 486:	40 e0       	ldi	r20, 0x00	; 0
 488:	50 e0       	ldi	r21, 0x00	; 0
 48a:	60 e0       	ldi	r22, 0x00	; 0
 48c:	80 e0       	ldi	r24, 0x00	; 0
 48e:	af df       	rcall	.-162    	; 0x3ee <tmc6200_writeInt>
// 	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
 490:	2f e0       	ldi	r18, 0x0F	; 15
 492:	30 e0       	ldi	r19, 0x00	; 0
 494:	40 e0       	ldi	r20, 0x00	; 0
 496:	50 e0       	ldi	r21, 0x00	; 0
 498:	68 e0       	ldi	r22, 0x08	; 8
 49a:	80 e0       	ldi	r24, 0x00	; 0
 49c:	a8 cf       	rjmp	.-176    	; 0x3ee <tmc6200_writeInt>
 49e:	08 95       	ret

000004a0 <read_registers_TMC6200>:

}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(MOTOR0, TMC6200_GCONF);
 4a0:	60 e0       	ldi	r22, 0x00	; 0
 4a2:	80 e0       	ldi	r24, 0x00	; 0
 4a4:	32 df       	rcall	.-412    	; 0x30a <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_GSTAT);
 4a6:	61 e0       	ldi	r22, 0x01	; 1
 4a8:	80 e0       	ldi	r24, 0x00	; 0
 4aa:	2f df       	rcall	.-418    	; 0x30a <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_IOIN_OUTPUT);
 4ac:	64 e0       	ldi	r22, 0x04	; 4
 4ae:	80 e0       	ldi	r24, 0x00	; 0
 4b0:	2c df       	rcall	.-424    	; 0x30a <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_OTP_PROG);
 4b2:	66 e0       	ldi	r22, 0x06	; 6
 4b4:	80 e0       	ldi	r24, 0x00	; 0
 4b6:	29 df       	rcall	.-430    	; 0x30a <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_OTP_READ);
 4b8:	67 e0       	ldi	r22, 0x07	; 7
 4ba:	80 e0       	ldi	r24, 0x00	; 0
 4bc:	26 df       	rcall	.-436    	; 0x30a <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_FACTORY_CONF);
 4be:	68 e0       	ldi	r22, 0x08	; 8
 4c0:	80 e0       	ldi	r24, 0x00	; 0
 4c2:	23 df       	rcall	.-442    	; 0x30a <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_SHORT_CONF);
 4c4:	69 e0       	ldi	r22, 0x09	; 9
 4c6:	80 e0       	ldi	r24, 0x00	; 0
 4c8:	20 df       	rcall	.-448    	; 0x30a <tmc6200_readInt>
 4ca:	6a e0       	ldi	r22, 0x0A	; 10
	tmc6200_readInt(MOTOR0, TMC6200_DRV_CONF);
 4cc:	80 e0       	ldi	r24, 0x00	; 0
 4ce:	1d df       	rcall	.-454    	; 0x30a <tmc6200_readInt>
 4d0:	2f ef       	ldi	r18, 0xFF	; 255
 4d2:	81 ee       	ldi	r24, 0xE1	; 225
 4d4:	94 e0       	ldi	r25, 0x04	; 4
 4d6:	21 50       	subi	r18, 0x01	; 1
 4d8:	80 40       	sbci	r24, 0x00	; 0
 4da:	90 40       	sbci	r25, 0x00	; 0
 4dc:	e1 f7       	brne	.-8      	; 0x4d6 <read_registers_TMC6200+0x36>
 4de:	00 c0       	rjmp	.+0      	; 0x4e0 <read_registers_TMC6200+0x40>
 4e0:	00 00       	nop
 4e2:	08 95       	ret

000004e4 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
 4e4:	00 00       	nop
	asm("nop");
 4e6:	00 00       	nop
 4e8:	08 95       	ret

000004ea <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
 4ea:	cf 93       	push	r28
 4ec:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
 4ee:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
 4f2:	87 e6       	ldi	r24, 0x67	; 103
 4f4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
 4f8:	c1 ec       	ldi	r28, 0xC1	; 193
 4fa:	d0 e0       	ldi	r29, 0x00	; 0
 4fc:	88 e1       	ldi	r24, 0x18	; 24
 4fe:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
 500:	86 e0       	ldi	r24, 0x06	; 6
 502:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 506:	82 e0       	ldi	r24, 0x02	; 2
 508:	92 e0       	ldi	r25, 0x02	; 2
 50a:	21 de       	rcall	.-958    	; 0x14e <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 50c:	86 e0       	ldi	r24, 0x06	; 6
 50e:	96 e0       	ldi	r25, 0x06	; 6
 510:	1e de       	rcall	.-964    	; 0x14e <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
 512:	88 81       	ld	r24, Y
 514:	80 68       	ori	r24, 0x80	; 128
 516:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
 518:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 51a:	82 e7       	ldi	r24, 0x72	; 114
 51c:	92 e0       	ldi	r25, 0x02	; 2
 51e:	90 93 0a 09 	sts	0x090A, r25	; 0x80090a <ptr_tx_completed_0+0x1>
 522:	80 93 09 09 	sts	0x0909, r24	; 0x800909 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
 526:	df 91       	pop	r29
 528:	cf 91       	pop	r28
 52a:	08 95       	ret

0000052c <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
 52c:	fc 01       	movw	r30, r24
 52e:	01 90       	ld	r0, Z+
 530:	00 20       	and	r0, r0
 532:	e9 f7       	brne	.-6      	; 0x52e <Uart_Transmit_IT_PC+0x2>
 534:	31 97       	sbiw	r30, 0x01	; 1
 536:	af 01       	movw	r20, r30
 538:	48 1b       	sub	r20, r24
 53a:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
 53c:	bc 01       	movw	r22, r24
 53e:	82 e0       	ldi	r24, 0x02	; 2
 540:	92 e0       	ldi	r25, 0x02	; 2
 542:	51 de       	rcall	.-862    	; 0x1e6 <RB_write>
	Uart_EnableTransmitIT_0();
 544:	e1 ec       	ldi	r30, 0xC1	; 193
 546:	f0 e0       	ldi	r31, 0x00	; 0
 548:	80 81       	ld	r24, Z
 54a:	80 62       	ori	r24, 0x20	; 32
 54c:	80 83       	st	Z, r24
 54e:	08 95       	ret

00000550 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
 550:	1f 92       	push	r1
 552:	0f 92       	push	r0
 554:	0f b6       	in	r0, 0x3f	; 63
 556:	0f 92       	push	r0
 558:	11 24       	eor	r1, r1
 55a:	0b b6       	in	r0, 0x3b	; 59
 55c:	0f 92       	push	r0
 55e:	2f 93       	push	r18
 560:	3f 93       	push	r19
 562:	4f 93       	push	r20
 564:	5f 93       	push	r21
 566:	6f 93       	push	r22
 568:	7f 93       	push	r23
 56a:	8f 93       	push	r24
 56c:	9f 93       	push	r25
 56e:	af 93       	push	r26
 570:	bf 93       	push	r27
 572:	ef 93       	push	r30
 574:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
 576:	82 e0       	ldi	r24, 0x02	; 2
 578:	92 e0       	ldi	r25, 0x02	; 2
 57a:	f8 dd       	rcall	.-1040   	; 0x16c <RB_length>
 57c:	88 23       	and	r24, r24
 57e:	31 f0       	breq	.+12     	; 0x58c <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
 580:	82 e0       	ldi	r24, 0x02	; 2
 582:	92 e0       	ldi	r25, 0x02	; 2
 584:	ff dd       	rcall	.-1026   	; 0x184 <RB_readByte>
 586:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 58a:	0c c0       	rjmp	.+24     	; 0x5a4 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
 58c:	e1 ec       	ldi	r30, 0xC1	; 193
 58e:	f0 e0       	ldi	r31, 0x00	; 0
 590:	80 81       	ld	r24, Z
 592:	8f 7d       	andi	r24, 0xDF	; 223
 594:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
 596:	e0 91 09 09 	lds	r30, 0x0909	; 0x800909 <ptr_tx_completed_0>
 59a:	f0 91 0a 09 	lds	r31, 0x090A	; 0x80090a <ptr_tx_completed_0+0x1>
 59e:	30 97       	sbiw	r30, 0x00	; 0
 5a0:	09 f0       	breq	.+2      	; 0x5a4 <__vector_26+0x54>
			ptr_tx_completed_0();
 5a2:	19 95       	eicall
	}
}
 5a4:	ff 91       	pop	r31
 5a6:	ef 91       	pop	r30
 5a8:	bf 91       	pop	r27
 5aa:	af 91       	pop	r26
 5ac:	9f 91       	pop	r25
 5ae:	8f 91       	pop	r24
 5b0:	7f 91       	pop	r23
 5b2:	6f 91       	pop	r22
 5b4:	5f 91       	pop	r21
 5b6:	4f 91       	pop	r20
 5b8:	3f 91       	pop	r19
 5ba:	2f 91       	pop	r18
 5bc:	0f 90       	pop	r0
 5be:	0b be       	out	0x3b, r0	; 59
 5c0:	0f 90       	pop	r0
 5c2:	0f be       	out	0x3f, r0	; 63
 5c4:	0f 90       	pop	r0
 5c6:	1f 90       	pop	r1
 5c8:	18 95       	reti

000005ca <__vector_25>:

ISR(USART0_RX_vect)
{	
 5ca:	1f 92       	push	r1
 5cc:	0f 92       	push	r0
 5ce:	0f b6       	in	r0, 0x3f	; 63
 5d0:	0f 92       	push	r0
 5d2:	11 24       	eor	r1, r1
 5d4:	0b b6       	in	r0, 0x3b	; 59
 5d6:	0f 92       	push	r0
 5d8:	2f 93       	push	r18
 5da:	3f 93       	push	r19
 5dc:	4f 93       	push	r20
 5de:	5f 93       	push	r21
 5e0:	6f 93       	push	r22
 5e2:	7f 93       	push	r23
 5e4:	8f 93       	push	r24
 5e6:	9f 93       	push	r25
 5e8:	af 93       	push	r26
 5ea:	bf 93       	push	r27
 5ec:	ef 93       	push	r30
 5ee:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
 5f0:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
 5f4:	86 e0       	ldi	r24, 0x06	; 6
 5f6:	96 e0       	ldi	r25, 0x06	; 6
 5f8:	d9 dd       	rcall	.-1102   	; 0x1ac <RB_writeByte>
 5fa:	ff 91       	pop	r31
 5fc:	ef 91       	pop	r30
 5fe:	bf 91       	pop	r27
 600:	af 91       	pop	r26
 602:	9f 91       	pop	r25
 604:	8f 91       	pop	r24
 606:	7f 91       	pop	r23
 608:	6f 91       	pop	r22
 60a:	5f 91       	pop	r21
 60c:	4f 91       	pop	r20
 60e:	3f 91       	pop	r19
 610:	2f 91       	pop	r18
 612:	0f 90       	pop	r0
 614:	0b be       	out	0x3b, r0	; 59
 616:	0f 90       	pop	r0
 618:	0f be       	out	0x3f, r0	; 63
 61a:	0f 90       	pop	r0
 61c:	1f 90       	pop	r1
 61e:	18 95       	reti

00000620 <main>:

int main(void)
{

	
	IO_init();												// Ein-/Ausgangspins initialisieren
 620:	81 dd       	rcall	.-1278   	; 0x124 <IO_init>
	SPI_init();												// SPI-Schnittstelle initialisieren
 622:	67 de       	rcall	.-818    	; 0x2f2 <SPI_init>
	UART_init();											// UART-Schnittstelle initialisieren
 624:	62 df       	rcall	.-316    	; 0x4ea <UART_init>
 626:	01 df       	rcall	.-510    	; 0x42a <initTMC6200>
	initTMC6200();											// Gate-Treiber initialisieren
 628:	2f ef       	ldi	r18, 0xFF	; 255
 62a:	39 e5       	ldi	r19, 0x59	; 89
 62c:	82 e6       	ldi	r24, 0x62	; 98
 62e:	92 e0       	ldi	r25, 0x02	; 2
 630:	21 50       	subi	r18, 0x01	; 1
 632:	30 40       	sbci	r19, 0x00	; 0
 634:	80 40       	sbci	r24, 0x00	; 0
 636:	90 40       	sbci	r25, 0x00	; 0
 638:	d9 f7       	brne	.-10     	; 0x630 <main+0x10>
 63a:	00 c0       	rjmp	.+0      	; 0x63c <main+0x1c>
 63c:	00 00       	nop
 63e:	30 df       	rcall	.-416    	; 0x4a0 <read_registers_TMC6200>

    /* Replace with your application code */
    while (1) 
    {
		_delay_ms(15000);
		read_registers_TMC6200();
 640:	f3 cf       	rjmp	.-26     	; 0x628 <main+0x8>

00000642 <__itoa_ncheck>:
 642:	bb 27       	eor	r27, r27
 644:	4a 30       	cpi	r20, 0x0A	; 10
 646:	31 f4       	brne	.+12     	; 0x654 <__itoa_ncheck+0x12>
 648:	99 23       	and	r25, r25
 64a:	22 f4       	brpl	.+8      	; 0x654 <__itoa_ncheck+0x12>
 64c:	bd e2       	ldi	r27, 0x2D	; 45
 64e:	90 95       	com	r25
 650:	81 95       	neg	r24
 652:	9f 4f       	sbci	r25, 0xFF	; 255
 654:	01 c0       	rjmp	.+2      	; 0x658 <__utoa_common>

00000656 <__utoa_ncheck>:
 656:	bb 27       	eor	r27, r27

00000658 <__utoa_common>:
 658:	fb 01       	movw	r30, r22
 65a:	55 27       	eor	r21, r21
 65c:	aa 27       	eor	r26, r26
 65e:	88 0f       	add	r24, r24
 660:	99 1f       	adc	r25, r25
 662:	aa 1f       	adc	r26, r26
 664:	a4 17       	cp	r26, r20
 666:	10 f0       	brcs	.+4      	; 0x66c <__utoa_common+0x14>
 668:	a4 1b       	sub	r26, r20
 66a:	83 95       	inc	r24
 66c:	50 51       	subi	r21, 0x10	; 16
 66e:	b9 f7       	brne	.-18     	; 0x65e <__utoa_common+0x6>
 670:	a0 5d       	subi	r26, 0xD0	; 208
 672:	aa 33       	cpi	r26, 0x3A	; 58
 674:	08 f0       	brcs	.+2      	; 0x678 <__utoa_common+0x20>
 676:	a9 5d       	subi	r26, 0xD9	; 217
 678:	a1 93       	st	Z+, r26
 67a:	00 97       	sbiw	r24, 0x00	; 0
 67c:	79 f7       	brne	.-34     	; 0x65c <__utoa_common+0x4>
 67e:	b1 11       	cpse	r27, r1
 680:	b1 93       	st	Z+, r27
 682:	11 92       	st	Z+, r1
 684:	cb 01       	movw	r24, r22
 686:	00 c0       	rjmp	.+0      	; 0x688 <strrev>

00000688 <strrev>:
 688:	dc 01       	movw	r26, r24
 68a:	fc 01       	movw	r30, r24
 68c:	67 2f       	mov	r22, r23
 68e:	71 91       	ld	r23, Z+
 690:	77 23       	and	r23, r23
 692:	e1 f7       	brne	.-8      	; 0x68c <strrev+0x4>
 694:	32 97       	sbiw	r30, 0x02	; 2
 696:	04 c0       	rjmp	.+8      	; 0x6a0 <strrev+0x18>
 698:	7c 91       	ld	r23, X
 69a:	6d 93       	st	X+, r22
 69c:	70 83       	st	Z, r23
 69e:	62 91       	ld	r22, -Z
 6a0:	ae 17       	cp	r26, r30
 6a2:	bf 07       	cpc	r27, r31
 6a4:	c8 f3       	brcs	.-14     	; 0x698 <strrev+0x10>
 6a6:	08 95       	ret

000006a8 <_exit>:
 6a8:	f8 94       	cli

000006aa <__stop_program>:
 6aa:	ff cf       	rjmp	.-2      	; 0x6aa <__stop_program>
