/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [8:0] _05_;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [6:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  reg [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [9:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [7:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_28z[2] | celloutsig_0_10z[4]);
  assign celloutsig_0_37z = ~(celloutsig_0_14z | celloutsig_0_25z);
  assign celloutsig_0_38z = ~(celloutsig_0_19z | celloutsig_0_31z[3]);
  assign celloutsig_0_48z = ~(celloutsig_0_22z | _00_);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[1] | in_data[133]);
  assign celloutsig_1_13z = ~(celloutsig_1_3z | celloutsig_1_12z);
  assign celloutsig_1_15z = ~(celloutsig_1_11z | celloutsig_1_13z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_4z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z | celloutsig_0_4z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z[4] | celloutsig_0_4z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[2] | celloutsig_0_3z) & (celloutsig_0_1z[0] | celloutsig_0_3z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z[1] | _02_) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_4z | in_data[140]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_5z | celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_6z[0] | celloutsig_1_3z) & (celloutsig_1_5z | celloutsig_1_9z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_8z) & (celloutsig_1_18z | celloutsig_1_9z));
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_3z | celloutsig_0_4z));
  assign celloutsig_0_15z = ~((celloutsig_0_13z | _03_) & (celloutsig_0_6z | celloutsig_0_1z[0]));
  assign celloutsig_0_20z = ~((_02_ | celloutsig_0_10z[1]) & (_04_ | celloutsig_0_9z));
  assign celloutsig_0_23z = ~((celloutsig_0_9z | celloutsig_0_15z) & (celloutsig_0_13z | celloutsig_0_14z));
  assign celloutsig_0_2z = ~((in_data[57] | celloutsig_0_1z[2]) & (celloutsig_0_1z[0] | _01_));
  assign celloutsig_0_61z = celloutsig_0_50z[1] | ~(celloutsig_0_11z);
  assign celloutsig_0_62z = celloutsig_0_41z | ~(celloutsig_0_34z[5]);
  assign celloutsig_0_66z = celloutsig_0_5z | ~(celloutsig_0_53z[1]);
  assign celloutsig_0_78z = celloutsig_0_37z | ~(celloutsig_0_66z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(in_data[122]);
  assign celloutsig_1_8z = celloutsig_1_4z | ~(celloutsig_1_3z);
  assign celloutsig_1_12z = celloutsig_1_10z[0] | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_15z | ~(celloutsig_1_9z);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_9z);
  assign celloutsig_0_16z = celloutsig_0_2z | ~(celloutsig_0_5z);
  assign celloutsig_0_26z = celloutsig_0_9z | ~(celloutsig_0_24z);
  reg [8:0] _39_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _39_ <= 9'h000;
    else _39_ <= in_data[20:12];
  assign { _05_[8], _00_, _02_, _05_[5], _01_, _04_, _05_[2:1], _03_ } = _39_;
  assign celloutsig_0_29z = { celloutsig_0_28z[4:1], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z } < { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_0_30z = { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_13z } < { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_34z[10:2] < { celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_0_39z = celloutsig_0_34z[10:1] < celloutsig_0_34z[9:0];
  assign celloutsig_0_41z = { in_data[42:35], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_2z } < { in_data[57:53], celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_57z = { celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_52z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_46z, celloutsig_0_32z, celloutsig_0_43z } < { celloutsig_0_10z[12:2], celloutsig_0_11z, celloutsig_0_48z, celloutsig_0_13z, celloutsig_0_56z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_39z };
  assign celloutsig_0_77z = { celloutsig_0_62z, celloutsig_0_61z, celloutsig_0_57z } < celloutsig_0_60z[4:2];
  assign celloutsig_1_0z = in_data[128:122] < in_data[169:163];
  assign celloutsig_1_1z = { in_data[138:136], celloutsig_1_0z, celloutsig_1_0z } < { in_data[189:186], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[128:127], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[103:100], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_10z[11:8], celloutsig_0_5z, celloutsig_0_7z } < { _04_, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_14z = { in_data[83:71], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z } < { _04_, _05_[2], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_14z } < { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_17z } < { celloutsig_0_10z[8:5], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_10z[12:6], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_21z } < celloutsig_0_10z;
  assign celloutsig_0_3z = _05_[5] & ~(celloutsig_0_2z);
  assign celloutsig_0_46z = celloutsig_0_21z & ~(celloutsig_0_4z);
  assign celloutsig_0_52z = celloutsig_0_16z & ~(celloutsig_0_7z);
  assign celloutsig_0_56z = celloutsig_0_43z[6] & ~(celloutsig_0_46z);
  assign celloutsig_0_59z = _05_[1] & ~(celloutsig_0_31z[2]);
  assign celloutsig_0_6z = _05_[2] & ~(_05_[8]);
  assign celloutsig_0_7z = celloutsig_0_4z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = celloutsig_0_7z & ~(celloutsig_0_9z);
  assign celloutsig_0_21z = celloutsig_0_12z & ~(celloutsig_0_5z);
  assign celloutsig_0_25z = celloutsig_0_10z[0] & ~(celloutsig_0_14z);
  assign celloutsig_0_28z = { _00_, _02_, _05_[5], _01_, _04_ } <<< { _05_[5], _01_, _04_, _05_[2:1] };
  assign celloutsig_0_31z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_21z } <<< { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_2z } <<< { celloutsig_0_5z, celloutsig_0_22z, _05_[8], _00_, _02_, _05_[5], _01_, _04_, _05_[2:1], _03_, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_50z = celloutsig_0_10z[7:1] <<< { celloutsig_0_34z[11:7], celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_53z = { _02_, _05_[5], _01_, _04_, _05_[2:1], celloutsig_0_4z, celloutsig_0_46z } <<< { celloutsig_0_23z, celloutsig_0_52z, celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_60z = { celloutsig_0_10z[9:7], celloutsig_0_20z, celloutsig_0_32z } <<< { celloutsig_0_31z[3:2], celloutsig_0_29z, celloutsig_0_59z, celloutsig_0_6z };
  assign celloutsig_1_10z = { in_data[178], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } <<< { in_data[177], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, _05_[8], _00_, _02_, _05_[5], _01_, _04_, _05_[2:1], _03_ } <<< { _01_, _04_, _05_[2:1], _05_[8], _00_, _02_, _05_[5], _01_, _04_, _05_[2:1], _03_ };
  assign celloutsig_0_1z = in_data[58:56] <<< in_data[90:88];
  assign celloutsig_0_27z = { celloutsig_0_10z[10:9], celloutsig_0_2z } <<< { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_26z };
  always_latch
    if (clkin_data[0]) celloutsig_0_33z = 7'h00;
    else if (!clkin_data[96]) celloutsig_0_33z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_30z };
  always_latch
    if (clkin_data[0]) celloutsig_0_36z = 10'h000;
    else if (clkin_data[96]) celloutsig_0_36z = { celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_43z = 10'h000;
    else if (!clkin_data[64]) celloutsig_0_43z = { celloutsig_0_36z[9:1], celloutsig_0_21z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_6z = 6'h00;
    else if (!clkin_data[128]) celloutsig_1_6z = { in_data[98:96], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign { _05_[7:6], _05_[4:3], _05_[0] } = { _00_, _02_, _01_, _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
