

================================================================
== Vitis HLS Report for 'MAC'
================================================================
* Date:           Wed Oct 30 15:12:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 21 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c"   --->   Operation 22 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b"   --->   Operation 23 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a"   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_loc = alloca i64 1"   --->   Operation 25 'alloca' 'y_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'x_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%z_5_loc = alloca i64 1"   --->   Operation 27 'alloca' 'z_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.61ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_26_1, i32 %c_read, i32 %b_read, i32 %j_read, i32 %a_read, i32 %z_5_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_26_1, i32 %c_read, i32 %b_read, i32 %j_read, i32 %a_read, i32 %z_5_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%z_5_loc_load = load i32 %z_5_loc"   --->   Operation 30 'load' 'z_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.61ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_56_2, i32 %z_5_loc_load, i32 %j_read, i32 %x_2_loc, i32 %y_loc, i32 %MAC_tanh_in"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_56_2, i32 %z_5_loc_load, i32 %j_read, i32 %x_2_loc, i32 %y_loc, i32 %MAC_tanh_in"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%x_2_loc_load = load i32 %x_2_loc"   --->   Operation 33 'load' 'x_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%y_loc_load = load i32 %y_loc"   --->   Operation 34 'load' 'y_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [16/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 35 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 36 [15/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 36 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 37 [14/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 37 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 38 [13/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 38 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 39 [12/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 39 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 40 [11/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 40 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 41 [10/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 41 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 42 [9/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 42 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 43 [8/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 43 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 44 [7/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 44 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 45 [6/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 45 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 46 [5/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 46 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 47 [4/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 47 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 48 [3/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 48 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 49 [2/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 49 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [MAC.c:7]   --->   Operation 51 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %j"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %j, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 60 [1/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 60 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %tanh" [MAC.c:79]   --->   Operation 61 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	wire read operation ('j') on port 'j' [6]  (0 ns)
	'call' operation ('call_ln0') to 'MAC_Pipeline_VITIS_LOOP_26_1' [23]  (1.61 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.61ns
The critical path consists of the following:
	'load' operation ('z_5_loc_load') on local variable 'z_5_loc' [24]  (0 ns)
	'call' operation ('call_ln0') to 'MAC_Pipeline_VITIS_LOOP_56_2' [25]  (1.61 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.3ns
The critical path consists of the following:
	'load' operation ('x_2_loc_load') on local variable 'x_2_loc' [26]  (0 ns)
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 6>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 7>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 8>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 10>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 11>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 12>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 14>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 15>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 16>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 17>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 18>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 19>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)

 <State 20>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tanh', MAC.c:75) [28]  (6.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
