/*

                                Apache License
                           Version 2.0, January 2004
                        http://www.apache.org/licenses/

   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION

   1. Definitions.

      "License" shall mean the terms and conditions for use, reproduction,
      and distribution as defined by Sections 1 through 9 of this document.

      "Licensor" shall mean the copyright owner or entity authorized by
      the copyright owner that is granting the License.

      "Legal Entity" shall mean the union of the acting entity and all
      other entities that control, are controlled by, or are under common
      control with that entity. For the purposes of this definition,
      "control" means (i) the power, direct or indirect, to cause the
      direction or management of such entity, whether by contract or
      otherwise, or (ii) ownership of fifty percent (50%) or more of the
      outstanding shares, or (iii) beneficial ownership of such entity.

      "You" (or "Your") shall mean an individual or Legal Entity
      exercising permissions granted by this License.

      "Source" form shall mean the preferred form for making modifications,
      including but not limited to software source code, documentation
      source, and configuration files.

      "Object" form shall mean any form resulting from mechanical
      transformation or translation of a Source form, including but
      not limited to compiled object code, generated documentation,
      and conversions to other media types.

      "Work" shall mean the work of authorship, whether in Source or
      Object form, made available under the License, as indicated by a
      copyright notice that is included in or attached to the work
      (an example is provided in the Appendix below).

      "Derivative Works" shall mean any work, whether in Source or Object
      form, that is based on (or derived from) the Work and for which the
      editorial revisions, annotations, elaborations, or other modifications
      represent, as a whole, an original work of authorship. For the purposes
      of this License, Derivative Works shall not include works that remain
      separable from, or merely link (or bind by name) to the interfaces of,
      the Work and Derivative Works thereof.

      "Contribution" shall mean any work of authorship, including
      the original version of the Work and any modifications or additions
      to that Work or Derivative Works thereof, that is intentionally
      submitted to Licensor for inclusion in the Work by the copyright owner
      or by an individual or Legal Entity authorized to submit on behalf of
      the copyright owner. For the purposes of this definition, "submitted"
      means any form of electronic, verbal, or written communication sent
      to the Licensor or its representatives, including but not limited to
      communication on electronic mailing lists, source code control systems,
      and issue tracking systems that are managed by, or on behalf of, the
      Licensor for the purpose of discussing and improving the Work, but
      excluding communication that is conspicuously marked or otherwise
      designated in writing by the copyright owner as "Not a Contribution."

      "Contributor" shall mean Licensor and any individual or Legal Entity
      on behalf of whom a Contribution has been received by Licensor and
      subsequently incorporated within the Work.

   2. Grant of Copyright License. Subject to the terms and conditions of
      this License, each Contributor hereby grants to You a perpetual,
      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
      copyright license to reproduce, prepare Derivative Works of,
      publicly display, publicly perform, sublicense, and distribute the
      Work and such Derivative Works in Source or Object form.

   3. Grant of Patent License. Subject to the terms and conditions of
      this License, each Contributor hereby grants to You a perpetual,
      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
      (except as stated in this section) patent license to make, have made,
      use, offer to sell, sell, import, and otherwise transfer the Work,
      where such license applies only to those patent claims licensable
      by such Contributor that are necessarily infringed by their
      Contribution(s) alone or by combination of their Contribution(s)
      with the Work to which such Contribution(s) was submitted. If You
      institute patent litigation against any entity (including a
      cross-claim or counterclaim in a lawsuit) alleging that the Work
      or a Contribution incorporated within the Work constitutes direct
      or contributory patent infringement, then any patent licenses
      granted to You under this License for that Work shall terminate
      as of the date such litigation is filed.

   4. Redistribution. You may reproduce and distribute copies of the
      Work or Derivative Works thereof in any medium, with or without
      modifications, and in Source or Object form, provided that You
      meet the following conditions:

      (a) You must give any other recipients of the Work or
          Derivative Works a copy of this License; and

      (b) You must cause any modified files to carry prominent notices
          stating that You changed the files; and

      (c) You must retain, in the Source form of any Derivative Works
          that You distribute, all copyright, patent, trademark, and
          attribution notices from the Source form of the Work,
          excluding those notices that do not pertain to any part of
          the Derivative Works; and

      (d) If the Work includes a "NOTICE" text file as part of its
          distribution, then any Derivative Works that You distribute must
          include a readable copy of the attribution notices contained
          within such NOTICE file, excluding those notices that do not
          pertain to any part of the Derivative Works, in at least one
          of the following places: within a NOTICE text file distributed
          as part of the Derivative Works; within the Source form or
          documentation, if provided along with the Derivative Works; or,
          within a display generated by the Derivative Works, if and
          wherever such third-party notices normally appear. The contents
          of the NOTICE file are for informational purposes only and
          do not modify the License. You may add Your own attribution
          notices within Derivative Works that You distribute, alongside
          or as an addendum to the NOTICE text from the Work, provided
          that such additional attribution notices cannot be construed
          as modifying the License.

      You may add Your own copyright statement to Your modifications and
      may provide additional or different license terms and conditions
      for use, reproduction, or distribution of Your modifications, or
      for any such Derivative Works as a whole, provided Your use,
      reproduction, and distribution of the Work otherwise complies with
      the conditions stated in this License.

   5. Submission of Contributions. Unless You explicitly state otherwise,
      any Contribution intentionally submitted for inclusion in the Work
      by You to the Licensor shall be under the terms and conditions of
      this License, without any additional terms or conditions.
      Notwithstanding the above, nothing herein shall supersede or modify
      the terms of any separate license agreement you may have executed
      with Licensor regarding such Contributions.

   6. Trademarks. This License does not grant permission to use the trade
      names, trademarks, service marks, or product names of the Licensor,
      except as required for reasonable and customary use in describing the
      origin of the Work and reproducing the content of the NOTICE file.

   7. Disclaimer of Warranty. Unless required by applicable law or
      agreed to in writing, Licensor provides the Work (and each
      Contributor provides its Contributions) on an "AS IS" BASIS,
      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
      implied, including, without limitation, any warranties or conditions
      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
      PARTICULAR PURPOSE. You are solely responsible for determining the
      appropriateness of using or redistributing the Work and assume any
      risks associated with Your exercise of permissions under this License.

   8. Limitation of Liability. In no event and under no legal theory,
      whether in tort (including negligence), contract, or otherwise,
      unless required by applicable law (such as deliberate and grossly
      negligent acts) or agreed to in writing, shall any Contributor be
      liable to You for damages, including any direct, indirect, special,
      incidental, or consequential damages of any character arising as a
      result of this License or out of the use or inability to use the
      Work (including but not limited to damages for loss of goodwill,
      work stoppage, computer failure or malfunction, or any and all
      other commercial damages or losses), even if such Contributor
      has been advised of the possibility of such damages.

   9. Accepting Warranty or Additional Liability. While redistributing
      the Work or Derivative Works thereof, You may choose to offer,
      and charge a fee for, acceptance of support, warranty, indemnity,
      or other liability obligations and/or rights consistent with this
      License. However, in accepting such obligations, You may act only
      on Your own behalf and on Your sole responsibility, not on behalf
      of any other Contributor, and only if You agree to indemnify,
      defend, and hold each Contributor harmless for any liability
      incurred by, or claims asserted against, such Contributor by reason
      of your accepting any such warranty or additional liability.

   END OF TERMS AND CONDITIONS

   APPENDIX: How to apply the Apache License to your work.

      To apply the Apache License to your work, attach the following
      boilerplate notice, with the fields enclosed by brackets "[]"
      replaced with your own identifying information. (Don't include
      the brackets!)  The text should be enclosed in the appropriate
      comment syntax for the file format. We also recommend that a
      file or class name and description of purpose be included on the
      same "printed page" as the copyright notice for easier
      identification within third-party archives.

   Copyright 2020 Mario Sieg <support@kerbogames.com>

   Licensed under the Apache License, Version 2.0 (the "License");
   you may not use this file except in compliance with the License.
   You may obtain a copy of the License at

       http://www.apache.org/licenses/LICENSE-2.0

   Unless required by applicable law or agreed to in writing, software
   distributed under the License is distributed on an "AS IS" BASIS,
   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   See the License for the specific language governing permissions and
   limitations under the License.

*/

use std::{ops, fmt, default, mem, collections::HashMap};
use super::core::RecordUnion;

// TODO add OPS field
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Hash)]
pub struct SignalUnion(u32);

impl SignalUnion {
    pub const ZERO: Self = Self(0x00000000);
    pub const MIN: Self = Self(0x00000000);
    pub const MAX: Self = Self(0xffffffff);

    #[inline]
    pub fn new() -> Self {
        Self(0)
    }

    #[inline]
    pub fn from_i32(val: i32) -> Self {
        Self(val as _)
    }

    #[inline]
    pub fn from_f32(val: f32) -> Self {
        Self(val as _)
    }

    #[inline]
    pub fn from_bytes(bytes: [u8; 4]) -> Self {
        Self(u32::from_le_bytes(bytes))
    }

    #[inline]
    pub fn from_record(x: RecordUnion) -> Self {
        Self(x.u32())
    }

    #[inline]
    pub fn from_opcode(x: OpCode) -> Self {
        Self(x as _)
    }
}

impl SignalUnion {
    #[inline]
    pub fn i32(&self) -> i32 {
        self.0 as _
    }

    #[inline]
    pub fn set_i32(&mut self, val: i32) {
        self.0 = val as _
    }

    #[inline]
    pub fn u32(&self) -> u32 {
        self.0
    }

    #[inline]
    pub fn set_u32(&mut self, val: u32) {
        self.0 = val
    }

    #[inline]
    pub fn f32(&self) -> f32 {
        f32::from_bits(self.0)
    }

    #[inline]
    pub fn set_f32(&mut self, val: f32) {
        self.0 = val.to_bits()
    }

    #[inline]
    pub fn opcode(&self) -> OpCode {
        unsafe {
            mem::transmute::<u8, OpCode>(self.0 as _)
        }
    }

    #[inline]
    pub fn set_opcode(&mut self, val: OpCode) {
        self.0 = val as _
    }

    #[inline]
    pub fn ptr(&self) -> usize {
        self.0 as _
    }

    #[inline]
    pub fn to_bytes(&self) -> [u8; 4] {
        self.0.to_le_bytes()
    }
}

#[derive(Copy, Clone, Eq, PartialEq, Debug, Hash)]
pub enum Discriminator {
    I32,
    F32,
    OpCode,
}

impl fmt::Display for SignalUnion {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        let b = self.to_bytes();
        write!(f, "{:02X} {:02X} {:02X} {:02X}", b[0], b[1], b[2], b[3])
    }
}

impl fmt::Debug for SignalUnion {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        let b = self.to_bytes();
        write!(
            f,
            "{:02X} {:02X} {:02X} {:02X} | {}{}{}, {}{:E}{}",
            b[0],
            b[1],
            b[2],
            b[3],
            super::interpreter:: sigs::BEGIN_VALUE,
            self.i32(),
            super::interpreter::sigs::MARKER_I32,
            super::interpreter::sigs::BEGIN_VALUE,
            self.f32(),
            super::interpreter::sigs::MARKER_F32,
        )
    }
}

impl default::Default for SignalUnion {
    fn default() -> Self {
        Self::ZERO
    }
}


/// A bytecode stream is used to dynamically build bytecode.
pub struct BytecodeStream {
    code: Vec<(SignalUnion, Discriminator)>,
    jump_table: HashMap<String, usize>,
}

impl BytecodeStream {
    #[inline]
    pub fn new() -> Self {
        Self {
            code: Vec::new(),
            jump_table: HashMap::new(),
        }
    }

    #[inline]
    pub fn with_vec(vec: Vec<(SignalUnion, Discriminator)>) -> Self {
        Self {
            code: vec,
            jump_table: HashMap::new(),
        }
    }

    #[inline]
    pub fn with_capacity(capacity: usize) -> Self {
        Self {
            code: Vec::with_capacity(capacity),
            jump_table: HashMap::with_capacity(capacity),
        }
    }
}

impl BytecodeStream {
    #[inline]
    pub fn def_opcode(&mut self, op: OpCode) -> &mut Self {
        self.code
            .push((SignalUnion::from_opcode(op), Discriminator::OpCode));
        self
    }

    #[inline]
    pub fn def_label(&mut self, name: &str) -> &mut Self {
        self.jump_table.insert(name.to_string(), self.code.len());
        self
    }

    #[inline]
    pub fn with_i32(&mut self, val: i32) -> &mut Self {
        self.code
            .push((SignalUnion::from_i32(val), Discriminator::I32));
        self
    }

    #[inline]
    pub fn with_f32(&mut self, val: f32) -> &mut Self {
        self.code
            .push((SignalUnion::from_f32(val), Discriminator::F32));
        self
    }

    #[inline]
    pub fn with_label(&mut self, name: &str) -> &mut Self {
        self.with_i32(
            (*self
                .jump_table
                .get(name)
                .unwrap_or_else(|| panic!("Label {} not defined!", name))) as _,
        )
    }

    pub fn prologue(&mut self) -> &mut Self {
        self.def_opcode(OpCode::Move)
            .with_i32(0)
            .with_i32(i32::from_le_bytes(*b"LOVE")); // Because I love my cutie so much!
        self
    }

    #[inline]
    pub fn epilogue(&mut self) -> &mut Self {
        self.def_opcode(OpCode::Interrupt).with_i32(0); // Add interrupt as last instruction.
        self
    }

    #[inline]
    pub fn jump_table(&self) -> &HashMap<String, usize> {
        &self.jump_table
    }

    #[inline]
    pub fn command_buffer(&self) -> &Vec<(SignalUnion, Discriminator)> {
        &self.code
    }

    #[inline]
    pub fn length(&self) -> usize {
        self.code.len()
    }

    #[inline]
    pub fn is_empty(&self) -> bool {
        self.code.is_empty()
    }

    #[inline]
    pub fn capacity(&self) -> usize {
        self.code.capacity()
    }

    #[inline]
    pub fn size(&self) -> usize {
        self.code.capacity() * std::mem::size_of::<(SignalUnion, Discriminator)>()
            + self.jump_table.capacity() * std::mem::size_of::<usize>()
    }

    #[inline]
    pub fn clear(&mut self) {
        self.code.clear()
    }

    #[inline]
    pub fn clear_command_buffer(&mut self) {
        self.code.clear()
    }

    #[inline]
    pub fn clear_jump_table(&mut self) {
        self.jump_table.clear()
    }

    #[inline]
    pub fn validate(&self) -> Result<(), Vec<&'static str>> {
        Ok(())
    }

    pub fn build(self) -> Result<BytecodeChunk, Vec<&'static str>> {
        if let Err(errors) = self.validate() {
            Err(errors)
        } else {
            let mut buf = Vec::with_capacity(self.code.len());
            for rec in self.code {
                buf.push(rec.0);
            }
            Ok(BytecodeChunk::from_vector(buf))
        }
    }
}

impl ops::Index<usize> for BytecodeStream {
    type Output = (SignalUnion, Discriminator);

    fn index(&self, idx: usize) -> &Self::Output {
        &self.code[idx]
    }
}

impl ops::IndexMut<usize> for BytecodeStream {
    fn index_mut(&mut self, idx: usize) -> &mut Self::Output {
        &mut self.code[idx]
    }
}

impl default::Default for BytecodeStream {
    fn default() -> Self {
        Self::new()
    }
}

// Simple print:
impl fmt::Display for BytecodeStream {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        writeln!(f, "\n+-----------------------------------------------+")?;
        writeln!(f, "|                    Bytecode                   |")?;
        writeln!(f, "+-----------------------------------------------+")?;
        let mut i = 0;
        while i < self.code.len() {
            let meta = &INSTRUCTION_TABLE[self.code[i].0.i32() as usize];
            writeln!(f, "| {}", meta.mnemonic)?;
            i += 1 + meta.explicit_arguments.len();
        }
        writeln!(f, "+-----------------------------------------------+\n")
    }
}

// Detailed print (valid text bytecode with syntax)
impl fmt::Debug for BytecodeStream {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        writeln!(f, "\n+-----------------------------------------------+")?;
        writeln!(f, "|                   Bytecode                    |")?;
        writeln!(f, "+-----------------------------------------------+")?;
        writeln!(f, "|       Address       |     Byte    |     Ops   |")?;
        writeln!(f, "+-----------------------------------------------+")?;
        let mut i = 0;
        while i < self.code.len() {
            let meta = &INSTRUCTION_TABLE[self.code[i].0.i32() as usize];
            writeln!(
                f,
                "| {}{:#018x} | {} | {}{}",
                super::interpreter::sigs::ADDRESS_OP,
                i,
                self.code[i].0,
                super::interpreter::sigs::BEGIN_OP,
                meta.mnemonic
            )?;
            for j in (1..=meta.explicit_arguments.len()).map(|j| i + j) {
                writeln!(
                    f,
                    "| {}{:#018x} | {:?}",
                    super::interpreter::sigs::ADDRESS_VAL,
                    j,
                    self.code[j].0
                )?;
            }
            i += 1 + meta.explicit_arguments.len();
        }
        writeln!(f, "+----------------------End----------------------+\n")
    }
}

/// A fixed size chunk of bytecode, which can be executed by the VM.
pub struct BytecodeChunk {
    buf: Box<[SignalUnion]>,
    ip: usize,
}

impl BytecodeChunk {
    #[inline]
    pub fn from_buffer(buf: Box<[SignalUnion]>) -> Self {
        assert_ne!(buf.len(), 0);
        Self { buf, ip: 0 }
    }

    #[inline]
    pub fn from_vector(vec: Vec<SignalUnion>) -> Self {
        assert_ne!(vec.len(), 0);
        Self {
            buf: vec.into_boxed_slice(),
            ip: 0,
        }
    }
}

impl BytecodeChunk {
    #[inline]
    pub fn buffer(&self) -> &[SignalUnion] {
        &self.buf
    }

    #[inline]
    pub fn as_ptr(&self) -> *const SignalUnion {
        self.buf.as_ptr()
    }

    #[inline]
    pub fn as_mut_ptr(&mut self) -> *mut SignalUnion {
        self.buf.as_mut_ptr()
    }

    #[inline]
    pub fn length(&self) -> usize {
        self.buf.len()
    }

    #[inline]
    pub fn is_empty(&self) -> bool {
        self.buf.is_empty()
    }

    #[inline]
    pub fn size(&self) -> usize {
        self.buf.len() * std::mem::size_of::<SignalUnion>()
    }

    #[inline]
    pub fn instruction_ptr(&self) -> usize {
        self.ip
    }

    #[inline]
    pub fn jump(&mut self, ip: usize) {
        self.ip = ip
    }

    #[inline]
    pub fn fetch(&mut self) -> SignalUnion {
        let record = self.buf[self.ip];
        self.ip += 1;
        record
    }

    #[inline]
    pub fn is_done(&self) -> bool {
        self.ip >= self.buf.len()
    }
}

impl ops::Index<usize> for BytecodeChunk {
    type Output = SignalUnion;

    fn index(&self, idx: usize) -> &Self::Output {
        &self.buf[idx]
    }
}

impl ops::IndexMut<usize> for BytecodeChunk {
    fn index_mut(&mut self, idx: usize) -> &mut Self::Output {
        &mut self.buf[idx]
    }
}

#[rustfmt::skip]
pub(super) mod asm {
    pub const INTERRUPT: u8            = 0x00;
    pub const PUSH: u8                 = 0x01;
    pub const POP: u8                  = 0x02;
    pub const MOVE: u8                 = 0x03;
    pub const COPY: u8                 = 0x04;
    pub const NOP: u8                  = 0x05;
    pub const DUPLICATE: u8            = 0x06;
    pub const DUPLICATE_X2: u8         = 0x07;
    pub const CAST_I32_2_F32: u8       = 0x08;
    pub const CAST_F32_2_I32: u8       = 0x09;
    pub const JUMP: u8                 = 0x0A;
    pub const JUMP_EQUALS: u8          = 0x0B;
    pub const JUMP_NOT_EQUALS: u8      = 0x0C;
    pub const JUMP_ABOVE: u8           = 0x0D;
    pub const JUMP_ABOVE_EQUALS: u8    = 0x0E;
    pub const JUMP_LESS: u8            = 0x0F;
    pub const JUMP_LESS_EQUALS: u8     = 0x10;
    pub const I32_ADD: u8              = 0x11;
    pub const I32_SUB: u8              = 0x12;
    pub const I32_MUL: u8              = 0x13;
    pub const I32_DIV: u8              = 0x14;
    pub const I32_MOD: u8              = 0x15;
    pub const I32_AND: u8              = 0x16;
    pub const I32_OR: u8               = 0x17;
    pub const I32_XOR: u8              = 0x18;
    pub const I32_SAL: u8              = 0x19;
    pub const I32_SAR: u8              = 0x1A;
    pub const I32_COM: u8              = 0x1B;
    pub const I32_INCREMENT: u8        = 0x1C;
    pub const I32_DECREMENT: u8        = 0x1D;
    pub const F32_ADD: u8              = 0x1E;
    pub const F32_SUB: u8              = 0x1F;
    pub const F32_MUL: u8              = 0x20;
    pub const F32_DIV: u8              = 0x21;
    pub const F32_MOD: u8              = 0x22;
}

#[repr(u8)]
#[derive(Copy, Clone, Eq, PartialEq, Debug)]
pub enum OpCode {
    Interrupt = asm::INTERRUPT,
    Push = asm::PUSH,
    Pop = asm::POP,
    Move = asm::MOVE,
    Copy = asm::COPY,
    Nop = asm::NOP,
    Duplicate = asm::DUPLICATE,
    DuplicateX2 = asm::DUPLICATE_X2,
    CastI32toF32 = asm::CAST_I32_2_F32,
    CastF32toI32 = asm::CAST_F32_2_I32,
    Jump = asm::JUMP,
    JumpEquals = asm::JUMP_EQUALS,
    JumpNotEquals = asm::JUMP_NOT_EQUALS,
    JumpAbove = asm::JUMP_ABOVE,
    JumpAboveEquals = asm::JUMP_ABOVE_EQUALS,
    JumpLess = asm::JUMP_LESS,
    JumpLessEquals = asm::JUMP_LESS_EQUALS,
    I32Add = asm::I32_ADD,
    I32Sub = asm::I32_SUB,
    I32Mul = asm::I32_MUL,
    I32Div = asm::I32_DIV,
    I32Mod = asm::I32_MOD,
    I32And = asm::I32_AND,
    I32Or = asm::I32_OR,
    I32Xor = asm::I32_XOR,
    I32Sal = asm::I32_SAL,
    I32Sar = asm::I32_SAR,
    I32Com = asm::I32_COM,
    I32Increment = asm::I32_INCREMENT,
    I32Decrement = asm::I32_DECREMENT,
    F32Add = asm::F32_ADD,
    F32Sub = asm::F32_SUB,
    F32Mul = asm::F32_MUL,
    F32Div = asm::F32_DIV,
    F32Mod = asm::F32_MOD,
}

pub trait ArgumentPrimitive: Sized + Copy + Clone + PartialEq {}
impl ArgumentPrimitive for i32 {}
impl ArgumentPrimitive for f32 {}
impl ArgumentPrimitive for u32 {}

#[derive(PartialEq, Debug)]
pub struct ArgumentLiteralValue<T: ArgumentPrimitive> {
    pub min: T,
    pub max: T,
    pub default: Option<T>,
}

#[derive(PartialEq, Debug)]
pub enum ArgumentLiteralType {
    ValI32(ArgumentLiteralValue<i32>),
    ValF32(ArgumentLiteralValue<f32>),
    Offset(ArgumentLiteralValue<u32>),
    Label,
    Proc,
}

#[derive(PartialEq, Copy, Clone, Debug)]
pub struct ExplicitArgumentMeta<'a> {
    pub accepted_value_types: &'a [ArgumentLiteralType],
    pub alias: &'a str,
}

#[derive(PartialEq, Copy, Clone, Debug)]
pub struct ImplicitArgumentMeta<'a> {
    pub offset: isize,
    pub alias: &'a str,
}

#[derive(PartialEq, Copy, Clone, Debug)]
pub enum ImplicitArguments<'a> {
    None,
    Variadic,
    Fixed(&'a [ImplicitArgumentMeta<'a>]),
}

#[derive(Eq, PartialEq, Copy, Clone, Debug)]
pub enum InstructionCategory {
    Control,
    Memory,
    Branching,
    Arithmetic,
    Bitwise,
}

#[derive(PartialEq, Copy, Clone, Debug)]
pub struct InstructionMeta<'a> {
    pub opcode: u8,
    pub mnemonic: &'a str,
    pub category: InstructionCategory,
    pub explicit_arguments: &'a [ExplicitArgumentMeta<'a>],
    pub implicit_arguments: ImplicitArguments<'a>,
}

pub const INSTRUCTION_TABLE: &[InstructionMeta<'static>] = &[
    InstructionMeta {
        opcode: asm::INTERRUPT,
        mnemonic: "interrupt",
        category: InstructionCategory::Control,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::ValI32(ArgumentLiteralValue {
                min: i32::MIN,
                max: i32::MAX,
                default: Some(i32::MIN),
            })],
            alias: "interrupt_code",
        }],
        implicit_arguments: ImplicitArguments::None,
    },
    InstructionMeta {
        opcode: asm::PUSH,
        mnemonic: "push",
        category: InstructionCategory::Memory,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[
                ArgumentLiteralType::ValI32(ArgumentLiteralValue {
                    min: i32::MIN,
                    max: i32::MAX,
                    default: Some(0),
                }),
                ArgumentLiteralType::ValF32(ArgumentLiteralValue {
                    min: f32::MIN,
                    max: f32::MAX,
                    default: Some(0.0),
                }),
            ],
            alias: "immediate_value",
        }],
        implicit_arguments: ImplicitArguments::None,
    },
    InstructionMeta {
        opcode: asm::POP,
        mnemonic: "pop",
        category: InstructionCategory::Memory,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Offset(ArgumentLiteralValue {
                min: u32::MIN,
                max: u32::MAX,
                default: Some(0),
            })],
            alias: "pop_count",
        }],
        implicit_arguments: ImplicitArguments::Variadic,
    },
    InstructionMeta {
        opcode: asm::MOVE,
        mnemonic: "mov",
        category: InstructionCategory::Memory,
        explicit_arguments: &[
            ExplicitArgumentMeta {
                accepted_value_types: &[ArgumentLiteralType::Offset(ArgumentLiteralValue {
                    min: u32::MIN,
                    max: u32::MAX,
                    default: Some(0),
                })],
                alias: "poke_offset",
            },
            ExplicitArgumentMeta {
                accepted_value_types: &[
                    ArgumentLiteralType::ValI32(ArgumentLiteralValue {
                        min: i32::MIN,
                        max: i32::MAX,
                        default: Some(0),
                    }),
                    ArgumentLiteralType::ValF32(ArgumentLiteralValue {
                        min: f32::MIN,
                        max: f32::MAX,
                        default: Some(0.0),
                    }),
                ],
                alias: "immediate_value",
            },
        ],
        implicit_arguments: ImplicitArguments::Variadic,
    },
    InstructionMeta {
        mnemonic: "cpy",
        opcode: asm::COPY,
        category: InstructionCategory::Memory,
        explicit_arguments: &[
            ExplicitArgumentMeta {
                accepted_value_types: &[ArgumentLiteralType::Offset(ArgumentLiteralValue {
                    min: u32::MIN,
                    max: u32::MAX,
                    default: Some(0),
                })],
                alias: "poke_offset",
            },
            ExplicitArgumentMeta {
                accepted_value_types: &[ArgumentLiteralType::Offset(ArgumentLiteralValue {
                    min: u32::MIN,
                    max: u32::MAX,
                    default: Some(0),
                })],
                alias: "poke_offset",
            },
        ],
        implicit_arguments: ImplicitArguments::Variadic,
    },
    InstructionMeta {
        opcode: asm::NOP,
        mnemonic: "nop",
        category: InstructionCategory::Control,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::None,
    },
    InstructionMeta {
        opcode: asm::DUPLICATE,
        mnemonic: "dupl",
        category: InstructionCategory::Memory,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "source_value",
        }]),
    },
    InstructionMeta {
        opcode: asm::DUPLICATE_X2,
        mnemonic: "ddupl",
        category: InstructionCategory::Memory,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "source_value",
        }]),
    },
    InstructionMeta {
        opcode: asm::CAST_I32_2_F32,
        mnemonic: "casti32tof32",
        category: InstructionCategory::Memory,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "source_value",
        }]),
    },
    InstructionMeta {
        opcode: asm::CAST_F32_2_I32,
        mnemonic: "castf32toi32",
        category: InstructionCategory::Memory,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "source_value",
        }]),
    },
    InstructionMeta {
        opcode: asm::JUMP,
        mnemonic: "jmp",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::None,
    },
    InstructionMeta {
        opcode: asm::JUMP_EQUALS,
        mnemonic: "je",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "logical_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "logical_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::JUMP_NOT_EQUALS,
        mnemonic: "jne",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "logical_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "logical_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::JUMP_ABOVE,
        mnemonic: "ja",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "logical_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "logical_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::JUMP_ABOVE_EQUALS,
        mnemonic: "jae",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "logical_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "logical_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::JUMP_LESS,
        mnemonic: "jl",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "logical_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "logical_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::JUMP_LESS_EQUALS,
        mnemonic: "jle",
        category: InstructionCategory::Branching,
        explicit_arguments: &[ExplicitArgumentMeta {
            accepted_value_types: &[ArgumentLiteralType::Label],
            alias: "target_label",
        }],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "logical_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "logical_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_ADD,
        mnemonic: "iadd",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_SUB,
        mnemonic: "isub",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_MUL,
        mnemonic: "imul",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_DIV,
        mnemonic: "idiv",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_MOD,
        mnemonic: "imod",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_AND,
        mnemonic: "iand",
        category: InstructionCategory::Bitwise,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_OR,
        mnemonic: "ior",
        category: InstructionCategory::Bitwise,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_XOR,
        mnemonic: "ixor",
        category: InstructionCategory::Bitwise,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_SAL,
        mnemonic: "isal",
        category: InstructionCategory::Bitwise,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_SAR,
        mnemonic: "isar",
        category: InstructionCategory::Bitwise,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::I32_COM,
        mnemonic: "icom",
        category: InstructionCategory::Bitwise,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "scalar_operand_a",
        }]),
    },
    InstructionMeta {
        opcode: asm::I32_INCREMENT,
        mnemonic: "iinc",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "scalar_operand_a",
        }]),
    },
    InstructionMeta {
        opcode: asm::I32_DECREMENT,
        mnemonic: "idec",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[ImplicitArgumentMeta {
            offset: -1,
            alias: "scalar_operand_a",
        }]),
    },
    InstructionMeta {
        opcode: asm::F32_ADD,
        mnemonic: "fadd",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::F32_SUB,
        mnemonic: "fsub",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::F32_MUL,
        mnemonic: "fmul",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::F32_DIV,
        mnemonic: "fdiv",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
        ]),
    },
    InstructionMeta {
        opcode: asm::F32_MOD,
        mnemonic: "fmod",
        category: InstructionCategory::Arithmetic,
        explicit_arguments: &[],
        implicit_arguments: ImplicitArguments::Fixed(&[
            ImplicitArgumentMeta {
                offset: -1,
                alias: "scalar_operand_b",
            },
            ImplicitArgumentMeta {
                offset: -2,
                alias: "scalar_operand_a",
            },
        ]),
    },
];