// Seed: 1745318864
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3, id_4, id_5;
endmodule
program module_1 #(
    parameter id_2 = 32'd13,
    parameter id_4 = 32'd33
) (
    id_1[-1'h0 : 1'b0],
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (id_3);
  inout logic [7:0] id_1;
  tri0 [1 : id_4  ?  id_2 : -1] id_5 = 1'b0, id_6 = 1, id_7 = 1;
endprogram
