
stm32-final-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a624  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  0800a7e8  0800a7e8  0000b7e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac40  0800ac40  0000c224  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac40  0800ac40  0000bc40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac48  0800ac48  0000c224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac48  0800ac48  0000bc48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac4c  0800ac4c  0000bc4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  0800ac50  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006cc  20000224  0800ae74  0000c224  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008f0  0800ae74  0000c8f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001adf9  00000000  00000000  0000c254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003586  00000000  00000000  0002704d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  0002a5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001206  00000000  00000000  0002bd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e148  00000000  00000000  0002cf06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc8a  00000000  00000000  0005b04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114fb0  00000000  00000000  00077cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018cc88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007428  00000000  00000000  0018cccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001940f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000224 	.word	0x20000224
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a7cc 	.word	0x0800a7cc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000228 	.word	0x20000228
 80001fc:	0800a7cc 	.word	0x0800a7cc

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <kalmanFilter_update>:
    float x;
    float p;
    float k;
};

int kalmanFilter_update(struct kstate* kstate, float measurement){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	ed87 0a00 	vstr	s0, [r7]
	// Clear all floating-point exceptions before starting calculations
	feclearexcept(FE_ALL_EXCEPT);
 8000f74:	209f      	movs	r0, #159	@ 0x9f
 8000f76:	f009 faa0 	bl	800a4ba <feclearexcept>

	// Instantiate local variables that will hold the state variables
	float q = kstate->q;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	61fb      	str	r3, [r7, #28]
	float r = kstate->r;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	61bb      	str	r3, [r7, #24]
	float x = kstate->x;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	617b      	str	r3, [r7, #20]
	float k = kstate->k;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	613b      	str	r3, [r7, #16]
	float p = kstate->p;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	60fb      	str	r3, [r7, #12]

	// Update estimated error covariance by adding process noise
	p = p + q;
 8000f98:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa4:	edc7 7a03 	vstr	s15, [r7, #12]

	// Compute Kalman gain
	k = p / (p + r);
 8000fa8:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fac:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000fb4:	edd7 6a03 	vldr	s13, [r7, #12]
 8000fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fbc:	edc7 7a04 	vstr	s15, [r7, #16]

	// Update estimated state with correction factor
	x = x + k * (measurement - x);
 8000fc0:	ed97 7a00 	vldr	s14, [r7]
 8000fc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fc8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000fcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd4:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fdc:	edc7 7a05 	vstr	s15, [r7, #20]

	// Update error covariance
	p = (1 - k) * p;
 8000fe0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fe4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fec:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff4:	edc7 7a03 	vstr	s15, [r7, #12]

	// Check for floating-point exceptions after all operations
	if (fetestexcept(FE_INVALID | FE_DIVBYZERO | FE_OVERFLOW | FE_UNDERFLOW)) {
 8000ff8:	200f      	movs	r0, #15
 8000ffa:	f009 fa66 	bl	800a4ca <fetestexcept>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <kalmanFilter_update+0xa2>
		return -1;
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	e00f      	b.n	800102a <kalmanFilter_update+0xc2>
	}

	// Store updated state variables
	kstate->q = q;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	69fa      	ldr	r2, [r7, #28]
 800100e:	601a      	str	r2, [r3, #0]
	kstate->r = r;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	605a      	str	r2, [r3, #4]
	kstate->x = x;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	609a      	str	r2, [r3, #8]
	kstate->k = k;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	611a      	str	r2, [r3, #16]
	kstate->p = p;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	60da      	str	r2, [r3, #12]

	return 0;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3720      	adds	r7, #32
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BTN_Pin) {
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <HAL_GPIO_EXTI_Callback+0x50>)
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	88fa      	ldrh	r2, [r7, #6]
 8001044:	429a      	cmp	r2, r3
 8001046:	d119      	bne.n	800107c <HAL_GPIO_EXTI_Callback+0x48>
    	// When pushbutton is held down
        if (HAL_GPIO_ReadPin(GPIOC, BTN_Pin) == GPIO_PIN_RESET) {
 8001048:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <HAL_GPIO_EXTI_Callback+0x50>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	480e      	ldr	r0, [pc, #56]	@ (8001088 <HAL_GPIO_EXTI_Callback+0x54>)
 8001050:	f002 fcaa 	bl	80039a8 <HAL_GPIO_ReadPin>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d106      	bne.n	8001068 <HAL_GPIO_EXTI_Callback+0x34>
            buttonPressed = 1;
 800105a:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <HAL_GPIO_EXTI_Callback+0x58>)
 800105c:	2201      	movs	r2, #1
 800105e:	601a      	str	r2, [r3, #0]
            HAL_TIM_Base_Start_IT(&htim3); // Start TIM3 interrupt
 8001060:	480b      	ldr	r0, [pc, #44]	@ (8001090 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001062:	f005 f847 	bl	80060f4 <HAL_TIM_Base_Start_IT>
            buttonPressed = 0;
            HAL_TIM_Base_Stop_IT(&htim3); // Stop TIM3 interrupt
            HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1); // Ensure DAC is stopped
        }
    }
}
 8001066:	e009      	b.n	800107c <HAL_GPIO_EXTI_Callback+0x48>
            buttonPressed = 0;
 8001068:	4b08      	ldr	r3, [pc, #32]	@ (800108c <HAL_GPIO_EXTI_Callback+0x58>)
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim3); // Stop TIM3 interrupt
 800106e:	4808      	ldr	r0, [pc, #32]	@ (8001090 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001070:	f005 f8b0 	bl	80061d4 <HAL_TIM_Base_Stop_IT>
            HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1); // Ensure DAC is stopped
 8001074:	2100      	movs	r1, #0
 8001076:	4807      	ldr	r0, [pc, #28]	@ (8001094 <HAL_GPIO_EXTI_Callback+0x60>)
 8001078:	f001 fc9c 	bl	80029b4 <HAL_DAC_Stop_DMA>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000018 	.word	0x20000018
 8001088:	48000800 	.word	0x48000800
 800108c:	20000738 	.word	0x20000738
 8001090:	20000354 	.word	0x20000354
 8001094:	20000240 	.word	0x20000240

08001098 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af02      	add	r7, sp, #8
 800109e:	6078      	str	r0, [r7, #4]
    if (htim == &htim3 && buttonPressed) {
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a1e      	ldr	r2, [pc, #120]	@ (800111c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d134      	bne.n	8001112 <HAL_TIM_PeriodElapsedCallback+0x7a>
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d030      	beq.n	8001112 <HAL_TIM_PeriodElapsedCallback+0x7a>
        if (playSound) {
 80010b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d007      	beq.n	80010c8 <HAL_TIM_PeriodElapsedCallback+0x30>
        	// Stop the sound (to create an arpeggio effect while button is held down)
            HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80010b8:	2100      	movs	r1, #0
 80010ba:	481b      	ldr	r0, [pc, #108]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80010bc:	f001 fc7a 	bl	80029b4 <HAL_DAC_Stop_DMA>
            playSound = 0;
 80010c0:	4b18      	ldr	r3, [pc, #96]	@ (8001124 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
            int size = sizes[wave];
            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, sawtoothWave, size, DAC_ALIGN_12B_R);
            playSound = 1;
        }
    }
}
 80010c6:	e024      	b.n	8001112 <HAL_TIM_PeriodElapsedCallback+0x7a>
        	wave = (wave + 1) % 3; // Switch to another waveform
 80010c8:	4b18      	ldr	r3, [pc, #96]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	1c59      	adds	r1, r3, #1
 80010ce:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80010d0:	fb83 3201 	smull	r3, r2, r3, r1
 80010d4:	17cb      	asrs	r3, r1, #31
 80010d6:	1ad2      	subs	r2, r2, r3
 80010d8:	4613      	mov	r3, r2
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	4413      	add	r3, r2
 80010de:	1aca      	subs	r2, r1, r3
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80010e2:	601a      	str	r2, [r3, #0]
        	uint32_t* sawtoothWave = waves[wave];
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a12      	ldr	r2, [pc, #72]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80010ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ee:	60fb      	str	r3, [r7, #12]
            int size = sizes[wave];
 80010f0:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a10      	ldr	r2, [pc, #64]	@ (8001138 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80010f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fa:	60bb      	str	r3, [r7, #8]
            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, sawtoothWave, size, DAC_ALIGN_12B_R);
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	2200      	movs	r2, #0
 8001100:	9200      	str	r2, [sp, #0]
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	2100      	movs	r1, #0
 8001106:	4808      	ldr	r0, [pc, #32]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001108:	f001 fb88 	bl	800281c <HAL_DAC_Start_DMA>
            playSound = 1;
 800110c:	4b05      	ldr	r3, [pc, #20]	@ (8001124 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800110e:	2201      	movs	r2, #1
 8001110:	601a      	str	r2, [r3, #0]
}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000354 	.word	0x20000354
 8001120:	20000738 	.word	0x20000738
 8001124:	2000073c 	.word	0x2000073c
 8001128:	20000240 	.word	0x20000240
 800112c:	20000740 	.word	0x20000740
 8001130:	55555556 	.word	0x55555556
 8001134:	20000000 	.word	0x20000000
 8001138:	2000000c 	.word	0x2000000c
 800113c:	00000000 	.word	0x00000000

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	b5b0      	push	{r4, r5, r7, lr}
 8001142:	b0b4      	sub	sp, #208	@ 0xd0
 8001144:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001146:	f001 f94b 	bl	80023e0 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_ACCELERO_Init();
 800114a:	f000 fcd5 	bl	8001af8 <BSP_ACCELERO_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114e:	f000 f93f 	bl	80013d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001152:	f000 fb17 	bl	8001784 <MX_GPIO_Init>
  MX_DMA_Init();
 8001156:	f000 faeb 	bl	8001730 <MX_DMA_Init>
  MX_I2C2_Init();
 800115a:	f000 f9bf 	bl	80014dc <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800115e:	f000 fa9b 	bl	8001698 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8001162:	f000 f987 	bl	8001474 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001166:	f000 f9f9 	bl	800155c <MX_TIM2_Init>
  MX_TIM3_Init();
 800116a:	f000 fa45 	bl	80015f8 <MX_TIM3_Init>
      float x;
      float p;
      float k;
  };
  // Adjust parameters for precision
  struct kstate roll_filter = {0.01f, 0.1f, 0.0f, 1.0f, 0.0f};
 800116e:	4b8e      	ldr	r3, [pc, #568]	@ (80013a8 <main+0x268>)
 8001170:	f107 0418 	add.w	r4, r7, #24
 8001174:	461d      	mov	r5, r3
 8001176:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001178:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800117a:	682b      	ldr	r3, [r5, #0]
 800117c:	6023      	str	r3, [r4, #0]
  struct kstate pitch_filter = {0.01f, 0.1f, 0.0f, 1.0f, 0.0f};
 800117e:	4b8a      	ldr	r3, [pc, #552]	@ (80013a8 <main+0x268>)
 8001180:	1d3c      	adds	r4, r7, #4
 8001182:	461d      	mov	r5, r3
 8001184:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001186:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001188:	682b      	ldr	r3, [r5, #0]
 800118a:	6023      	str	r3, [r4, #0]

  // Sawtooth waveform generation
  for (uint32_t j = 0; j < 110; j++){ // 400 Hz
 800118c:	2300      	movs	r3, #0
 800118e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001192:	e010      	b.n	80011b6 <main+0x76>
	  sawtoothWave_1[j] = j * 37;
 8001194:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001198:	4613      	mov	r3, r2
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	441a      	add	r2, r3
 80011a2:	4982      	ldr	r1, [pc, #520]	@ (80013ac <main+0x26c>)
 80011a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80011a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (uint32_t j = 0; j < 110; j++){ // 400 Hz
 80011ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80011b0:	3301      	adds	r3, #1
 80011b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80011b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80011ba:	2b6d      	cmp	r3, #109	@ 0x6d
 80011bc:	d9ea      	bls.n	8001194 <main+0x54>
  }

  for (uint32_t j = 0; j < 55; j++){ // 800 Hz
 80011be:	2300      	movs	r3, #0
 80011c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80011c4:	e00e      	b.n	80011e4 <main+0xa4>
  	  sawtoothWave_2[j] = j * 74;
 80011c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80011ca:	224a      	movs	r2, #74	@ 0x4a
 80011cc:	fb03 f202 	mul.w	r2, r3, r2
 80011d0:	4977      	ldr	r1, [pc, #476]	@ (80013b0 <main+0x270>)
 80011d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80011d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (uint32_t j = 0; j < 55; j++){ // 800 Hz
 80011da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80011de:	3301      	adds	r3, #1
 80011e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80011e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80011e8:	2b36      	cmp	r3, #54	@ 0x36
 80011ea:	d9ec      	bls.n	80011c6 <main+0x86>
  }

  for (uint32_t j = 0; j < 28; j++){ // 1575 Hz
 80011ec:	2300      	movs	r3, #0
 80011ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80011f2:	e00e      	b.n	8001212 <main+0xd2>
  	  sawtoothWave_3[j] = j * 146;
 80011f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80011f8:	2292      	movs	r2, #146	@ 0x92
 80011fa:	fb03 f202 	mul.w	r2, r3, r2
 80011fe:	496d      	ldr	r1, [pc, #436]	@ (80013b4 <main+0x274>)
 8001200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (uint32_t j = 0; j < 28; j++){ // 1575 Hz
 8001208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800120c:	3301      	adds	r3, #1
 800120e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001216:	2b1b      	cmp	r3, #27
 8001218:	d9ec      	bls.n	80011f4 <main+0xb4>
  }

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800121a:	2100      	movs	r1, #0
 800121c:	4866      	ldr	r0, [pc, #408]	@ (80013b8 <main+0x278>)
 800121e:	f001 faaa 	bl	8002776 <HAL_DAC_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001222:	4866      	ldr	r0, [pc, #408]	@ (80013bc <main+0x27c>)
 8001224:	f004 ff66 	bl	80060f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001228:	4865      	ldr	r0, [pc, #404]	@ (80013c0 <main+0x280>)
 800122a:	f004 ff63 	bl	80060f4 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Get accelerometer data (X, Y, Z axes) and store it in acceleroVal array
	  BSP_ACCELERO_AccGetXYZ(acceleroVal);
 800122e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fc9e 	bl	8001b74 <BSP_ACCELERO_AccGetXYZ>

	  // Convert raw accelerometer readings to floating-point values for calculations
	  float ax = (float)acceleroVal[0];
 8001238:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001244:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	  float ay = (float)acceleroVal[1];
 8001248:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001254:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
	  float az = (float)acceleroVal[2];
 8001258:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 800125c:	ee07 3a90 	vmov	s15, r3
 8001260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001264:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0

	  // Compute denominator for pitch calculation: sqrt(ay^2 + az^2)
	  float pitch_denom = sqrtf(ay * ay + az * az);
 8001268:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800126c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001270:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8001274:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127c:	eeb0 0a67 	vmov.f32	s0, s15
 8001280:	f009 f8fa 	bl	800a478 <sqrtf>
 8001284:	ed87 0a27 	vstr	s0, [r7, #156]	@ 0x9c
	  // Compute denominator for roll calculation: sqrt(ax^2 + az^2)
	  float roll_denom = sqrtf(ax * ax + az * az);
 8001288:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800128c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001290:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8001294:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129c:	eeb0 0a67 	vmov.f32	s0, s15
 80012a0:	f009 f8ea 	bl	800a478 <sqrtf>
 80012a4:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98

	  // Calculate pitch angle (in degrees) using arctangent formula
	  pitch = atan2f(-ax, pitch_denom) * (180.0f / M_PI);
 80012a8:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80012ac:	eef1 7a67 	vneg.f32	s15, s15
 80012b0:	edd7 0a27 	vldr	s1, [r7, #156]	@ 0x9c
 80012b4:	eeb0 0a67 	vmov.f32	s0, s15
 80012b8:	f009 f8dc 	bl	800a474 <atan2f>
 80012bc:	ee10 3a10 	vmov	r3, s0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f959 	bl	8000578 <__aeabi_f2d>
 80012c6:	a336      	add	r3, pc, #216	@ (adr r3, 80013a0 <main+0x260>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7ff f9ac 	bl	8000628 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fc7e 	bl	8000bd8 <__aeabi_d2f>
 80012dc:	4603      	mov	r3, r0
 80012de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	  // Calculate roll angle (in degrees) using arctangent formula
	  roll = atan2f(ay, roll_denom) * (180.0f / M_PI);
 80012e2:	edd7 0a26 	vldr	s1, [r7, #152]	@ 0x98
 80012e6:	ed97 0a29 	vldr	s0, [r7, #164]	@ 0xa4
 80012ea:	f009 f8c3 	bl	800a474 <atan2f>
 80012ee:	ee10 3a10 	vmov	r3, s0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f940 	bl	8000578 <__aeabi_f2d>
 80012f8:	a329      	add	r3, pc, #164	@ (adr r3, 80013a0 <main+0x260>)
 80012fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fe:	f7ff f993 	bl	8000628 <__aeabi_dmul>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fc65 	bl	8000bd8 <__aeabi_d2f>
 800130e:	4603      	mov	r3, r0
 8001310:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	  // Update Kalman filters for roll and pitch angles (only update if no floating point exception occurs)
	  if (kalmanFilter_update(&roll_filter, roll) == 0) {
 8001314:	f107 0318 	add.w	r3, r7, #24
 8001318:	ed97 0a2e 	vldr	s0, [r7, #184]	@ 0xb8
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fe23 	bl	8000f68 <kalmanFilter_update>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d102      	bne.n	800132e <main+0x1ee>
		  roll = roll_filter.x;
 8001328:	6a3b      	ldr	r3, [r7, #32]
 800132a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	  }
	  if (kalmanFilter_update(&pitch_filter, pitch) == 0) {
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	ed97 0a2f 	vldr	s0, [r7, #188]	@ 0xbc
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe17 	bl	8000f68 <kalmanFilter_update>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d102      	bne.n	8001346 <main+0x206>
		  pitch = pitch_filter.x;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	  }

	  // Format the roll, pitch, and buttonPressed status into a string for UART transmission
	  sprintf(output, "Roll: %.2f, Pitch: %.2f, Button: %d\r\n", roll, pitch, buttonPressed);
 8001346:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800134a:	f7ff f915 	bl	8000578 <__aeabi_f2d>
 800134e:	4604      	mov	r4, r0
 8001350:	460d      	mov	r5, r1
 8001352:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8001356:	f7ff f90f 	bl	8000578 <__aeabi_f2d>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4919      	ldr	r1, [pc, #100]	@ (80013c4 <main+0x284>)
 8001360:	6809      	ldr	r1, [r1, #0]
 8001362:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001366:	9102      	str	r1, [sp, #8]
 8001368:	e9cd 2300 	strd	r2, r3, [sp]
 800136c:	4622      	mov	r2, r4
 800136e:	462b      	mov	r3, r5
 8001370:	4915      	ldr	r1, [pc, #84]	@ (80013c8 <main+0x288>)
 8001372:	f006 ff53 	bl	800821c <siprintf>

	  // Transmit the formatted string over UART (timeout of 10 seconds)
	  int16_t len = strlen(output);
 8001376:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800137a:	4618      	mov	r0, r3
 800137c:	f7fe ff90 	bl	80002a0 <strlen>
 8001380:	4603      	mov	r3, r0
 8001382:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	  HAL_UART_Transmit(&huart1, (uint8_t*)output, len, 10000);
 8001386:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 800138a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800138e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001392:	480e      	ldr	r0, [pc, #56]	@ (80013cc <main+0x28c>)
 8001394:	f005 fb7c 	bl	8006a90 <HAL_UART_Transmit>

	  HAL_Delay(10);
 8001398:	200a      	movs	r0, #10
 800139a:	f001 f895 	bl	80024c8 <HAL_Delay>
  {
 800139e:	e746      	b.n	800122e <main+0xee>
 80013a0:	1a63c1f8 	.word	0x1a63c1f8
 80013a4:	404ca5dc 	.word	0x404ca5dc
 80013a8:	0800a810 	.word	0x0800a810
 80013ac:	20000434 	.word	0x20000434
 80013b0:	200005ec 	.word	0x200005ec
 80013b4:	200006c8 	.word	0x200006c8
 80013b8:	20000240 	.word	0x20000240
 80013bc:	20000308 	.word	0x20000308
 80013c0:	20000354 	.word	0x20000354
 80013c4:	20000738 	.word	0x20000738
 80013c8:	0800a7e8 	.word	0x0800a7e8
 80013cc:	200003a0 	.word	0x200003a0

080013d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b096      	sub	sp, #88	@ 0x58
 80013d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	2244      	movs	r2, #68	@ 0x44
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f006 ff7f 	bl	80082e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e4:	463b      	mov	r3, r7
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80013f2:	2000      	movs	r0, #0
 80013f4:	f003 f992 	bl	800471c <HAL_PWREx_ControlVoltageScaling>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80013fe:	f000 fa25 	bl	800184c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001402:	2310      	movs	r3, #16
 8001404:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001406:	2301      	movs	r3, #1
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800140e:	2360      	movs	r3, #96	@ 0x60
 8001410:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001412:	2302      	movs	r3, #2
 8001414:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001416:	2301      	movs	r3, #1
 8001418:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800141a:	2301      	movs	r3, #1
 800141c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800141e:	233c      	movs	r3, #60	@ 0x3c
 8001420:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001422:	2302      	movs	r3, #2
 8001424:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001426:	2302      	movs	r3, #2
 8001428:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800142a:	2302      	movs	r3, #2
 800142c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	4618      	mov	r0, r3
 8001434:	f003 fa16 	bl	8004864 <HAL_RCC_OscConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800143e:	f000 fa05 	bl	800184c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001442:	230f      	movs	r3, #15
 8001444:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001446:	2303      	movs	r3, #3
 8001448:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800144a:	2300      	movs	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001456:	463b      	mov	r3, r7
 8001458:	2105      	movs	r1, #5
 800145a:	4618      	mov	r0, r3
 800145c:	f003 fe1c 	bl	8005098 <HAL_RCC_ClockConfig>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001466:	f000 f9f1 	bl	800184c <Error_Handler>
  }
}
 800146a:	bf00      	nop
 800146c:	3758      	adds	r7, #88	@ 0x58
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	@ 0x28
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800147a:	463b      	mov	r3, r7
 800147c:	2228      	movs	r2, #40	@ 0x28
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f006 ff2e 	bl	80082e2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001486:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <MX_DAC1_Init+0x60>)
 8001488:	4a13      	ldr	r2, [pc, #76]	@ (80014d8 <MX_DAC1_Init+0x64>)
 800148a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800148c:	4811      	ldr	r0, [pc, #68]	@ (80014d4 <MX_DAC1_Init+0x60>)
 800148e:	f001 f950 	bl	8002732 <HAL_DAC_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001498:	f000 f9d8 	bl	800184c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800149c:	2300      	movs	r3, #0
 800149e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80014a0:	230a      	movs	r3, #10
 80014a2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80014a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014a8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014b6:	463b      	mov	r3, r7
 80014b8:	2200      	movs	r2, #0
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	@ (80014d4 <MX_DAC1_Init+0x60>)
 80014be:	f001 fb41 	bl	8002b44 <HAL_DAC_ConfigChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80014c8:	f000 f9c0 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	3728      	adds	r7, #40	@ 0x28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000240 	.word	0x20000240
 80014d8:	40007400 	.word	0x40007400

080014dc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <MX_I2C2_Init+0x74>)
 80014e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001554 <MX_I2C2_Init+0x78>)
 80014e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <MX_I2C2_Init+0x74>)
 80014e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001558 <MX_I2C2_Init+0x7c>)
 80014ea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80014ec:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <MX_I2C2_Init+0x74>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f2:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <MX_I2C2_Init+0x74>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f8:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <MX_I2C2_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80014fe:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <MX_I2C2_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <MX_I2C2_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <MX_I2C2_Init+0x74>)
 800150c:	2200      	movs	r2, #0
 800150e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001510:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <MX_I2C2_Init+0x74>)
 8001512:	2200      	movs	r2, #0
 8001514:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001516:	480e      	ldr	r0, [pc, #56]	@ (8001550 <MX_I2C2_Init+0x74>)
 8001518:	f002 fa8e 	bl	8003a38 <HAL_I2C_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001522:	f000 f993 	bl	800184c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001526:	2100      	movs	r1, #0
 8001528:	4809      	ldr	r0, [pc, #36]	@ (8001550 <MX_I2C2_Init+0x74>)
 800152a:	f003 f83f 	bl	80045ac <HAL_I2CEx_ConfigAnalogFilter>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001534:	f000 f98a 	bl	800184c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001538:	2100      	movs	r1, #0
 800153a:	4805      	ldr	r0, [pc, #20]	@ (8001550 <MX_I2C2_Init+0x74>)
 800153c:	f003 f881 	bl	8004642 <HAL_I2CEx_ConfigDigitalFilter>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001546:	f000 f981 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200002b4 	.word	0x200002b4
 8001554:	40005800 	.word	0x40005800
 8001558:	30a175ab 	.word	0x30a175ab

0800155c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800157a:	4b1e      	ldr	r3, [pc, #120]	@ (80015f4 <MX_TIM2_Init+0x98>)
 800157c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001580:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001582:	4b1c      	ldr	r3, [pc, #112]	@ (80015f4 <MX_TIM2_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001588:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <MX_TIM2_Init+0x98>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2721;
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <MX_TIM2_Init+0x98>)
 8001590:	f640 22a1 	movw	r2, #2721	@ 0xaa1
 8001594:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001596:	4b17      	ldr	r3, [pc, #92]	@ (80015f4 <MX_TIM2_Init+0x98>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159c:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <MX_TIM2_Init+0x98>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015a2:	4814      	ldr	r0, [pc, #80]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015a4:	f004 fd4e 	bl	8006044 <HAL_TIM_Base_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80015ae:	f000 f94d 	bl	800184c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015b8:	f107 0310 	add.w	r3, r7, #16
 80015bc:	4619      	mov	r1, r3
 80015be:	480d      	ldr	r0, [pc, #52]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015c0:	f004 ff3e 	bl	8006440 <HAL_TIM_ConfigClockSource>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015ca:	f000 f93f 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015ce:	2320      	movs	r3, #32
 80015d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	4619      	mov	r1, r3
 80015da:	4806      	ldr	r0, [pc, #24]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015dc:	f005 f962 	bl	80068a4 <HAL_TIMEx_MasterConfigSynchronization>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80015e6:	f000 f931 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	3720      	adds	r7, #32
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000308 	.word	0x20000308

080015f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015fe:	f107 0310 	add.w	r3, r7, #16
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001616:	4b1e      	ldr	r3, [pc, #120]	@ (8001690 <MX_TIM3_Init+0x98>)
 8001618:	4a1e      	ldr	r2, [pc, #120]	@ (8001694 <MX_TIM3_Init+0x9c>)
 800161a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 11999;
 800161c:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <MX_TIM3_Init+0x98>)
 800161e:	f642 62df 	movw	r2, #11999	@ 0x2edf
 8001622:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001624:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <MX_TIM3_Init+0x98>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 800162a:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <MX_TIM3_Init+0x98>)
 800162c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001630:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001632:	4b17      	ldr	r3, [pc, #92]	@ (8001690 <MX_TIM3_Init+0x98>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <MX_TIM3_Init+0x98>)
 800163a:	2200      	movs	r2, #0
 800163c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800163e:	4814      	ldr	r0, [pc, #80]	@ (8001690 <MX_TIM3_Init+0x98>)
 8001640:	f004 fd00 	bl	8006044 <HAL_TIM_Base_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800164a:	f000 f8ff 	bl	800184c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800164e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001652:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001654:	f107 0310 	add.w	r3, r7, #16
 8001658:	4619      	mov	r1, r3
 800165a:	480d      	ldr	r0, [pc, #52]	@ (8001690 <MX_TIM3_Init+0x98>)
 800165c:	f004 fef0 	bl	8006440 <HAL_TIM_ConfigClockSource>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001666:	f000 f8f1 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	4619      	mov	r1, r3
 8001676:	4806      	ldr	r0, [pc, #24]	@ (8001690 <MX_TIM3_Init+0x98>)
 8001678:	f005 f914 	bl	80068a4 <HAL_TIMEx_MasterConfigSynchronization>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001682:	f000 f8e3 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	3720      	adds	r7, #32
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000354 	.word	0x20000354
 8001694:	40000400 	.word	0x40000400

08001698 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800169c:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 800169e:	4a23      	ldr	r2, [pc, #140]	@ (800172c <MX_USART1_UART_Init+0x94>)
 80016a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80016a2:	4b21      	ldr	r3, [pc, #132]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016a4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016be:	220c      	movs	r2, #12
 80016c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c2:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c8:	4b17      	ldr	r3, [pc, #92]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ce:	4b16      	ldr	r3, [pc, #88]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016da:	4b13      	ldr	r3, [pc, #76]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016dc:	2200      	movs	r2, #0
 80016de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016e0:	4811      	ldr	r0, [pc, #68]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016e2:	f005 f985 	bl	80069f0 <HAL_UART_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016ec:	f000 f8ae 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f0:	2100      	movs	r1, #0
 80016f2:	480d      	ldr	r0, [pc, #52]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 80016f4:	f005 ffae 	bl	8007654 <HAL_UARTEx_SetTxFifoThreshold>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016fe:	f000 f8a5 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001702:	2100      	movs	r1, #0
 8001704:	4808      	ldr	r0, [pc, #32]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 8001706:	f005 ffe3 	bl	80076d0 <HAL_UARTEx_SetRxFifoThreshold>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001710:	f000 f89c 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001714:	4804      	ldr	r0, [pc, #16]	@ (8001728 <MX_USART1_UART_Init+0x90>)
 8001716:	f005 ff64 	bl	80075e2 <HAL_UARTEx_DisableFifoMode>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001720:	f000 f894 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200003a0 	.word	0x200003a0
 800172c:	40013800 	.word	0x40013800

08001730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001736:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <MX_DMA_Init+0x50>)
 8001738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800173a:	4a11      	ldr	r2, [pc, #68]	@ (8001780 <MX_DMA_Init+0x50>)
 800173c:	f043 0304 	orr.w	r3, r3, #4
 8001740:	6493      	str	r3, [r2, #72]	@ 0x48
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <MX_DMA_Init+0x50>)
 8001744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001746:	f003 0304 	and.w	r3, r3, #4
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800174e:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <MX_DMA_Init+0x50>)
 8001750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001752:	4a0b      	ldr	r2, [pc, #44]	@ (8001780 <MX_DMA_Init+0x50>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6493      	str	r3, [r2, #72]	@ 0x48
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <MX_DMA_Init+0x50>)
 800175c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	200b      	movs	r0, #11
 800176c:	f000 ffab 	bl	80026c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001770:	200b      	movs	r0, #11
 8001772:	f000 ffc4 	bl	80026fe <HAL_NVIC_EnableIRQ>

}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40021000 	.word	0x40021000

08001784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b088      	sub	sp, #32
 8001788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178a:	f107 030c 	add.w	r3, r7, #12
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800179a:	4b29      	ldr	r3, [pc, #164]	@ (8001840 <MX_GPIO_Init+0xbc>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	4a28      	ldr	r2, [pc, #160]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a6:	4b26      	ldr	r3, [pc, #152]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	4b23      	ldr	r3, [pc, #140]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b6:	4a22      	ldr	r2, [pc, #136]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017be:	4b20      	ldr	r3, [pc, #128]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001840 <MX_GPIO_Init+0xbc>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017e8:	4816      	ldr	r0, [pc, #88]	@ (8001844 <MX_GPIO_Init+0xc0>)
 80017ea:	f002 f8f5 	bl	80039d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017f4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80017f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	4619      	mov	r1, r3
 8001804:	4810      	ldr	r0, [pc, #64]	@ (8001848 <MX_GPIO_Init+0xc4>)
 8001806:	f001 fe4b 	bl	80034a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800180a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800180e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001810:	2301      	movs	r3, #1
 8001812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001818:	2300      	movs	r3, #0
 800181a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	4619      	mov	r1, r3
 8001822:	4808      	ldr	r0, [pc, #32]	@ (8001844 <MX_GPIO_Init+0xc0>)
 8001824:	f001 fe3c 	bl	80034a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	2100      	movs	r1, #0
 800182c:	2028      	movs	r0, #40	@ 0x28
 800182e:	f000 ff4a 	bl	80026c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001832:	2028      	movs	r0, #40	@ 0x28
 8001834:	f000 ff63 	bl	80026fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001838:	bf00      	nop
 800183a:	3720      	adds	r7, #32
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40021000 	.word	0x40021000
 8001844:	48000400 	.word	0x48000400
 8001848:	48000800 	.word	0x48000800

0800184c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001850:	b672      	cpsid	i
}
 8001852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <Error_Handler+0x8>

08001858 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001860:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <I2Cx_MspInit+0xa8>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001864:	4a26      	ldr	r2, [pc, #152]	@ (8001900 <I2Cx_MspInit+0xa8>)
 8001866:	f043 0302 	orr.w	r3, r3, #2
 800186a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186c:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <I2Cx_MspInit+0xa8>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001878:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800187c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800187e:	2312      	movs	r3, #18
 8001880:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001882:	2301      	movs	r3, #1
 8001884:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800188a:	2304      	movs	r3, #4
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	4619      	mov	r1, r3
 8001894:	481b      	ldr	r0, [pc, #108]	@ (8001904 <I2Cx_MspInit+0xac>)
 8001896:	f001 fe03 	bl	80034a0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	4818      	ldr	r0, [pc, #96]	@ (8001904 <I2Cx_MspInit+0xac>)
 80018a2:	f001 fdfd 	bl	80034a0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80018a6:	4b16      	ldr	r3, [pc, #88]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018aa:	4a15      	ldr	r2, [pc, #84]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018b2:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018c8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001900 <I2Cx_MspInit+0xa8>)
 80018d0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80018d4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	210f      	movs	r1, #15
 80018da:	2021      	movs	r0, #33	@ 0x21
 80018dc:	f000 fef3 	bl	80026c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80018e0:	2021      	movs	r0, #33	@ 0x21
 80018e2:	f000 ff0c 	bl	80026fe <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	210f      	movs	r1, #15
 80018ea:	2022      	movs	r0, #34	@ 0x22
 80018ec:	f000 feeb 	bl	80026c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80018f0:	2022      	movs	r0, #34	@ 0x22
 80018f2:	f000 ff04 	bl	80026fe <HAL_NVIC_EnableIRQ>
}
 80018f6:	bf00      	nop
 80018f8:	3728      	adds	r7, #40	@ 0x28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000
 8001904:	48000400 	.word	0x48000400

08001908 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4a12      	ldr	r2, [pc, #72]	@ (800195c <I2Cx_Init+0x54>)
 8001914:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a11      	ldr	r2, [pc, #68]	@ (8001960 <I2Cx_Init+0x58>)
 800191a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ff89 	bl	8001858 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f002 f876 	bl	8003a38 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800194c:	2100      	movs	r1, #0
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f002 fe2c 	bl	80045ac <HAL_I2CEx_ConfigAnalogFilter>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40005800 	.word	0x40005800
 8001960:	00702681 	.word	0x00702681

08001964 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	@ 0x28
 8001968:	af04      	add	r7, sp, #16
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	4608      	mov	r0, r1
 800196e:	4611      	mov	r1, r2
 8001970:	461a      	mov	r2, r3
 8001972:	4603      	mov	r3, r0
 8001974:	72fb      	strb	r3, [r7, #11]
 8001976:	460b      	mov	r3, r1
 8001978:	813b      	strh	r3, [r7, #8]
 800197a:	4613      	mov	r3, r2
 800197c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800197e:	2300      	movs	r3, #0
 8001980:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001982:	7afb      	ldrb	r3, [r7, #11]
 8001984:	b299      	uxth	r1, r3
 8001986:	88f8      	ldrh	r0, [r7, #6]
 8001988:	893a      	ldrh	r2, [r7, #8]
 800198a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198e:	9302      	str	r3, [sp, #8]
 8001990:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	6a3b      	ldr	r3, [r7, #32]
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4603      	mov	r3, r0
 800199a:	68f8      	ldr	r0, [r7, #12]
 800199c:	f002 fa2a 	bl	8003df4 <HAL_I2C_Mem_Read>
 80019a0:	4603      	mov	r3, r0
 80019a2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80019a4:	7dfb      	ldrb	r3, [r7, #23]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d004      	beq.n	80019b4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80019aa:	7afb      	ldrb	r3, [r7, #11]
 80019ac:	4619      	mov	r1, r3
 80019ae:	68f8      	ldr	r0, [r7, #12]
 80019b0:	f000 f832 	bl	8001a18 <I2Cx_Error>
  }
  return status;
 80019b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b08a      	sub	sp, #40	@ 0x28
 80019c2:	af04      	add	r7, sp, #16
 80019c4:	60f8      	str	r0, [r7, #12]
 80019c6:	4608      	mov	r0, r1
 80019c8:	4611      	mov	r1, r2
 80019ca:	461a      	mov	r2, r3
 80019cc:	4603      	mov	r3, r0
 80019ce:	72fb      	strb	r3, [r7, #11]
 80019d0:	460b      	mov	r3, r1
 80019d2:	813b      	strh	r3, [r7, #8]
 80019d4:	4613      	mov	r3, r2
 80019d6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80019d8:	2300      	movs	r3, #0
 80019da:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80019dc:	7afb      	ldrb	r3, [r7, #11]
 80019de:	b299      	uxth	r1, r3
 80019e0:	88f8      	ldrh	r0, [r7, #6]
 80019e2:	893a      	ldrh	r2, [r7, #8]
 80019e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019e8:	9302      	str	r3, [sp, #8]
 80019ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	4603      	mov	r3, r0
 80019f4:	68f8      	ldr	r0, [r7, #12]
 80019f6:	f002 f8e9 	bl	8003bcc <HAL_I2C_Mem_Write>
 80019fa:	4603      	mov	r3, r0
 80019fc:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d004      	beq.n	8001a0e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001a04:	7afb      	ldrb	r3, [r7, #11]
 8001a06:	4619      	mov	r1, r3
 8001a08:	68f8      	ldr	r0, [r7, #12]
 8001a0a:	f000 f805 	bl	8001a18 <I2Cx_Error>
  }
  return status;
 8001a0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f002 f8a2 	bl	8003b6e <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff ff6c 	bl	8001908 <I2Cx_Init>
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001a3c:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <SENSOR_IO_Init+0x10>)
 8001a3e:	f7ff ff63 	bl	8001908 <I2Cx_Init>
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000744 	.word	0x20000744

08001a4c <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af02      	add	r7, sp, #8
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
 8001a56:	460b      	mov	r3, r1
 8001a58:	71bb      	strb	r3, [r7, #6]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001a5e:	79bb      	ldrb	r3, [r7, #6]
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	79f9      	ldrb	r1, [r7, #7]
 8001a64:	2301      	movs	r3, #1
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	1d7b      	adds	r3, r7, #5
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	4803      	ldr	r0, [pc, #12]	@ (8001a7c <SENSOR_IO_Write+0x30>)
 8001a70:	f7ff ffa5 	bl	80019be <I2Cx_WriteMultiple>
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000744 	.word	0x20000744

08001a80 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af02      	add	r7, sp, #8
 8001a86:	4603      	mov	r3, r0
 8001a88:	460a      	mov	r2, r1
 8001a8a:	71fb      	strb	r3, [r7, #7]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001a94:	79bb      	ldrb	r3, [r7, #6]
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	79f9      	ldrb	r1, [r7, #7]
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	f107 030f 	add.w	r3, r7, #15
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	4804      	ldr	r0, [pc, #16]	@ (8001ab8 <SENSOR_IO_Read+0x38>)
 8001aa8:	f7ff ff5c 	bl	8001964 <I2Cx_ReadMultiple>

  return read_value;
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000744 	.word	0x20000744

08001abc <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	603a      	str	r2, [r7, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
 8001aca:	460b      	mov	r3, r1
 8001acc:	71bb      	strb	r3, [r7, #6]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001ad2:	79bb      	ldrb	r3, [r7, #6]
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	79f9      	ldrb	r1, [r7, #7]
 8001ad8:	88bb      	ldrh	r3, [r7, #4]
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <SENSOR_IO_ReadMultiple+0x38>)
 8001ae4:	f7ff ff3e 	bl	8001964 <I2Cx_ReadMultiple>
 8001ae8:	4603      	mov	r3, r0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000744 	.word	0x20000744

08001af8 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001b02:	2300      	movs	r3, #0
 8001b04:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001b06:	4b19      	ldr	r3, [pc, #100]	@ (8001b6c <BSP_ACCELERO_Init+0x74>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	4798      	blx	r3
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b6a      	cmp	r3, #106	@ 0x6a
 8001b10:	d002      	beq.n	8001b18 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	73fb      	strb	r3, [r7, #15]
 8001b16:	e024      	b.n	8001b62 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001b18:	4b15      	ldr	r3, [pc, #84]	@ (8001b70 <BSP_ACCELERO_Init+0x78>)
 8001b1a:	4a14      	ldr	r2, [pc, #80]	@ (8001b6c <BSP_ACCELERO_Init+0x74>)
 8001b1c:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8001b1e:	2330      	movs	r3, #48	@ 0x30
 8001b20:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001b26:	2300      	movs	r3, #0
 8001b28:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001b2a:	2340      	movs	r3, #64	@ 0x40
 8001b2c:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001b36:	797a      	ldrb	r2, [r7, #5]
 8001b38:	7abb      	ldrb	r3, [r7, #10]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001b40:	7a3b      	ldrb	r3, [r7, #8]
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	b21b      	sxth	r3, r3
 8001b54:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <BSP_ACCELERO_Init+0x78>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	89ba      	ldrh	r2, [r7, #12]
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4798      	blx	r3
  }  

  return ret;
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000020 	.word	0x20000020
 8001b70:	20000798 	.word	0x20000798

08001b74 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d009      	beq.n	8001b98 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001b84:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d004      	beq.n	8001b98 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001b8e:	4b04      	ldr	r3, [pc, #16]	@ (8001ba0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	4798      	blx	r3
    }
  }
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000798 	.word	0x20000798

08001ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bae:	4a0e      	ldr	r2, [pc, #56]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc2:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc6:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	@ 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc8 <HAL_DAC_MspInit+0xdc>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d157      	bne.n	8001cbe <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ccc <HAL_DAC_MspInit+0xe0>)
 8001c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c12:	4a2e      	ldr	r2, [pc, #184]	@ (8001ccc <HAL_DAC_MspInit+0xe0>)
 8001c14:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001c18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001ccc <HAL_DAC_MspInit+0xe0>)
 8001c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c26:	4b29      	ldr	r3, [pc, #164]	@ (8001ccc <HAL_DAC_MspInit+0xe0>)
 8001c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ccc <HAL_DAC_MspInit+0xe0>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c32:	4b26      	ldr	r3, [pc, #152]	@ (8001ccc <HAL_DAC_MspInit+0xe0>)
 8001c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c3e:	2310      	movs	r3, #16
 8001c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c42:	2303      	movs	r3, #3
 8001c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c54:	f001 fc24 	bl	80034a0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001c58:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cd4 <HAL_DAC_MspInit+0xe8>)
 8001c5c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c60:	2206      	movs	r2, #6
 8001c62:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c64:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c66:	2210      	movs	r2, #16
 8001c68:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6a:	4b19      	ldr	r3, [pc, #100]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001c70:	4b17      	ldr	r3, [pc, #92]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c72:	2280      	movs	r2, #128	@ 0x80
 8001c74:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c76:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c7c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c7e:	4b14      	ldr	r3, [pc, #80]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c84:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001c86:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c88:	2220      	movs	r2, #32
 8001c8a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001c8c:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001c92:	480f      	ldr	r0, [pc, #60]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001c94:	f001 f936 	bl	8002f04 <HAL_DMA_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001c9e:	f7ff fdd5 	bl	800184c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	4a09      	ldr	r2, [pc, #36]	@ (8001cd0 <HAL_DAC_MspInit+0xe4>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	2036      	movs	r0, #54	@ 0x36
 8001cb4:	f000 fd07 	bl	80026c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cb8:	2036      	movs	r0, #54	@ 0x36
 8001cba:	f000 fd20 	bl	80026fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001cbe:	bf00      	nop
 8001cc0:	3728      	adds	r7, #40	@ 0x28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40007400 	.word	0x40007400
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	20000254 	.word	0x20000254
 8001cd4:	40020008 	.word	0x40020008

08001cd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b0ae      	sub	sp, #184	@ 0xb8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf0:	f107 0310 	add.w	r3, r7, #16
 8001cf4:	2294      	movs	r2, #148	@ 0x94
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f006 faf2 	bl	80082e2 <memset>
  if(hi2c->Instance==I2C2)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a21      	ldr	r2, [pc, #132]	@ (8001d88 <HAL_I2C_MspInit+0xb0>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d13b      	bne.n	8001d80 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001d08:	2380      	movs	r3, #128	@ 0x80
 8001d0a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d10:	f107 0310 	add.w	r3, r7, #16
 8001d14:	4618      	mov	r0, r3
 8001d16:	f003 fc7d 	bl	8005614 <HAL_RCCEx_PeriphCLKConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d20:	f7ff fd94 	bl	800184c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	4b19      	ldr	r3, [pc, #100]	@ (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d28:	4a18      	ldr	r2, [pc, #96]	@ (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d2a:	f043 0302 	orr.w	r3, r3, #2
 8001d2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d30:	4b16      	ldr	r3, [pc, #88]	@ (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d3c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d44:	2312      	movs	r3, #18
 8001d46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d56:	2304      	movs	r3, #4
 8001d58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d60:	4619      	mov	r1, r3
 8001d62:	480b      	ldr	r0, [pc, #44]	@ (8001d90 <HAL_I2C_MspInit+0xb8>)
 8001d64:	f001 fb9c 	bl	80034a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6c:	4a07      	ldr	r2, [pc, #28]	@ (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d72:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001d80:	bf00      	nop
 8001d82:	37b8      	adds	r7, #184	@ 0xb8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40005800 	.word	0x40005800
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	48000400 	.word	0x48000400

08001d94 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd0 <HAL_I2C_MspDeInit+0x3c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d10f      	bne.n	8001dc6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001da6:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <HAL_I2C_MspDeInit+0x40>)
 8001da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001daa:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <HAL_I2C_MspDeInit+0x40>)
 8001dac:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001db0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001db2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001db6:	4808      	ldr	r0, [pc, #32]	@ (8001dd8 <HAL_I2C_MspDeInit+0x44>)
 8001db8:	f001 fd04 	bl	80037c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001dbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001dc0:	4805      	ldr	r0, [pc, #20]	@ (8001dd8 <HAL_I2C_MspDeInit+0x44>)
 8001dc2:	f001 fcff 	bl	80037c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40005800 	.word	0x40005800
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	48000400 	.word	0x48000400

08001ddc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dec:	d10c      	bne.n	8001e08 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dee:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <HAL_TIM_Base_MspInit+0x68>)
 8001df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df2:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <HAL_TIM_Base_MspInit+0x68>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_TIM_Base_MspInit+0x68>)
 8001dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e06:	e018      	b.n	8001e3a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e48 <HAL_TIM_Base_MspInit+0x6c>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d113      	bne.n	8001e3a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e12:	4b0c      	ldr	r3, [pc, #48]	@ (8001e44 <HAL_TIM_Base_MspInit+0x68>)
 8001e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e16:	4a0b      	ldr	r2, [pc, #44]	@ (8001e44 <HAL_TIM_Base_MspInit+0x68>)
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e1e:	4b09      	ldr	r3, [pc, #36]	@ (8001e44 <HAL_TIM_Base_MspInit+0x68>)
 8001e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	60bb      	str	r3, [r7, #8]
 8001e28:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	201d      	movs	r0, #29
 8001e30:	f000 fc49 	bl	80026c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e34:	201d      	movs	r0, #29
 8001e36:	f000 fc62 	bl	80026fe <HAL_NVIC_EnableIRQ>
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40000400 	.word	0x40000400

08001e4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b0ae      	sub	sp, #184	@ 0xb8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	2294      	movs	r2, #148	@ 0x94
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f006 fa38 	bl	80082e2 <memset>
  if(huart->Instance==USART1)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a21      	ldr	r2, [pc, #132]	@ (8001efc <HAL_UART_MspInit+0xb0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d13a      	bne.n	8001ef2 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e80:	2300      	movs	r3, #0
 8001e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e84:	f107 0310 	add.w	r3, r7, #16
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f003 fbc3 	bl	8005614 <HAL_RCCEx_PeriphCLKConfig>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e94:	f7ff fcda 	bl	800184c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e98:	4b19      	ldr	r3, [pc, #100]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e9c:	4a18      	ldr	r2, [pc, #96]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001e9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ea4:	4b16      	ldr	r3, [pc, #88]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb0:	4b13      	ldr	r3, [pc, #76]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb4:	4a12      	ldr	r2, [pc, #72]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001eb6:	f043 0302 	orr.w	r3, r3, #2
 8001eba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ebc:	4b10      	ldr	r3, [pc, #64]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ec8:	23c0      	movs	r3, #192	@ 0xc0
 8001eca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eda:	2303      	movs	r3, #3
 8001edc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ee0:	2307      	movs	r3, #7
 8001ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001eea:	4619      	mov	r1, r3
 8001eec:	4805      	ldr	r0, [pc, #20]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001eee:	f001 fad7 	bl	80034a0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ef2:	bf00      	nop
 8001ef4:	37b8      	adds	r7, #184	@ 0xb8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40013800 	.word	0x40013800
 8001f00:	40021000 	.word	0x40021000
 8001f04:	48000400 	.word	0x48000400

08001f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <NMI_Handler+0x4>

08001f10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <HardFault_Handler+0x4>

08001f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <MemManage_Handler+0x4>

08001f20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <BusFault_Handler+0x4>

08001f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <UsageFault_Handler+0x4>

08001f30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f5e:	f000 fa93 	bl	8002488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001f6c:	4802      	ldr	r0, [pc, #8]	@ (8001f78 <DMA1_Channel1_IRQHandler+0x10>)
 8001f6e:	f001 f948 	bl	8003202 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000254 	.word	0x20000254

08001f7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f80:	4802      	ldr	r0, [pc, #8]	@ (8001f8c <TIM3_IRQHandler+0x10>)
 8001f82:	f004 f956 	bl	8006232 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000354 	.word	0x20000354

08001f90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001f94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f98:	f001 fd36 	bl	8003a08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001fa4:	4802      	ldr	r0, [pc, #8]	@ (8001fb0 <TIM6_DAC_IRQHandler+0x10>)
 8001fa6:	f000 fd4a 	bl	8002a3e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000240 	.word	0x20000240

08001fb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return 1;
 8001fb8:	2301      	movs	r3, #1
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <_kill>:

int _kill(int pid, int sig)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fce:	f006 f9db 	bl	8008388 <__errno>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2216      	movs	r2, #22
 8001fd6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <_exit>:

void _exit (int status)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff ffe7 	bl	8001fc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ff6:	bf00      	nop
 8001ff8:	e7fd      	b.n	8001ff6 <_exit+0x12>

08001ffa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	e00a      	b.n	8002022 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800200c:	f3af 8000 	nop.w
 8002010:	4601      	mov	r1, r0
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	1c5a      	adds	r2, r3, #1
 8002016:	60ba      	str	r2, [r7, #8]
 8002018:	b2ca      	uxtb	r2, r1
 800201a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	3301      	adds	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	429a      	cmp	r2, r3
 8002028:	dbf0      	blt.n	800200c <_read+0x12>
  }

  return len;
 800202a:	687b      	ldr	r3, [r7, #4]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3718      	adds	r7, #24
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e009      	b.n	800205a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	1c5a      	adds	r2, r3, #1
 800204a:	60ba      	str	r2, [r7, #8]
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	3301      	adds	r3, #1
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	429a      	cmp	r2, r3
 8002060:	dbf1      	blt.n	8002046 <_write+0x12>
  }
  return len;
 8002062:	687b      	ldr	r3, [r7, #4]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <_close>:

int _close(int file)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002074:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002094:	605a      	str	r2, [r3, #4]
  return 0;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <_isatty>:

int _isatty(int file)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020ac:	2301      	movs	r3, #1
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b085      	sub	sp, #20
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020dc:	4a14      	ldr	r2, [pc, #80]	@ (8002130 <_sbrk+0x5c>)
 80020de:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <_sbrk+0x60>)
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e8:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <_sbrk+0x64>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f0:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <_sbrk+0x64>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <_sbrk+0x68>)
 80020f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	429a      	cmp	r2, r3
 8002102:	d207      	bcs.n	8002114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002104:	f006 f940 	bl	8008388 <__errno>
 8002108:	4603      	mov	r3, r0
 800210a:	220c      	movs	r2, #12
 800210c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
 8002112:	e009      	b.n	8002128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <_sbrk+0x64>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <_sbrk+0x64>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <_sbrk+0x64>)
 8002124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002126:	68fb      	ldr	r3, [r7, #12]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	200a0000 	.word	0x200a0000
 8002134:	00000400 	.word	0x00000400
 8002138:	2000079c 	.word	0x2000079c
 800213c:	200008f0 	.word	0x200008f0

08002140 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <SystemInit+0x20>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214a:	4a05      	ldr	r2, [pc, #20]	@ (8002160 <SystemInit+0x20>)
 800214c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002150:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002164:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800219c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002168:	f7ff ffea 	bl	8002140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800216c:	480c      	ldr	r0, [pc, #48]	@ (80021a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800216e:	490d      	ldr	r1, [pc, #52]	@ (80021a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <LoopForever+0xe>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002174:	e002      	b.n	800217c <LoopCopyDataInit>

08002176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217a:	3304      	adds	r3, #4

0800217c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800217c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800217e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002180:	d3f9      	bcc.n	8002176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002182:	4a0a      	ldr	r2, [pc, #40]	@ (80021ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002184:	4c0a      	ldr	r4, [pc, #40]	@ (80021b0 <LoopForever+0x16>)
  movs r3, #0
 8002186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002188:	e001      	b.n	800218e <LoopFillZerobss>

0800218a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800218c:	3204      	adds	r2, #4

0800218e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800218e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002190:	d3fb      	bcc.n	800218a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002192:	f006 f8ff 	bl	8008394 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002196:	f7fe ffd3 	bl	8001140 <main>

0800219a <LoopForever>:

LoopForever:
    b LoopForever
 800219a:	e7fe      	b.n	800219a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800219c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80021a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a4:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 80021a8:	0800ac50 	.word	0x0800ac50
  ldr r2, =_sbss
 80021ac:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 80021b0:	200008f0 	.word	0x200008f0

080021b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021b4:	e7fe      	b.n	80021b4 <ADC1_IRQHandler>

080021b6 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b084      	sub	sp, #16
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80021c0:	2300      	movs	r3, #0
 80021c2:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80021c4:	2110      	movs	r1, #16
 80021c6:	20d4      	movs	r0, #212	@ 0xd4
 80021c8:	f7ff fc5a 	bl	8001a80 <SENSOR_IO_Read>
 80021cc:	4603      	mov	r3, r0
 80021ce:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80021dc:	7bba      	ldrb	r2, [r7, #14]
 80021de:	7bfb      	ldrb	r3, [r7, #15]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	461a      	mov	r2, r3
 80021e8:	2110      	movs	r1, #16
 80021ea:	20d4      	movs	r0, #212	@ 0xd4
 80021ec:	f7ff fc2e 	bl	8001a4c <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80021f0:	2112      	movs	r1, #18
 80021f2:	20d4      	movs	r0, #212	@ 0xd4
 80021f4:	f7ff fc44 	bl	8001a80 <SENSOR_IO_Read>
 80021f8:	4603      	mov	r3, r0
 80021fa:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	0a1b      	lsrs	r3, r3, #8
 8002200:	b29b      	uxth	r3, r3
 8002202:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002204:	7bbb      	ldrb	r3, [r7, #14]
 8002206:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 800220a:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800220c:	7bba      	ldrb	r2, [r7, #14]
 800220e:	7bfb      	ldrb	r3, [r7, #15]
 8002210:	4313      	orrs	r3, r2
 8002212:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002214:	7bbb      	ldrb	r3, [r7, #14]
 8002216:	461a      	mov	r2, r3
 8002218:	2112      	movs	r1, #18
 800221a:	20d4      	movs	r0, #212	@ 0xd4
 800221c:	f7ff fc16 	bl	8001a4c <SENSOR_IO_Write>
}
 8002220:	bf00      	nop
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800222e:	2300      	movs	r3, #0
 8002230:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002232:	2110      	movs	r1, #16
 8002234:	20d4      	movs	r0, #212	@ 0xd4
 8002236:	f7ff fc23 	bl	8001a80 <SENSOR_IO_Read>
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	f003 030f 	and.w	r3, r3, #15
 8002244:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8002246:	79fb      	ldrb	r3, [r7, #7]
 8002248:	461a      	mov	r2, r3
 800224a:	2110      	movs	r1, #16
 800224c:	20d4      	movs	r0, #212	@ 0xd4
 800224e:	f7ff fbfd 	bl	8001a4c <SENSOR_IO_Write>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 800225a:	b580      	push	{r7, lr}
 800225c:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800225e:	f7ff fbeb 	bl	8001a38 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002262:	210f      	movs	r1, #15
 8002264:	20d4      	movs	r0, #212	@ 0xd4
 8002266:	f7ff fc0b 	bl	8001a80 <SENSOR_IO_Read>
 800226a:	4603      	mov	r3, r0
}
 800226c:	4618      	mov	r0, r3
 800226e:	bd80      	pop	{r7, pc}

08002270 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800227e:	2115      	movs	r1, #21
 8002280:	20d4      	movs	r0, #212	@ 0xd4
 8002282:	f7ff fbfd 	bl	8001a80 <SENSOR_IO_Read>
 8002286:	4603      	mov	r3, r0
 8002288:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	f023 0310 	bic.w	r3, r3, #16
 8002290:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d003      	beq.n	80022a0 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002298:	7bfb      	ldrb	r3, [r7, #15]
 800229a:	f043 0310 	orr.w	r3, r3, #16
 800229e:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	461a      	mov	r2, r3
 80022a4:	2115      	movs	r1, #21
 80022a6:	20d4      	movs	r0, #212	@ 0xd4
 80022a8:	f7ff fbd0 	bl	8001a4c <SENSOR_IO_Write>
}
 80022ac:	bf00      	nop
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b088      	sub	sp, #32
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80022ca:	2110      	movs	r1, #16
 80022cc:	20d4      	movs	r0, #212	@ 0xd4
 80022ce:	f7ff fbd7 	bl	8001a80 <SENSOR_IO_Read>
 80022d2:	4603      	mov	r3, r0
 80022d4:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80022d6:	f107 0208 	add.w	r2, r7, #8
 80022da:	2306      	movs	r3, #6
 80022dc:	2128      	movs	r1, #40	@ 0x28
 80022de:	20d4      	movs	r0, #212	@ 0xd4
 80022e0:	f7ff fbec 	bl	8001abc <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80022e4:	2300      	movs	r3, #0
 80022e6:	77fb      	strb	r3, [r7, #31]
 80022e8:	e01a      	b.n	8002320 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80022ea:	7ffb      	ldrb	r3, [r7, #31]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	3301      	adds	r3, #1
 80022f0:	3320      	adds	r3, #32
 80022f2:	443b      	add	r3, r7
 80022f4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	7ffa      	ldrb	r2, [r7, #31]
 80022fe:	0052      	lsls	r2, r2, #1
 8002300:	3220      	adds	r2, #32
 8002302:	443a      	add	r2, r7
 8002304:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002308:	4413      	add	r3, r2
 800230a:	b29a      	uxth	r2, r3
 800230c:	7ffb      	ldrb	r3, [r7, #31]
 800230e:	b212      	sxth	r2, r2
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	3320      	adds	r3, #32
 8002314:	443b      	add	r3, r7
 8002316:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800231a:	7ffb      	ldrb	r3, [r7, #31]
 800231c:	3301      	adds	r3, #1
 800231e:	77fb      	strb	r3, [r7, #31]
 8002320:	7ffb      	ldrb	r3, [r7, #31]
 8002322:	2b02      	cmp	r3, #2
 8002324:	d9e1      	bls.n	80022ea <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002326:	7dfb      	ldrb	r3, [r7, #23]
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b0c      	cmp	r3, #12
 800232e:	d829      	bhi.n	8002384 <LSM6DSL_AccReadXYZ+0xd0>
 8002330:	a201      	add	r2, pc, #4	@ (adr r2, 8002338 <LSM6DSL_AccReadXYZ+0x84>)
 8002332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002336:	bf00      	nop
 8002338:	0800236d 	.word	0x0800236d
 800233c:	08002385 	.word	0x08002385
 8002340:	08002385 	.word	0x08002385
 8002344:	08002385 	.word	0x08002385
 8002348:	0800237f 	.word	0x0800237f
 800234c:	08002385 	.word	0x08002385
 8002350:	08002385 	.word	0x08002385
 8002354:	08002385 	.word	0x08002385
 8002358:	08002373 	.word	0x08002373
 800235c:	08002385 	.word	0x08002385
 8002360:	08002385 	.word	0x08002385
 8002364:	08002385 	.word	0x08002385
 8002368:	08002379 	.word	0x08002379
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 800236c:	4b18      	ldr	r3, [pc, #96]	@ (80023d0 <LSM6DSL_AccReadXYZ+0x11c>)
 800236e:	61bb      	str	r3, [r7, #24]
    break;
 8002370:	e008      	b.n	8002384 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002372:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <LSM6DSL_AccReadXYZ+0x120>)
 8002374:	61bb      	str	r3, [r7, #24]
    break;
 8002376:	e005      	b.n	8002384 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002378:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <LSM6DSL_AccReadXYZ+0x124>)
 800237a:	61bb      	str	r3, [r7, #24]
    break;
 800237c:	e002      	b.n	8002384 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800237e:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <LSM6DSL_AccReadXYZ+0x128>)
 8002380:	61bb      	str	r3, [r7, #24]
    break;    
 8002382:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002384:	2300      	movs	r3, #0
 8002386:	77fb      	strb	r3, [r7, #31]
 8002388:	e01a      	b.n	80023c0 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800238a:	7ffb      	ldrb	r3, [r7, #31]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	3320      	adds	r3, #32
 8002390:	443b      	add	r3, r7
 8002392:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002396:	ee07 3a90 	vmov	s15, r3
 800239a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800239e:	edd7 7a06 	vldr	s15, [r7, #24]
 80023a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a6:	7ffb      	ldrb	r3, [r7, #31]
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023b2:	ee17 2a90 	vmov	r2, s15
 80023b6:	b212      	sxth	r2, r2
 80023b8:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80023ba:	7ffb      	ldrb	r3, [r7, #31]
 80023bc:	3301      	adds	r3, #1
 80023be:	77fb      	strb	r3, [r7, #31]
 80023c0:	7ffb      	ldrb	r3, [r7, #31]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d9e1      	bls.n	800238a <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80023c6:	bf00      	nop
 80023c8:	bf00      	nop
 80023ca:	3720      	adds	r7, #32
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	3d79db23 	.word	0x3d79db23
 80023d4:	3df9db23 	.word	0x3df9db23
 80023d8:	3e79db23 	.word	0x3e79db23
 80023dc:	3ef9db23 	.word	0x3ef9db23

080023e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ea:	2003      	movs	r0, #3
 80023ec:	f000 f960 	bl	80026b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023f0:	2000      	movs	r0, #0
 80023f2:	f000 f80d 	bl	8002410 <HAL_InitTick>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	71fb      	strb	r3, [r7, #7]
 8002400:	e001      	b.n	8002406 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002402:	f7ff fbcf 	bl	8001ba4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002406:	79fb      	ldrb	r3, [r7, #7]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800241c:	4b17      	ldr	r3, [pc, #92]	@ (800247c <HAL_InitTick+0x6c>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d023      	beq.n	800246c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002424:	4b16      	ldr	r3, [pc, #88]	@ (8002480 <HAL_InitTick+0x70>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b14      	ldr	r3, [pc, #80]	@ (800247c <HAL_InitTick+0x6c>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	4619      	mov	r1, r3
 800242e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002432:	fbb3 f3f1 	udiv	r3, r3, r1
 8002436:	fbb2 f3f3 	udiv	r3, r2, r3
 800243a:	4618      	mov	r0, r3
 800243c:	f000 f96d 	bl	800271a <HAL_SYSTICK_Config>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10f      	bne.n	8002466 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b0f      	cmp	r3, #15
 800244a:	d809      	bhi.n	8002460 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800244c:	2200      	movs	r2, #0
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	f04f 30ff 	mov.w	r0, #4294967295
 8002454:	f000 f937 	bl	80026c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002458:	4a0a      	ldr	r2, [pc, #40]	@ (8002484 <HAL_InitTick+0x74>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	e007      	b.n	8002470 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e004      	b.n	8002470 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	e001      	b.n	8002470 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002470:	7bfb      	ldrb	r3, [r7, #15]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20000058 	.word	0x20000058
 8002480:	2000001c 	.word	0x2000001c
 8002484:	20000054 	.word	0x20000054

08002488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_IncTick+0x20>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_IncTick+0x24>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4413      	add	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <HAL_IncTick+0x24>)
 800249a:	6013      	str	r3, [r2, #0]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000058 	.word	0x20000058
 80024ac:	200007a0 	.word	0x200007a0

080024b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return uwTick;
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <HAL_GetTick+0x14>)
 80024b6:	681b      	ldr	r3, [r3, #0]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	200007a0 	.word	0x200007a0

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff ffee 	bl	80024b0 <HAL_GetTick>
 80024d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e0:	d005      	beq.n	80024ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024e2:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <HAL_Delay+0x44>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024ee:	bf00      	nop
 80024f0:	f7ff ffde 	bl	80024b0 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d8f7      	bhi.n	80024f0 <HAL_Delay+0x28>
  {
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000058 	.word	0x20000058

08002510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002520:	4b0c      	ldr	r3, [pc, #48]	@ (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800252c:	4013      	ands	r3, r2
 800252e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002538:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800253c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002542:	4a04      	ldr	r2, [pc, #16]	@ (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	60d3      	str	r3, [r2, #12]
}
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800255c:	4b04      	ldr	r3, [pc, #16]	@ (8002570 <__NVIC_GetPriorityGrouping+0x18>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	f003 0307 	and.w	r3, r3, #7
}
 8002566:	4618      	mov	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	2b00      	cmp	r3, #0
 8002584:	db0b      	blt.n	800259e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	f003 021f 	and.w	r2, r3, #31
 800258c:	4907      	ldr	r1, [pc, #28]	@ (80025ac <__NVIC_EnableIRQ+0x38>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	2001      	movs	r0, #1
 8002596:	fa00 f202 	lsl.w	r2, r0, r2
 800259a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000e100 	.word	0xe000e100

080025b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	db0a      	blt.n	80025da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	490c      	ldr	r1, [pc, #48]	@ (80025fc <__NVIC_SetPriority+0x4c>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	0112      	lsls	r2, r2, #4
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	440b      	add	r3, r1
 80025d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025d8:	e00a      	b.n	80025f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4908      	ldr	r1, [pc, #32]	@ (8002600 <__NVIC_SetPriority+0x50>)
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3b04      	subs	r3, #4
 80025e8:	0112      	lsls	r2, r2, #4
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	440b      	add	r3, r1
 80025ee:	761a      	strb	r2, [r3, #24]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000e100 	.word	0xe000e100
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002604:	b480      	push	{r7}
 8002606:	b089      	sub	sp, #36	@ 0x24
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f1c3 0307 	rsb	r3, r3, #7
 800261e:	2b04      	cmp	r3, #4
 8002620:	bf28      	it	cs
 8002622:	2304      	movcs	r3, #4
 8002624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3304      	adds	r3, #4
 800262a:	2b06      	cmp	r3, #6
 800262c:	d902      	bls.n	8002634 <NVIC_EncodePriority+0x30>
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3b03      	subs	r3, #3
 8002632:	e000      	b.n	8002636 <NVIC_EncodePriority+0x32>
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	f04f 32ff 	mov.w	r2, #4294967295
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43da      	mvns	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	401a      	ands	r2, r3
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800264c:	f04f 31ff 	mov.w	r1, #4294967295
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	43d9      	mvns	r1, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	4313      	orrs	r3, r2
         );
}
 800265e:	4618      	mov	r0, r3
 8002660:	3724      	adds	r7, #36	@ 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800267c:	d301      	bcc.n	8002682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800267e:	2301      	movs	r3, #1
 8002680:	e00f      	b.n	80026a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002682:	4a0a      	ldr	r2, [pc, #40]	@ (80026ac <SysTick_Config+0x40>)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3b01      	subs	r3, #1
 8002688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800268a:	210f      	movs	r1, #15
 800268c:	f04f 30ff 	mov.w	r0, #4294967295
 8002690:	f7ff ff8e 	bl	80025b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <SysTick_Config+0x40>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269a:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <SysTick_Config+0x40>)
 800269c:	2207      	movs	r2, #7
 800269e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	e000e010 	.word	0xe000e010

080026b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff ff29 	bl	8002510 <__NVIC_SetPriorityGrouping>
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b086      	sub	sp, #24
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	4603      	mov	r3, r0
 80026ce:	60b9      	str	r1, [r7, #8]
 80026d0:	607a      	str	r2, [r7, #4]
 80026d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026d8:	f7ff ff3e 	bl	8002558 <__NVIC_GetPriorityGrouping>
 80026dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	68b9      	ldr	r1, [r7, #8]
 80026e2:	6978      	ldr	r0, [r7, #20]
 80026e4:	f7ff ff8e 	bl	8002604 <NVIC_EncodePriority>
 80026e8:	4602      	mov	r2, r0
 80026ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ee:	4611      	mov	r1, r2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff ff5d 	bl	80025b0 <__NVIC_SetPriority>
}
 80026f6:	bf00      	nop
 80026f8:	3718      	adds	r7, #24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	4603      	mov	r3, r0
 8002706:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff31 	bl	8002574 <__NVIC_EnableIRQ>
}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ffa2 	bl	800266c <SysTick_Config>
 8002728:	4603      	mov	r3, r0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d101      	bne.n	8002744 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e014      	b.n	800276e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	791b      	ldrb	r3, [r3, #4]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d105      	bne.n	800275a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff fa49 	bl	8001bec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2202      	movs	r2, #2
 800275e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	795b      	ldrb	r3, [r3, #5]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_DAC_Start+0x16>
 8002788:	2302      	movs	r3, #2
 800278a:	e040      	b.n	800280e <HAL_DAC_Start+0x98>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2202      	movs	r2, #2
 8002796:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6819      	ldr	r1, [r3, #0]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f003 0310 	and.w	r3, r3, #16
 80027a4:	2201      	movs	r2, #1
 80027a6:	409a      	lsls	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10f      	bne.n	80027d6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d11d      	bne.n	8002800 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0201 	orr.w	r2, r2, #1
 80027d2:	605a      	str	r2, [r3, #4]
 80027d4:	e014      	b.n	8002800 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f003 0310 	and.w	r3, r3, #16
 80027e6:	2102      	movs	r1, #2
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d107      	bne.n	8002800 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0202 	orr.w	r2, r2, #2
 80027fe:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
	...

0800281c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
 8002828:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800282a:	2300      	movs	r3, #0
 800282c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	795b      	ldrb	r3, [r3, #5]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_DAC_Start_DMA+0x1e>
 8002836:	2302      	movs	r3, #2
 8002838:	e0ab      	b.n	8002992 <HAL_DAC_Start_DMA+0x176>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2201      	movs	r2, #1
 800283e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2202      	movs	r2, #2
 8002844:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d12f      	bne.n	80028ac <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	4a52      	ldr	r2, [pc, #328]	@ (800299c <HAL_DAC_Start_DMA+0x180>)
 8002852:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4a51      	ldr	r2, [pc, #324]	@ (80029a0 <HAL_DAC_Start_DMA+0x184>)
 800285a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	4a50      	ldr	r2, [pc, #320]	@ (80029a4 <HAL_DAC_Start_DMA+0x188>)
 8002862:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002872:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002874:	6a3b      	ldr	r3, [r7, #32]
 8002876:	2b08      	cmp	r3, #8
 8002878:	d013      	beq.n	80028a2 <HAL_DAC_Start_DMA+0x86>
 800287a:	6a3b      	ldr	r3, [r7, #32]
 800287c:	2b08      	cmp	r3, #8
 800287e:	d845      	bhi.n	800290c <HAL_DAC_Start_DMA+0xf0>
 8002880:	6a3b      	ldr	r3, [r7, #32]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_DAC_Start_DMA+0x72>
 8002886:	6a3b      	ldr	r3, [r7, #32]
 8002888:	2b04      	cmp	r3, #4
 800288a:	d005      	beq.n	8002898 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800288c:	e03e      	b.n	800290c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	3308      	adds	r3, #8
 8002894:	613b      	str	r3, [r7, #16]
        break;
 8002896:	e03c      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	330c      	adds	r3, #12
 800289e:	613b      	str	r3, [r7, #16]
        break;
 80028a0:	e037      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	3310      	adds	r3, #16
 80028a8:	613b      	str	r3, [r7, #16]
        break;
 80028aa:	e032      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	4a3d      	ldr	r2, [pc, #244]	@ (80029a8 <HAL_DAC_Start_DMA+0x18c>)
 80028b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a3c      	ldr	r2, [pc, #240]	@ (80029ac <HAL_DAC_Start_DMA+0x190>)
 80028ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	4a3b      	ldr	r2, [pc, #236]	@ (80029b0 <HAL_DAC_Start_DMA+0x194>)
 80028c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80028d2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80028d4:	6a3b      	ldr	r3, [r7, #32]
 80028d6:	2b08      	cmp	r3, #8
 80028d8:	d013      	beq.n	8002902 <HAL_DAC_Start_DMA+0xe6>
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d817      	bhi.n	8002910 <HAL_DAC_Start_DMA+0xf4>
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_DAC_Start_DMA+0xd2>
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	2b04      	cmp	r3, #4
 80028ea:	d005      	beq.n	80028f8 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80028ec:	e010      	b.n	8002910 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3314      	adds	r3, #20
 80028f4:	613b      	str	r3, [r7, #16]
        break;
 80028f6:	e00c      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	3318      	adds	r3, #24
 80028fe:	613b      	str	r3, [r7, #16]
        break;
 8002900:	e007      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	331c      	adds	r3, #28
 8002908:	613b      	str	r3, [r7, #16]
        break;
 800290a:	e002      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
        break;
 800290c:	bf00      	nop
 800290e:	e000      	b.n	8002912 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002910:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d111      	bne.n	800293c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002926:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6898      	ldr	r0, [r3, #8]
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	f000 fb8f 	bl	8003054 <HAL_DMA_Start_IT>
 8002936:	4603      	mov	r3, r0
 8002938:	75fb      	strb	r3, [r7, #23]
 800293a:	e010      	b.n	800295e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800294a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	68d8      	ldr	r0, [r3, #12]
 8002950:	6879      	ldr	r1, [r7, #4]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	f000 fb7d 	bl	8003054 <HAL_DMA_Start_IT>
 800295a:	4603      	mov	r3, r0
 800295c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002964:	7dfb      	ldrb	r3, [r7, #23]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10c      	bne.n	8002984 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6819      	ldr	r1, [r3, #0]
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0310 	and.w	r3, r3, #16
 8002976:	2201      	movs	r2, #1
 8002978:	409a      	lsls	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e005      	b.n	8002990 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	f043 0204 	orr.w	r2, r3, #4
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002990:	7dfb      	ldrb	r3, [r7, #23]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3718      	adds	r7, #24
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	08002ddd 	.word	0x08002ddd
 80029a0:	08002dff 	.word	0x08002dff
 80029a4:	08002e1b 	.word	0x08002e1b
 80029a8:	08002e99 	.word	0x08002e99
 80029ac:	08002ebb 	.word	0x08002ebb
 80029b0:	08002ed7 	.word	0x08002ed7

080029b4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6819      	ldr	r1, [r3, #0]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	f003 0310 	and.w	r3, r3, #16
 80029ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	43da      	mvns	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	400a      	ands	r2, r1
 80029da:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6819      	ldr	r1, [r3, #0]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	f003 0310 	and.w	r3, r3, #16
 80029e8:	2201      	movs	r2, #1
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43da      	mvns	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	400a      	ands	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d10d      	bne.n	8002a1a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 fba1 	bl	800314a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	e00c      	b.n	8002a34 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 fb93 	bl	800314a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002a32:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a54:	d120      	bne.n	8002a98 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a64:	d118      	bne.n	8002a98 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2204      	movs	r2, #4
 8002a6a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a80:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a90:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f84b 	bl	8002b2e <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002aa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002aa6:	d120      	bne.n	8002aea <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ab2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ab6:	d118      	bne.n	8002aea <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2204      	movs	r2, #4
 8002abc:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	f043 0202 	orr.w	r2, r3, #2
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002ad2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002ae2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 f9cd 	bl	8002e84 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b083      	sub	sp, #12
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b083      	sub	sp, #12
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	795b      	ldrb	r3, [r3, #5]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_DAC_ConfigChannel+0x1c>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e137      	b.n	8002dd0 <HAL_DAC_ConfigChannel+0x28c>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2201      	movs	r2, #1
 8002b64:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2202      	movs	r2, #2
 8002b6a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	f040 8081 	bne.w	8002c78 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002b76:	f7ff fc9b 	bl	80024b0 <HAL_GetTick>
 8002b7a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d140      	bne.n	8002c04 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b82:	e018      	b.n	8002bb6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b84:	f7ff fc94 	bl	80024b0 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d911      	bls.n	8002bb6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00a      	beq.n	8002bb6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	f043 0208 	orr.w	r2, r3, #8
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2203      	movs	r2, #3
 8002bb0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e10c      	b.n	8002dd0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1df      	bne.n	8002b84 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	f7ff fc7f 	bl	80024c8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	69d2      	ldr	r2, [r2, #28]
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bd4:	e023      	b.n	8002c1e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002bd6:	f7ff fc6b 	bl	80024b0 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d90f      	bls.n	8002c04 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	da0a      	bge.n	8002c04 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	f043 0208 	orr.w	r2, r3, #8
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e0e5      	b.n	8002dd0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	dbe3      	blt.n	8002bd6 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002c0e:	2001      	movs	r0, #1
 8002c10:	f7ff fc5a 	bl	80024c8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	69d2      	ldr	r2, [r2, #28]
 8002c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	ea02 0103 	and.w	r1, r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	6a1a      	ldr	r2, [r3, #32]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f003 0310 	and.w	r3, r3, #16
 8002c42:	409a      	lsls	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f003 0310 	and.w	r3, r3, #16
 8002c58:	21ff      	movs	r1, #255	@ 0xff
 8002c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	ea02 0103 	and.w	r1, r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f003 0310 	and.w	r3, r3, #16
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	430a      	orrs	r2, r1
 8002c76:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d11d      	bne.n	8002cbc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c86:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	221f      	movs	r2, #31
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69fa      	ldr	r2, [r7, #28]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69fa      	ldr	r2, [r7, #28]
 8002cba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f003 0310 	and.w	r3, r3, #16
 8002cca:	2207      	movs	r2, #7
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69fa      	ldr	r2, [r7, #28]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69fa      	ldr	r2, [r7, #28]
 8002d02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6819      	ldr	r1, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f003 0310 	and.w	r3, r3, #16
 8002d10:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43da      	mvns	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	400a      	ands	r2, r1
 8002d20:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f003 0310 	and.w	r3, r3, #16
 8002d30:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69fa      	ldr	r2, [r7, #28]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f003 0310 	and.w	r3, r3, #16
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	69fa      	ldr	r2, [r7, #28]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d60:	d104      	bne.n	8002d6c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	e018      	b.n	8002d9e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d104      	bne.n	8002d7e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002d7a:	61fb      	str	r3, [r7, #28]
 8002d7c:	e00f      	b.n	8002d9e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002d7e:	f002 fb51 	bl	8005424 <HAL_RCC_GetHCLKFreq>
 8002d82:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	4a14      	ldr	r2, [pc, #80]	@ (8002dd8 <HAL_DAC_ConfigChannel+0x294>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d904      	bls.n	8002d96 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d92:	61fb      	str	r3, [r7, #28]
 8002d94:	e003      	b.n	8002d9e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002d9c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	69fa      	ldr	r2, [r7, #28]
 8002da4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6819      	ldr	r1, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f003 0310 	and.w	r3, r3, #16
 8002db2:	22c0      	movs	r2, #192	@ 0xc0
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43da      	mvns	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3720      	adds	r7, #32
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	04c4b400 	.word	0x04c4b400

08002ddc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f7ff fe81 	bl	8002af2 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2201      	movs	r2, #1
 8002df4:	711a      	strb	r2, [r3, #4]
}
 8002df6:	bf00      	nop
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f7ff fe7a 	bl	8002b06 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b084      	sub	sp, #16
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e26:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	f043 0204 	orr.w	r2, r3, #4
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f7ff fe70 	bl	8002b1a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	711a      	strb	r2, [r3, #4]
}
 8002e40:	bf00      	nop
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f7ff ffce 	bl	8002e48 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	711a      	strb	r2, [r3, #4]
}
 8002eb2:	bf00      	nop
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b084      	sub	sp, #16
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002ec8:	68f8      	ldr	r0, [r7, #12]
 8002eca:	f7ff ffc7 	bl	8002e5c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002ece:	bf00      	nop
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b084      	sub	sp, #16
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	f043 0204 	orr.w	r2, r3, #4
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f7ff ffbd 	bl	8002e70 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	711a      	strb	r2, [r3, #4]
}
 8002efc:	bf00      	nop
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e08d      	b.n	8003032 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4b47      	ldr	r3, [pc, #284]	@ (800303c <HAL_DMA_Init+0x138>)
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d80f      	bhi.n	8002f42 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	4b45      	ldr	r3, [pc, #276]	@ (8003040 <HAL_DMA_Init+0x13c>)
 8002f2a:	4413      	add	r3, r2
 8002f2c:	4a45      	ldr	r2, [pc, #276]	@ (8003044 <HAL_DMA_Init+0x140>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	091b      	lsrs	r3, r3, #4
 8002f34:	009a      	lsls	r2, r3, #2
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a42      	ldr	r2, [pc, #264]	@ (8003048 <HAL_DMA_Init+0x144>)
 8002f3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f40:	e00e      	b.n	8002f60 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b40      	ldr	r3, [pc, #256]	@ (800304c <HAL_DMA_Init+0x148>)
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4a3d      	ldr	r2, [pc, #244]	@ (8003044 <HAL_DMA_Init+0x140>)
 8002f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	009a      	lsls	r2, r3, #2
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a3c      	ldr	r2, [pc, #240]	@ (8003050 <HAL_DMA_Init+0x14c>)
 8002f5e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 fa12 	bl	80033dc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fc0:	d102      	bne.n	8002fc8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002fdc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d010      	beq.n	8003008 <HAL_DMA_Init+0x104>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d80c      	bhi.n	8003008 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 fa32 	bl	8003458 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003004:	605a      	str	r2, [r3, #4]
 8003006:	e008      	b.n	800301a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40020407 	.word	0x40020407
 8003040:	bffdfff8 	.word	0xbffdfff8
 8003044:	cccccccd 	.word	0xcccccccd
 8003048:	40020000 	.word	0x40020000
 800304c:	bffdfbf8 	.word	0xbffdfbf8
 8003050:	40020400 	.word	0x40020400

08003054 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_DMA_Start_IT+0x20>
 8003070:	2302      	movs	r3, #2
 8003072:	e066      	b.n	8003142 <HAL_DMA_Start_IT+0xee>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b01      	cmp	r3, #1
 8003086:	d155      	bne.n	8003134 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f957 	bl	8003360 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d008      	beq.n	80030cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 020e 	orr.w	r2, r2, #14
 80030c8:	601a      	str	r2, [r3, #0]
 80030ca:	e00f      	b.n	80030ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0204 	bic.w	r2, r2, #4
 80030da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 020a 	orr.w	r2, r2, #10
 80030ea:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003104:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003108:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310e:	2b00      	cmp	r3, #0
 8003110:	d007      	beq.n	8003122 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003120:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f042 0201 	orr.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	e005      	b.n	8003140 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800313c:	2302      	movs	r3, #2
 800313e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003140:	7dfb      	ldrb	r3, [r7, #23]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3718      	adds	r7, #24
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800314a:	b480      	push	{r7}
 800314c:	b085      	sub	sp, #20
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d008      	beq.n	8003174 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2204      	movs	r2, #4
 8003166:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e040      	b.n	80031f6 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 020e 	bic.w	r2, r2, #14
 8003182:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800318e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003192:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a8:	f003 021c 	and.w	r2, r3, #28
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b0:	2101      	movs	r1, #1
 80031b2:	fa01 f202 	lsl.w	r2, r1, r2
 80031b6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031c0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00c      	beq.n	80031e4 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031d8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80031e2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3714      	adds	r7, #20
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b084      	sub	sp, #16
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321e:	f003 031c 	and.w	r3, r3, #28
 8003222:	2204      	movs	r2, #4
 8003224:	409a      	lsls	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4013      	ands	r3, r2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d026      	beq.n	800327c <HAL_DMA_IRQHandler+0x7a>
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d021      	beq.n	800327c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0320 	and.w	r3, r3, #32
 8003242:	2b00      	cmp	r3, #0
 8003244:	d107      	bne.n	8003256 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 0204 	bic.w	r2, r2, #4
 8003254:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325a:	f003 021c 	and.w	r2, r3, #28
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	2104      	movs	r1, #4
 8003264:	fa01 f202 	lsl.w	r2, r1, r2
 8003268:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326e:	2b00      	cmp	r3, #0
 8003270:	d071      	beq.n	8003356 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800327a:	e06c      	b.n	8003356 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003280:	f003 031c 	and.w	r3, r3, #28
 8003284:	2202      	movs	r2, #2
 8003286:	409a      	lsls	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4013      	ands	r3, r2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d02e      	beq.n	80032ee <HAL_DMA_IRQHandler+0xec>
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d029      	beq.n	80032ee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0320 	and.w	r3, r3, #32
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10b      	bne.n	80032c0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 020a 	bic.w	r2, r2, #10
 80032b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c4:	f003 021c 	and.w	r2, r3, #28
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032cc:	2102      	movs	r1, #2
 80032ce:	fa01 f202 	lsl.w	r2, r1, r2
 80032d2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d038      	beq.n	8003356 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80032ec:	e033      	b.n	8003356 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f2:	f003 031c 	and.w	r3, r3, #28
 80032f6:	2208      	movs	r2, #8
 80032f8:	409a      	lsls	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d02a      	beq.n	8003358 <HAL_DMA_IRQHandler+0x156>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f003 0308 	and.w	r3, r3, #8
 8003308:	2b00      	cmp	r3, #0
 800330a:	d025      	beq.n	8003358 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 020e 	bic.w	r2, r2, #14
 800331a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003320:	f003 021c 	and.w	r2, r3, #28
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003328:	2101      	movs	r1, #1
 800332a:	fa01 f202 	lsl.w	r2, r1, r2
 800332e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800334a:	2b00      	cmp	r3, #0
 800334c:	d004      	beq.n	8003358 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003356:	bf00      	nop
 8003358:	bf00      	nop
}
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
 800336c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003376:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337c:	2b00      	cmp	r3, #0
 800337e:	d004      	beq.n	800338a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003388:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	f003 021c 	and.w	r2, r3, #28
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	2101      	movs	r1, #1
 8003398:	fa01 f202 	lsl.w	r2, r1, r2
 800339c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2b10      	cmp	r3, #16
 80033ac:	d108      	bne.n	80033c0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033be:	e007      	b.n	80033d0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	60da      	str	r2, [r3, #12]
}
 80033d0:	bf00      	nop
 80033d2:	3714      	adds	r7, #20
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	461a      	mov	r2, r3
 80033ea:	4b17      	ldr	r3, [pc, #92]	@ (8003448 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d80a      	bhi.n	8003406 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f4:	089b      	lsrs	r3, r3, #2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80033fc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6493      	str	r3, [r2, #72]	@ 0x48
 8003404:	e007      	b.n	8003416 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340a:	089b      	lsrs	r3, r3, #2
 800340c:	009a      	lsls	r2, r3, #2
 800340e:	4b0f      	ldr	r3, [pc, #60]	@ (800344c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003410:	4413      	add	r3, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	b2db      	uxtb	r3, r3
 800341c:	3b08      	subs	r3, #8
 800341e:	4a0c      	ldr	r2, [pc, #48]	@ (8003450 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003420:	fba2 2303 	umull	r2, r3, r2, r3
 8003424:	091b      	lsrs	r3, r3, #4
 8003426:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a0a      	ldr	r2, [pc, #40]	@ (8003454 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800342c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	2201      	movs	r2, #1
 8003436:	409a      	lsls	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800343c:	bf00      	nop
 800343e:	3714      	adds	r7, #20
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	40020407 	.word	0x40020407
 800344c:	4002081c 	.word	0x4002081c
 8003450:	cccccccd 	.word	0xcccccccd
 8003454:	40020880 	.word	0x40020880

08003458 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	b2db      	uxtb	r3, r3
 8003466:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	461a      	mov	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a08      	ldr	r2, [pc, #32]	@ (800349c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800347a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	3b01      	subs	r3, #1
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	2201      	movs	r2, #1
 8003486:	409a      	lsls	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800348c:	bf00      	nop
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	1000823f 	.word	0x1000823f
 800349c:	40020940 	.word	0x40020940

080034a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b087      	sub	sp, #28
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ae:	e166      	b.n	800377e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	2101      	movs	r1, #1
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	fa01 f303 	lsl.w	r3, r1, r3
 80034bc:	4013      	ands	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 8158 	beq.w	8003778 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d005      	beq.n	80034e0 <HAL_GPIO_Init+0x40>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d130      	bne.n	8003542 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	2203      	movs	r2, #3
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	68da      	ldr	r2, [r3, #12]
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	4313      	orrs	r3, r2
 8003508:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003516:	2201      	movs	r2, #1
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	43db      	mvns	r3, r3
 8003520:	693a      	ldr	r2, [r7, #16]
 8003522:	4013      	ands	r3, r2
 8003524:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	091b      	lsrs	r3, r3, #4
 800352c:	f003 0201 	and.w	r2, r3, #1
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	2b03      	cmp	r3, #3
 800354c:	d017      	beq.n	800357e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	2203      	movs	r2, #3
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43db      	mvns	r3, r3
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	4013      	ands	r3, r2
 8003564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d123      	bne.n	80035d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	08da      	lsrs	r2, r3, #3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	3208      	adds	r2, #8
 8003592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003596:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	220f      	movs	r2, #15
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43db      	mvns	r3, r3
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	4013      	ands	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	691a      	ldr	r2, [r3, #16]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	fa02 f303 	lsl.w	r3, r2, r3
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	08da      	lsrs	r2, r3, #3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3208      	adds	r2, #8
 80035cc:	6939      	ldr	r1, [r7, #16]
 80035ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	2203      	movs	r2, #3
 80035de:	fa02 f303 	lsl.w	r3, r2, r3
 80035e2:	43db      	mvns	r3, r3
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4013      	ands	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 0203 	and.w	r2, r3, #3
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 80b2 	beq.w	8003778 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003614:	4b61      	ldr	r3, [pc, #388]	@ (800379c <HAL_GPIO_Init+0x2fc>)
 8003616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003618:	4a60      	ldr	r2, [pc, #384]	@ (800379c <HAL_GPIO_Init+0x2fc>)
 800361a:	f043 0301 	orr.w	r3, r3, #1
 800361e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003620:	4b5e      	ldr	r3, [pc, #376]	@ (800379c <HAL_GPIO_Init+0x2fc>)
 8003622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800362c:	4a5c      	ldr	r2, [pc, #368]	@ (80037a0 <HAL_GPIO_Init+0x300>)
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	089b      	lsrs	r3, r3, #2
 8003632:	3302      	adds	r3, #2
 8003634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003638:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f003 0303 	and.w	r3, r3, #3
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	220f      	movs	r2, #15
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	4013      	ands	r3, r2
 800364e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003656:	d02b      	beq.n	80036b0 <HAL_GPIO_Init+0x210>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a52      	ldr	r2, [pc, #328]	@ (80037a4 <HAL_GPIO_Init+0x304>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d025      	beq.n	80036ac <HAL_GPIO_Init+0x20c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a51      	ldr	r2, [pc, #324]	@ (80037a8 <HAL_GPIO_Init+0x308>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d01f      	beq.n	80036a8 <HAL_GPIO_Init+0x208>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a50      	ldr	r2, [pc, #320]	@ (80037ac <HAL_GPIO_Init+0x30c>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d019      	beq.n	80036a4 <HAL_GPIO_Init+0x204>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a4f      	ldr	r2, [pc, #316]	@ (80037b0 <HAL_GPIO_Init+0x310>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d013      	beq.n	80036a0 <HAL_GPIO_Init+0x200>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a4e      	ldr	r2, [pc, #312]	@ (80037b4 <HAL_GPIO_Init+0x314>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d00d      	beq.n	800369c <HAL_GPIO_Init+0x1fc>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a4d      	ldr	r2, [pc, #308]	@ (80037b8 <HAL_GPIO_Init+0x318>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d007      	beq.n	8003698 <HAL_GPIO_Init+0x1f8>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a4c      	ldr	r2, [pc, #304]	@ (80037bc <HAL_GPIO_Init+0x31c>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d101      	bne.n	8003694 <HAL_GPIO_Init+0x1f4>
 8003690:	2307      	movs	r3, #7
 8003692:	e00e      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 8003694:	2308      	movs	r3, #8
 8003696:	e00c      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 8003698:	2306      	movs	r3, #6
 800369a:	e00a      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 800369c:	2305      	movs	r3, #5
 800369e:	e008      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 80036a0:	2304      	movs	r3, #4
 80036a2:	e006      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 80036a4:	2303      	movs	r3, #3
 80036a6:	e004      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 80036a8:	2302      	movs	r3, #2
 80036aa:	e002      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <HAL_GPIO_Init+0x212>
 80036b0:	2300      	movs	r3, #0
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	f002 0203 	and.w	r2, r2, #3
 80036b8:	0092      	lsls	r2, r2, #2
 80036ba:	4093      	lsls	r3, r2
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036c2:	4937      	ldr	r1, [pc, #220]	@ (80037a0 <HAL_GPIO_Init+0x300>)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	089b      	lsrs	r3, r3, #2
 80036c8:	3302      	adds	r3, #2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036d0:	4b3b      	ldr	r3, [pc, #236]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	43db      	mvns	r3, r3
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4013      	ands	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036f4:	4a32      	ldr	r2, [pc, #200]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036fa:	4b31      	ldr	r3, [pc, #196]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	43db      	mvns	r3, r3
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	4013      	ands	r3, r2
 8003708:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800371e:	4a28      	ldr	r2, [pc, #160]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003724:	4b26      	ldr	r3, [pc, #152]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	43db      	mvns	r3, r3
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	4013      	ands	r3, r2
 8003732:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	4313      	orrs	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003748:	4a1d      	ldr	r2, [pc, #116]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800374e:	4b1c      	ldr	r3, [pc, #112]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003772:	4a13      	ldr	r2, [pc, #76]	@ (80037c0 <HAL_GPIO_Init+0x320>)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	3301      	adds	r3, #1
 800377c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	fa22 f303 	lsr.w	r3, r2, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	f47f ae91 	bne.w	80034b0 <HAL_GPIO_Init+0x10>
  }
}
 800378e:	bf00      	nop
 8003790:	bf00      	nop
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	40021000 	.word	0x40021000
 80037a0:	40010000 	.word	0x40010000
 80037a4:	48000400 	.word	0x48000400
 80037a8:	48000800 	.word	0x48000800
 80037ac:	48000c00 	.word	0x48000c00
 80037b0:	48001000 	.word	0x48001000
 80037b4:	48001400 	.word	0x48001400
 80037b8:	48001800 	.word	0x48001800
 80037bc:	48001c00 	.word	0x48001c00
 80037c0:	40010400 	.word	0x40010400

080037c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b087      	sub	sp, #28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037ce:	2300      	movs	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80037d2:	e0c9      	b.n	8003968 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80037d4:	2201      	movs	r2, #1
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	4013      	ands	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 80bc 	beq.w	8003962 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80037ea:	4a66      	ldr	r2, [pc, #408]	@ (8003984 <HAL_GPIO_DeInit+0x1c0>)
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	089b      	lsrs	r3, r3, #2
 80037f0:	3302      	adds	r3, #2
 80037f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	220f      	movs	r2, #15
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4013      	ands	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003812:	d02b      	beq.n	800386c <HAL_GPIO_DeInit+0xa8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a5c      	ldr	r2, [pc, #368]	@ (8003988 <HAL_GPIO_DeInit+0x1c4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d025      	beq.n	8003868 <HAL_GPIO_DeInit+0xa4>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a5b      	ldr	r2, [pc, #364]	@ (800398c <HAL_GPIO_DeInit+0x1c8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d01f      	beq.n	8003864 <HAL_GPIO_DeInit+0xa0>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a5a      	ldr	r2, [pc, #360]	@ (8003990 <HAL_GPIO_DeInit+0x1cc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d019      	beq.n	8003860 <HAL_GPIO_DeInit+0x9c>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a59      	ldr	r2, [pc, #356]	@ (8003994 <HAL_GPIO_DeInit+0x1d0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d013      	beq.n	800385c <HAL_GPIO_DeInit+0x98>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a58      	ldr	r2, [pc, #352]	@ (8003998 <HAL_GPIO_DeInit+0x1d4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d00d      	beq.n	8003858 <HAL_GPIO_DeInit+0x94>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a57      	ldr	r2, [pc, #348]	@ (800399c <HAL_GPIO_DeInit+0x1d8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d007      	beq.n	8003854 <HAL_GPIO_DeInit+0x90>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a56      	ldr	r2, [pc, #344]	@ (80039a0 <HAL_GPIO_DeInit+0x1dc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d101      	bne.n	8003850 <HAL_GPIO_DeInit+0x8c>
 800384c:	2307      	movs	r3, #7
 800384e:	e00e      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 8003850:	2308      	movs	r3, #8
 8003852:	e00c      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 8003854:	2306      	movs	r3, #6
 8003856:	e00a      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 8003858:	2305      	movs	r3, #5
 800385a:	e008      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 800385c:	2304      	movs	r3, #4
 800385e:	e006      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 8003860:	2303      	movs	r3, #3
 8003862:	e004      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 8003864:	2302      	movs	r3, #2
 8003866:	e002      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 8003868:	2301      	movs	r3, #1
 800386a:	e000      	b.n	800386e <HAL_GPIO_DeInit+0xaa>
 800386c:	2300      	movs	r3, #0
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	f002 0203 	and.w	r2, r2, #3
 8003874:	0092      	lsls	r2, r2, #2
 8003876:	4093      	lsls	r3, r2
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	429a      	cmp	r2, r3
 800387c:	d132      	bne.n	80038e4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800387e:	4b49      	ldr	r3, [pc, #292]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	43db      	mvns	r3, r3
 8003886:	4947      	ldr	r1, [pc, #284]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 8003888:	4013      	ands	r3, r2
 800388a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800388c:	4b45      	ldr	r3, [pc, #276]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	43db      	mvns	r3, r3
 8003894:	4943      	ldr	r1, [pc, #268]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 8003896:	4013      	ands	r3, r2
 8003898:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800389a:	4b42      	ldr	r3, [pc, #264]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	43db      	mvns	r3, r3
 80038a2:	4940      	ldr	r1, [pc, #256]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80038a8:	4b3e      	ldr	r3, [pc, #248]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	43db      	mvns	r3, r3
 80038b0:	493c      	ldr	r1, [pc, #240]	@ (80039a4 <HAL_GPIO_DeInit+0x1e0>)
 80038b2:	4013      	ands	r3, r2
 80038b4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f003 0303 	and.w	r3, r3, #3
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	220f      	movs	r2, #15
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80038c6:	4a2f      	ldr	r2, [pc, #188]	@ (8003984 <HAL_GPIO_DeInit+0x1c0>)
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	089b      	lsrs	r3, r3, #2
 80038cc:	3302      	adds	r3, #2
 80038ce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	43da      	mvns	r2, r3
 80038d6:	482b      	ldr	r0, [pc, #172]	@ (8003984 <HAL_GPIO_DeInit+0x1c0>)
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	089b      	lsrs	r3, r3, #2
 80038dc:	400a      	ands	r2, r1
 80038de:	3302      	adds	r3, #2
 80038e0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	2103      	movs	r1, #3
 80038ee:	fa01 f303 	lsl.w	r3, r1, r3
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	08da      	lsrs	r2, r3, #3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3208      	adds	r2, #8
 8003900:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	220f      	movs	r2, #15
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	08d2      	lsrs	r2, r2, #3
 8003918:	4019      	ands	r1, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3208      	adds	r2, #8
 800391e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	2103      	movs	r1, #3
 800392c:	fa01 f303 	lsl.w	r3, r1, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	401a      	ands	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	2101      	movs	r1, #1
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	fa01 f303 	lsl.w	r3, r1, r3
 8003944:	43db      	mvns	r3, r3
 8003946:	401a      	ands	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	2103      	movs	r1, #3
 8003956:	fa01 f303 	lsl.w	r3, r1, r3
 800395a:	43db      	mvns	r3, r3
 800395c:	401a      	ands	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	3301      	adds	r3, #1
 8003966:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	fa22 f303 	lsr.w	r3, r2, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	f47f af2f 	bne.w	80037d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	371c      	adds	r7, #28
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	40010000 	.word	0x40010000
 8003988:	48000400 	.word	0x48000400
 800398c:	48000800 	.word	0x48000800
 8003990:	48000c00 	.word	0x48000c00
 8003994:	48001000 	.word	0x48001000
 8003998:	48001400 	.word	0x48001400
 800399c:	48001800 	.word	0x48001800
 80039a0:	48001c00 	.word	0x48001c00
 80039a4:	40010400 	.word	0x40010400

080039a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	887b      	ldrh	r3, [r7, #2]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
 80039c4:	e001      	b.n	80039ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039c6:	2300      	movs	r3, #0
 80039c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	460b      	mov	r3, r1
 80039e2:	807b      	strh	r3, [r7, #2]
 80039e4:	4613      	mov	r3, r2
 80039e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039e8:	787b      	ldrb	r3, [r7, #1]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039ee:	887a      	ldrh	r2, [r7, #2]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039f4:	e002      	b.n	80039fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039f6:	887a      	ldrh	r2, [r7, #2]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a12:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	88fb      	ldrh	r3, [r7, #6]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d006      	beq.n	8003a2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a1e:	4a05      	ldr	r2, [pc, #20]	@ (8003a34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a24:	88fb      	ldrh	r3, [r7, #6]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fd fb04 	bl	8001034 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40010400 	.word	0x40010400

08003a38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e08d      	b.n	8003b66 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7fe f93a 	bl	8001cd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2224      	movs	r2, #36	@ 0x24
 8003a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0201 	bic.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d107      	bne.n	8003ab2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003aae:	609a      	str	r2, [r3, #8]
 8003ab0:	e006      	b.n	8003ac0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003abe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d108      	bne.n	8003ada <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad6:	605a      	str	r2, [r3, #4]
 8003ad8:	e007      	b.n	8003aea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ae8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6812      	ldr	r2, [r2, #0]
 8003af4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003afc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	691a      	ldr	r2, [r3, #16]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69d9      	ldr	r1, [r3, #28]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a1a      	ldr	r2, [r3, #32]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	430a      	orrs	r2, r1
 8003b36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0201 	orr.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2220      	movs	r2, #32
 8003b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b082      	sub	sp, #8
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e021      	b.n	8003bc4 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2224      	movs	r2, #36	@ 0x24
 8003b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0201 	bic.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7fe f8fb 	bl	8001d94 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af02      	add	r7, sp, #8
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	4608      	mov	r0, r1
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	461a      	mov	r2, r3
 8003bda:	4603      	mov	r3, r0
 8003bdc:	817b      	strh	r3, [r7, #10]
 8003bde:	460b      	mov	r3, r1
 8003be0:	813b      	strh	r3, [r7, #8]
 8003be2:	4613      	mov	r3, r2
 8003be4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	f040 80f9 	bne.w	8003de6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_I2C_Mem_Write+0x34>
 8003bfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d105      	bne.n	8003c0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e0ed      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d101      	bne.n	8003c1a <HAL_I2C_Mem_Write+0x4e>
 8003c16:	2302      	movs	r3, #2
 8003c18:	e0e6      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c22:	f7fe fc45 	bl	80024b0 <HAL_GetTick>
 8003c26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	2319      	movs	r3, #25
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 fac3 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0d1      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2221      	movs	r2, #33	@ 0x21
 8003c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2240      	movs	r2, #64	@ 0x40
 8003c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a3a      	ldr	r2, [r7, #32]
 8003c5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c6c:	88f8      	ldrh	r0, [r7, #6]
 8003c6e:	893a      	ldrh	r2, [r7, #8]
 8003c70:	8979      	ldrh	r1, [r7, #10]
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 f9d3 	bl	8004028 <I2C_RequestMemoryWrite>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d005      	beq.n	8003c94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0a9      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2bff      	cmp	r3, #255	@ 0xff
 8003c9c:	d90e      	bls.n	8003cbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	22ff      	movs	r2, #255	@ 0xff
 8003ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	8979      	ldrh	r1, [r7, #10]
 8003cac:	2300      	movs	r3, #0
 8003cae:	9300      	str	r3, [sp, #0]
 8003cb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 fc47 	bl	8004548 <I2C_TransferConfig>
 8003cba:	e00f      	b.n	8003cdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	8979      	ldrh	r1, [r7, #10]
 8003cce:	2300      	movs	r3, #0
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 fc36 	bl	8004548 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 fac6 	bl	8004272 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e07b      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf4:	781a      	ldrb	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d00:	1c5a      	adds	r2, r3, #1
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d034      	beq.n	8003d94 <HAL_I2C_Mem_Write+0x1c8>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d130      	bne.n	8003d94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d38:	2200      	movs	r2, #0
 8003d3a:	2180      	movs	r1, #128	@ 0x80
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 fa3f 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e04d      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	2bff      	cmp	r3, #255	@ 0xff
 8003d54:	d90e      	bls.n	8003d74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	22ff      	movs	r2, #255	@ 0xff
 8003d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	8979      	ldrh	r1, [r7, #10]
 8003d64:	2300      	movs	r3, #0
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f000 fbeb 	bl	8004548 <I2C_TransferConfig>
 8003d72:	e00f      	b.n	8003d94 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	8979      	ldrh	r1, [r7, #10]
 8003d86:	2300      	movs	r3, #0
 8003d88:	9300      	str	r3, [sp, #0]
 8003d8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	f000 fbda 	bl	8004548 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d19e      	bne.n	8003cdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 faac 	bl	8004300 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e01a      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2220      	movs	r2, #32
 8003db8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6859      	ldr	r1, [r3, #4]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003df0 <HAL_I2C_Mem_Write+0x224>)
 8003dc6:	400b      	ands	r3, r1
 8003dc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003de2:	2300      	movs	r3, #0
 8003de4:	e000      	b.n	8003de8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003de6:	2302      	movs	r3, #2
  }
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	fe00e800 	.word	0xfe00e800

08003df4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b088      	sub	sp, #32
 8003df8:	af02      	add	r7, sp, #8
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	4608      	mov	r0, r1
 8003dfe:	4611      	mov	r1, r2
 8003e00:	461a      	mov	r2, r3
 8003e02:	4603      	mov	r3, r0
 8003e04:	817b      	strh	r3, [r7, #10]
 8003e06:	460b      	mov	r3, r1
 8003e08:	813b      	strh	r3, [r7, #8]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b20      	cmp	r3, #32
 8003e18:	f040 80fd 	bne.w	8004016 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d002      	beq.n	8003e28 <HAL_I2C_Mem_Read+0x34>
 8003e22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d105      	bne.n	8003e34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e0f1      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <HAL_I2C_Mem_Read+0x4e>
 8003e3e:	2302      	movs	r3, #2
 8003e40:	e0ea      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e4a:	f7fe fb31 	bl	80024b0 <HAL_GetTick>
 8003e4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	2319      	movs	r3, #25
 8003e56:	2201      	movs	r2, #1
 8003e58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f9af 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0d5      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2222      	movs	r2, #34	@ 0x22
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2240      	movs	r2, #64	@ 0x40
 8003e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a3a      	ldr	r2, [r7, #32]
 8003e86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e94:	88f8      	ldrh	r0, [r7, #6]
 8003e96:	893a      	ldrh	r2, [r7, #8]
 8003e98:	8979      	ldrh	r1, [r7, #10]
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	9301      	str	r3, [sp, #4]
 8003e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f913 	bl	80040d0 <I2C_RequestMemoryRead>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d005      	beq.n	8003ebc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0ad      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2bff      	cmp	r3, #255	@ 0xff
 8003ec4:	d90e      	bls.n	8003ee4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	8979      	ldrh	r1, [r7, #10]
 8003ed4:	4b52      	ldr	r3, [pc, #328]	@ (8004020 <HAL_I2C_Mem_Read+0x22c>)
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 fb33 	bl	8004548 <I2C_TransferConfig>
 8003ee2:	e00f      	b.n	8003f04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef2:	b2da      	uxtb	r2, r3
 8003ef4:	8979      	ldrh	r1, [r7, #10]
 8003ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8004020 <HAL_I2C_Mem_Read+0x22c>)
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 fb22 	bl	8004548 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	2104      	movs	r1, #4
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f956 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e07c      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	b2d2      	uxtb	r2, r2
 8003f2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	1c5a      	adds	r2, r3, #1
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d034      	beq.n	8003fc4 <HAL_I2C_Mem_Read+0x1d0>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d130      	bne.n	8003fc4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f68:	2200      	movs	r2, #0
 8003f6a:	2180      	movs	r1, #128	@ 0x80
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f927 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e04d      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	2bff      	cmp	r3, #255	@ 0xff
 8003f84:	d90e      	bls.n	8003fa4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f90:	b2da      	uxtb	r2, r3
 8003f92:	8979      	ldrh	r1, [r7, #10]
 8003f94:	2300      	movs	r3, #0
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 fad3 	bl	8004548 <I2C_TransferConfig>
 8003fa2:	e00f      	b.n	8003fc4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	8979      	ldrh	r1, [r7, #10]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f000 fac2 	bl	8004548 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d19a      	bne.n	8003f04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f994 	bl	8004300 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e01a      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	6859      	ldr	r1, [r3, #4]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8004024 <HAL_I2C_Mem_Read+0x230>)
 8003ff6:	400b      	ands	r3, r1
 8003ff8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	e000      	b.n	8004018 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004016:	2302      	movs	r3, #2
  }
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	80002400 	.word	0x80002400
 8004024:	fe00e800 	.word	0xfe00e800

08004028 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af02      	add	r7, sp, #8
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	4608      	mov	r0, r1
 8004032:	4611      	mov	r1, r2
 8004034:	461a      	mov	r2, r3
 8004036:	4603      	mov	r3, r0
 8004038:	817b      	strh	r3, [r7, #10]
 800403a:	460b      	mov	r3, r1
 800403c:	813b      	strh	r3, [r7, #8]
 800403e:	4613      	mov	r3, r2
 8004040:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004042:	88fb      	ldrh	r3, [r7, #6]
 8004044:	b2da      	uxtb	r2, r3
 8004046:	8979      	ldrh	r1, [r7, #10]
 8004048:	4b20      	ldr	r3, [pc, #128]	@ (80040cc <I2C_RequestMemoryWrite+0xa4>)
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 fa79 	bl	8004548 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004056:	69fa      	ldr	r2, [r7, #28]
 8004058:	69b9      	ldr	r1, [r7, #24]
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 f909 	bl	8004272 <I2C_WaitOnTXISFlagUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e02c      	b.n	80040c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800406a:	88fb      	ldrh	r3, [r7, #6]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d105      	bne.n	800407c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004070:	893b      	ldrh	r3, [r7, #8]
 8004072:	b2da      	uxtb	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	629a      	str	r2, [r3, #40]	@ 0x28
 800407a:	e015      	b.n	80040a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800407c:	893b      	ldrh	r3, [r7, #8]
 800407e:	0a1b      	lsrs	r3, r3, #8
 8004080:	b29b      	uxth	r3, r3
 8004082:	b2da      	uxtb	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800408a:	69fa      	ldr	r2, [r7, #28]
 800408c:	69b9      	ldr	r1, [r7, #24]
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f8ef 	bl	8004272 <I2C_WaitOnTXISFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e012      	b.n	80040c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800409e:	893b      	ldrh	r3, [r7, #8]
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2200      	movs	r2, #0
 80040b0:	2180      	movs	r1, #128	@ 0x80
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 f884 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e000      	b.n	80040c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	80002000 	.word	0x80002000

080040d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af02      	add	r7, sp, #8
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	461a      	mov	r2, r3
 80040de:	4603      	mov	r3, r0
 80040e0:	817b      	strh	r3, [r7, #10]
 80040e2:	460b      	mov	r3, r1
 80040e4:	813b      	strh	r3, [r7, #8]
 80040e6:	4613      	mov	r3, r2
 80040e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80040ea:	88fb      	ldrh	r3, [r7, #6]
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	8979      	ldrh	r1, [r7, #10]
 80040f0:	4b20      	ldr	r3, [pc, #128]	@ (8004174 <I2C_RequestMemoryRead+0xa4>)
 80040f2:	9300      	str	r3, [sp, #0]
 80040f4:	2300      	movs	r3, #0
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f000 fa26 	bl	8004548 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040fc:	69fa      	ldr	r2, [r7, #28]
 80040fe:	69b9      	ldr	r1, [r7, #24]
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 f8b6 	bl	8004272 <I2C_WaitOnTXISFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e02c      	b.n	800416a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004110:	88fb      	ldrh	r3, [r7, #6]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d105      	bne.n	8004122 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004116:	893b      	ldrh	r3, [r7, #8]
 8004118:	b2da      	uxtb	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004120:	e015      	b.n	800414e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004122:	893b      	ldrh	r3, [r7, #8]
 8004124:	0a1b      	lsrs	r3, r3, #8
 8004126:	b29b      	uxth	r3, r3
 8004128:	b2da      	uxtb	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004130:	69fa      	ldr	r2, [r7, #28]
 8004132:	69b9      	ldr	r1, [r7, #24]
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 f89c 	bl	8004272 <I2C_WaitOnTXISFlagUntilTimeout>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e012      	b.n	800416a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004144:	893b      	ldrh	r3, [r7, #8]
 8004146:	b2da      	uxtb	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	2200      	movs	r2, #0
 8004156:	2140      	movs	r1, #64	@ 0x40
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 f831 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e000      	b.n	800416a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	80002000 	.word	0x80002000

08004178 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b02      	cmp	r3, #2
 800418c:	d103      	bne.n	8004196 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2200      	movs	r2, #0
 8004194:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d007      	beq.n	80041b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	699a      	ldr	r2, [r3, #24]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	619a      	str	r2, [r3, #24]
  }
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	603b      	str	r3, [r7, #0]
 80041cc:	4613      	mov	r3, r2
 80041ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041d0:	e03b      	b.n	800424a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	6839      	ldr	r1, [r7, #0]
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 f8d6 	bl	8004388 <I2C_IsErrorOccurred>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e041      	b.n	800426a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ec:	d02d      	beq.n	800424a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ee:	f7fe f95f 	bl	80024b0 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d302      	bcc.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x44>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d122      	bne.n	800424a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699a      	ldr	r2, [r3, #24]
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	4013      	ands	r3, r2
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	429a      	cmp	r2, r3
 8004212:	bf0c      	ite	eq
 8004214:	2301      	moveq	r3, #1
 8004216:	2300      	movne	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	461a      	mov	r2, r3
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	429a      	cmp	r2, r3
 8004220:	d113      	bne.n	800424a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004226:	f043 0220 	orr.w	r2, r3, #32
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e00f      	b.n	800426a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	699a      	ldr	r2, [r3, #24]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4013      	ands	r3, r2
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	429a      	cmp	r2, r3
 8004258:	bf0c      	ite	eq
 800425a:	2301      	moveq	r3, #1
 800425c:	2300      	movne	r3, #0
 800425e:	b2db      	uxtb	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	429a      	cmp	r2, r3
 8004266:	d0b4      	beq.n	80041d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b084      	sub	sp, #16
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800427e:	e033      	b.n	80042e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	68b9      	ldr	r1, [r7, #8]
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f000 f87f 	bl	8004388 <I2C_IsErrorOccurred>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e031      	b.n	80042f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429a:	d025      	beq.n	80042e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429c:	f7fe f908 	bl	80024b0 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d302      	bcc.n	80042b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d11a      	bne.n	80042e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d013      	beq.n	80042e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c4:	f043 0220 	orr.w	r2, r3, #32
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e007      	b.n	80042f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d1c4      	bne.n	8004280 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800430c:	e02f      	b.n	800436e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	68b9      	ldr	r1, [r7, #8]
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 f838 	bl	8004388 <I2C_IsErrorOccurred>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e02d      	b.n	800437e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004322:	f7fe f8c5 	bl	80024b0 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	429a      	cmp	r2, r3
 8004330:	d302      	bcc.n	8004338 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d11a      	bne.n	800436e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	f003 0320 	and.w	r3, r3, #32
 8004342:	2b20      	cmp	r3, #32
 8004344:	d013      	beq.n	800436e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	f043 0220 	orr.w	r2, r3, #32
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2220      	movs	r2, #32
 8004356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e007      	b.n	800437e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b20      	cmp	r3, #32
 800437a:	d1c8      	bne.n	800430e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
	...

08004388 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	@ 0x28
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004394:	2300      	movs	r3, #0
 8004396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043a2:	2300      	movs	r3, #0
 80043a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f003 0310 	and.w	r3, r3, #16
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d068      	beq.n	8004486 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2210      	movs	r2, #16
 80043ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043bc:	e049      	b.n	8004452 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c4:	d045      	beq.n	8004452 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80043c6:	f7fe f873 	bl	80024b0 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d302      	bcc.n	80043dc <I2C_IsErrorOccurred+0x54>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d13a      	bne.n	8004452 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043fe:	d121      	bne.n	8004444 <I2C_IsErrorOccurred+0xbc>
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004406:	d01d      	beq.n	8004444 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004408:	7cfb      	ldrb	r3, [r7, #19]
 800440a:	2b20      	cmp	r3, #32
 800440c:	d01a      	beq.n	8004444 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800441c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800441e:	f7fe f847 	bl	80024b0 <HAL_GetTick>
 8004422:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004424:	e00e      	b.n	8004444 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004426:	f7fe f843 	bl	80024b0 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b19      	cmp	r3, #25
 8004432:	d907      	bls.n	8004444 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004434:	6a3b      	ldr	r3, [r7, #32]
 8004436:	f043 0320 	orr.w	r3, r3, #32
 800443a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004442:	e006      	b.n	8004452 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f003 0320 	and.w	r3, r3, #32
 800444e:	2b20      	cmp	r3, #32
 8004450:	d1e9      	bne.n	8004426 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f003 0320 	and.w	r3, r3, #32
 800445c:	2b20      	cmp	r3, #32
 800445e:	d003      	beq.n	8004468 <I2C_IsErrorOccurred+0xe0>
 8004460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0aa      	beq.n	80043be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800446c:	2b00      	cmp	r3, #0
 800446e:	d103      	bne.n	8004478 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2220      	movs	r2, #32
 8004476:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	f043 0304 	orr.w	r3, r3, #4
 800447e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00b      	beq.n	80044b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	f043 0301 	orr.w	r3, r3, #1
 800449e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00b      	beq.n	80044d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80044ba:	6a3b      	ldr	r3, [r7, #32]
 80044bc:	f043 0308 	orr.w	r3, r3, #8
 80044c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00b      	beq.n	80044f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	f043 0302 	orr.w	r3, r3, #2
 80044e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80044f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01c      	beq.n	8004536 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f7ff fe3b 	bl	8004178 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	6859      	ldr	r1, [r3, #4]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	4b0d      	ldr	r3, [pc, #52]	@ (8004544 <I2C_IsErrorOccurred+0x1bc>)
 800450e:	400b      	ands	r3, r1
 8004510:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004516:	6a3b      	ldr	r3, [r7, #32]
 8004518:	431a      	orrs	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2220      	movs	r2, #32
 8004522:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004536:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800453a:	4618      	mov	r0, r3
 800453c:	3728      	adds	r7, #40	@ 0x28
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	fe00e800 	.word	0xfe00e800

08004548 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	607b      	str	r3, [r7, #4]
 8004552:	460b      	mov	r3, r1
 8004554:	817b      	strh	r3, [r7, #10]
 8004556:	4613      	mov	r3, r2
 8004558:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800455a:	897b      	ldrh	r3, [r7, #10]
 800455c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004560:	7a7b      	ldrb	r3, [r7, #9]
 8004562:	041b      	lsls	r3, r3, #16
 8004564:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004568:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	4313      	orrs	r3, r2
 8004572:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004576:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	6a3b      	ldr	r3, [r7, #32]
 8004580:	0d5b      	lsrs	r3, r3, #21
 8004582:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004586:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <I2C_TransferConfig+0x60>)
 8004588:	430b      	orrs	r3, r1
 800458a:	43db      	mvns	r3, r3
 800458c:	ea02 0103 	and.w	r1, r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800459a:	bf00      	nop
 800459c:	371c      	adds	r7, #28
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	03ff63ff 	.word	0x03ff63ff

080045ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b20      	cmp	r3, #32
 80045c0:	d138      	bne.n	8004634 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80045cc:	2302      	movs	r3, #2
 80045ce:	e032      	b.n	8004636 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2224      	movs	r2, #36	@ 0x24
 80045dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0201 	bic.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80045fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6819      	ldr	r1, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	430a      	orrs	r2, r1
 800460e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	e000      	b.n	8004636 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
  }
}
 8004636:	4618      	mov	r0, r3
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004642:	b480      	push	{r7}
 8004644:	b085      	sub	sp, #20
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
 800464a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b20      	cmp	r3, #32
 8004656:	d139      	bne.n	80046cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004662:	2302      	movs	r3, #2
 8004664:	e033      	b.n	80046ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2224      	movs	r2, #36	@ 0x24
 8004672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0201 	bic.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004694:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	4313      	orrs	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2220      	movs	r2, #32
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	e000      	b.n	80046ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80046cc:	2302      	movs	r3, #2
  }
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
	...

080046dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004718 <HAL_PWREx_GetVoltageRange+0x3c>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ec:	d102      	bne.n	80046f4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80046ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046f2:	e00b      	b.n	800470c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80046f4:	4b08      	ldr	r3, [pc, #32]	@ (8004718 <HAL_PWREx_GetVoltageRange+0x3c>)
 80046f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004702:	d102      	bne.n	800470a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004704:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004708:	e000      	b.n	800470c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800470a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	40007000 	.word	0x40007000

0800471c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d141      	bne.n	80047ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800472a:	4b4b      	ldr	r3, [pc, #300]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004736:	d131      	bne.n	800479c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004738:	4b47      	ldr	r3, [pc, #284]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800473a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800473e:	4a46      	ldr	r2, [pc, #280]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004744:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004748:	4b43      	ldr	r3, [pc, #268]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004750:	4a41      	ldr	r2, [pc, #260]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004752:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004756:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004758:	4b40      	ldr	r3, [pc, #256]	@ (800485c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2232      	movs	r2, #50	@ 0x32
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	4a3f      	ldr	r2, [pc, #252]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004764:	fba2 2303 	umull	r2, r3, r2, r3
 8004768:	0c9b      	lsrs	r3, r3, #18
 800476a:	3301      	adds	r3, #1
 800476c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800476e:	e002      	b.n	8004776 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3b01      	subs	r3, #1
 8004774:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004776:	4b38      	ldr	r3, [pc, #224]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800477e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004782:	d102      	bne.n	800478a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1f2      	bne.n	8004770 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800478a:	4b33      	ldr	r3, [pc, #204]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004796:	d158      	bne.n	800484a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e057      	b.n	800484c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800479c:	4b2e      	ldr	r3, [pc, #184]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800479e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047a2:	4a2d      	ldr	r2, [pc, #180]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80047ac:	e04d      	b.n	800484a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047b4:	d141      	bne.n	800483a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047b6:	4b28      	ldr	r3, [pc, #160]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c2:	d131      	bne.n	8004828 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047c4:	4b24      	ldr	r3, [pc, #144]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047ca:	4a23      	ldr	r2, [pc, #140]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047d4:	4b20      	ldr	r3, [pc, #128]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047dc:	4a1e      	ldr	r2, [pc, #120]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80047e4:	4b1d      	ldr	r3, [pc, #116]	@ (800485c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2232      	movs	r2, #50	@ 0x32
 80047ea:	fb02 f303 	mul.w	r3, r2, r3
 80047ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80047f0:	fba2 2303 	umull	r2, r3, r2, r3
 80047f4:	0c9b      	lsrs	r3, r3, #18
 80047f6:	3301      	adds	r3, #1
 80047f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047fa:	e002      	b.n	8004802 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	3b01      	subs	r3, #1
 8004800:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004802:	4b15      	ldr	r3, [pc, #84]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800480a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800480e:	d102      	bne.n	8004816 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1f2      	bne.n	80047fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004816:	4b10      	ldr	r3, [pc, #64]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800481e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004822:	d112      	bne.n	800484a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e011      	b.n	800484c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004828:	4b0b      	ldr	r3, [pc, #44]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800482a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800482e:	4a0a      	ldr	r2, [pc, #40]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004834:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004838:	e007      	b.n	800484a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800483a:	4b07      	ldr	r3, [pc, #28]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004842:	4a05      	ldr	r2, [pc, #20]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004844:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004848:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3714      	adds	r7, #20
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	40007000 	.word	0x40007000
 800485c:	2000001c 	.word	0x2000001c
 8004860:	431bde83 	.word	0x431bde83

08004864 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d102      	bne.n	8004878 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	f000 bc08 	b.w	8005088 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004878:	4b96      	ldr	r3, [pc, #600]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f003 030c 	and.w	r3, r3, #12
 8004880:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004882:	4b94      	ldr	r3, [pc, #592]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0310 	and.w	r3, r3, #16
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 80e4 	beq.w	8004a62 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d007      	beq.n	80048b0 <HAL_RCC_OscConfig+0x4c>
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2b0c      	cmp	r3, #12
 80048a4:	f040 808b 	bne.w	80049be <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	f040 8087 	bne.w	80049be <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048b0:	4b88      	ldr	r3, [pc, #544]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <HAL_RCC_OscConfig+0x64>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e3df      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1a      	ldr	r2, [r3, #32]
 80048cc:	4b81      	ldr	r3, [pc, #516]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0308 	and.w	r3, r3, #8
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d004      	beq.n	80048e2 <HAL_RCC_OscConfig+0x7e>
 80048d8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048e0:	e005      	b.n	80048ee <HAL_RCC_OscConfig+0x8a>
 80048e2:	4b7c      	ldr	r3, [pc, #496]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80048e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e8:	091b      	lsrs	r3, r3, #4
 80048ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d223      	bcs.n	800493a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f000 fdcc 	bl	8005494 <RCC_SetFlashLatencyFromMSIRange>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e3c0      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004906:	4b73      	ldr	r3, [pc, #460]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a72      	ldr	r2, [pc, #456]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 800490c:	f043 0308 	orr.w	r3, r3, #8
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b70      	ldr	r3, [pc, #448]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	496d      	ldr	r1, [pc, #436]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004920:	4313      	orrs	r3, r2
 8004922:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004924:	4b6b      	ldr	r3, [pc, #428]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	021b      	lsls	r3, r3, #8
 8004932:	4968      	ldr	r1, [pc, #416]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004934:	4313      	orrs	r3, r2
 8004936:	604b      	str	r3, [r1, #4]
 8004938:	e025      	b.n	8004986 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800493a:	4b66      	ldr	r3, [pc, #408]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a65      	ldr	r2, [pc, #404]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004940:	f043 0308 	orr.w	r3, r3, #8
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	4b63      	ldr	r3, [pc, #396]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	4960      	ldr	r1, [pc, #384]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004954:	4313      	orrs	r3, r2
 8004956:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004958:	4b5e      	ldr	r3, [pc, #376]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	021b      	lsls	r3, r3, #8
 8004966:	495b      	ldr	r1, [pc, #364]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004968:	4313      	orrs	r3, r2
 800496a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d109      	bne.n	8004986 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fd8c 	bl	8005494 <RCC_SetFlashLatencyFromMSIRange>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e380      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004986:	f000 fcc1 	bl	800530c <HAL_RCC_GetSysClockFreq>
 800498a:	4602      	mov	r2, r0
 800498c:	4b51      	ldr	r3, [pc, #324]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	091b      	lsrs	r3, r3, #4
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	4950      	ldr	r1, [pc, #320]	@ (8004ad8 <HAL_RCC_OscConfig+0x274>)
 8004998:	5ccb      	ldrb	r3, [r1, r3]
 800499a:	f003 031f 	and.w	r3, r3, #31
 800499e:	fa22 f303 	lsr.w	r3, r2, r3
 80049a2:	4a4e      	ldr	r2, [pc, #312]	@ (8004adc <HAL_RCC_OscConfig+0x278>)
 80049a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049a6:	4b4e      	ldr	r3, [pc, #312]	@ (8004ae0 <HAL_RCC_OscConfig+0x27c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fd fd30 	bl	8002410 <HAL_InitTick>
 80049b0:	4603      	mov	r3, r0
 80049b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d052      	beq.n	8004a60 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	e364      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d032      	beq.n	8004a2c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049c6:	4b43      	ldr	r3, [pc, #268]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a42      	ldr	r2, [pc, #264]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049d2:	f7fd fd6d 	bl	80024b0 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049da:	f7fd fd69 	bl	80024b0 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e34d      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049ec:	4b39      	ldr	r3, [pc, #228]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0f0      	beq.n	80049da <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049f8:	4b36      	ldr	r3, [pc, #216]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a35      	ldr	r2, [pc, #212]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 80049fe:	f043 0308 	orr.w	r3, r3, #8
 8004a02:	6013      	str	r3, [r2, #0]
 8004a04:	4b33      	ldr	r3, [pc, #204]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	4930      	ldr	r1, [pc, #192]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a16:	4b2f      	ldr	r3, [pc, #188]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	021b      	lsls	r3, r3, #8
 8004a24:	492b      	ldr	r1, [pc, #172]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	604b      	str	r3, [r1, #4]
 8004a2a:	e01a      	b.n	8004a62 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a2c:	4b29      	ldr	r3, [pc, #164]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a28      	ldr	r2, [pc, #160]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a32:	f023 0301 	bic.w	r3, r3, #1
 8004a36:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a38:	f7fd fd3a 	bl	80024b0 <HAL_GetTick>
 8004a3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a3e:	e008      	b.n	8004a52 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a40:	f7fd fd36 	bl	80024b0 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e31a      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a52:	4b20      	ldr	r3, [pc, #128]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1f0      	bne.n	8004a40 <HAL_RCC_OscConfig+0x1dc>
 8004a5e:	e000      	b.n	8004a62 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d073      	beq.n	8004b56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d005      	beq.n	8004a80 <HAL_RCC_OscConfig+0x21c>
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	2b0c      	cmp	r3, #12
 8004a78:	d10e      	bne.n	8004a98 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d10b      	bne.n	8004a98 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a80:	4b14      	ldr	r3, [pc, #80]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d063      	beq.n	8004b54 <HAL_RCC_OscConfig+0x2f0>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d15f      	bne.n	8004b54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e2f7      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa0:	d106      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x24c>
 8004aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a0b      	ldr	r2, [pc, #44]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	e025      	b.n	8004afc <HAL_RCC_OscConfig+0x298>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ab8:	d114      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x280>
 8004aba:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a05      	ldr	r2, [pc, #20]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ac4:	6013      	str	r3, [r2, #0]
 8004ac6:	4b03      	ldr	r3, [pc, #12]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a02      	ldr	r2, [pc, #8]	@ (8004ad4 <HAL_RCC_OscConfig+0x270>)
 8004acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ad0:	6013      	str	r3, [r2, #0]
 8004ad2:	e013      	b.n	8004afc <HAL_RCC_OscConfig+0x298>
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	0800a824 	.word	0x0800a824
 8004adc:	2000001c 	.word	0x2000001c
 8004ae0:	20000054 	.word	0x20000054
 8004ae4:	4ba0      	ldr	r3, [pc, #640]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a9f      	ldr	r2, [pc, #636]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004aea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aee:	6013      	str	r3, [r2, #0]
 8004af0:	4b9d      	ldr	r3, [pc, #628]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a9c      	ldr	r2, [pc, #624]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004af6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004afa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d013      	beq.n	8004b2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b04:	f7fd fcd4 	bl	80024b0 <HAL_GetTick>
 8004b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b0c:	f7fd fcd0 	bl	80024b0 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b64      	cmp	r3, #100	@ 0x64
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e2b4      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b1e:	4b92      	ldr	r3, [pc, #584]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d0f0      	beq.n	8004b0c <HAL_RCC_OscConfig+0x2a8>
 8004b2a:	e014      	b.n	8004b56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b2c:	f7fd fcc0 	bl	80024b0 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b34:	f7fd fcbc 	bl	80024b0 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b64      	cmp	r3, #100	@ 0x64
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e2a0      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b46:	4b88      	ldr	r3, [pc, #544]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f0      	bne.n	8004b34 <HAL_RCC_OscConfig+0x2d0>
 8004b52:	e000      	b.n	8004b56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d060      	beq.n	8004c24 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	2b04      	cmp	r3, #4
 8004b66:	d005      	beq.n	8004b74 <HAL_RCC_OscConfig+0x310>
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	2b0c      	cmp	r3, #12
 8004b6c:	d119      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d116      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b74:	4b7c      	ldr	r3, [pc, #496]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <HAL_RCC_OscConfig+0x328>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e27d      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b8c:	4b76      	ldr	r3, [pc, #472]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	061b      	lsls	r3, r3, #24
 8004b9a:	4973      	ldr	r1, [pc, #460]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ba0:	e040      	b.n	8004c24 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d023      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004baa:	4b6f      	ldr	r3, [pc, #444]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a6e      	ldr	r2, [pc, #440]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb6:	f7fd fc7b 	bl	80024b0 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bbe:	f7fd fc77 	bl	80024b0 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e25b      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bd0:	4b65      	ldr	r3, [pc, #404]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0f0      	beq.n	8004bbe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bdc:	4b62      	ldr	r3, [pc, #392]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	061b      	lsls	r3, r3, #24
 8004bea:	495f      	ldr	r1, [pc, #380]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	604b      	str	r3, [r1, #4]
 8004bf0:	e018      	b.n	8004c24 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bf2:	4b5d      	ldr	r3, [pc, #372]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a5c      	ldr	r2, [pc, #368]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfe:	f7fd fc57 	bl	80024b0 <HAL_GetTick>
 8004c02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c04:	e008      	b.n	8004c18 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c06:	f7fd fc53 	bl	80024b0 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e237      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c18:	4b53      	ldr	r3, [pc, #332]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1f0      	bne.n	8004c06 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0308 	and.w	r3, r3, #8
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d03c      	beq.n	8004caa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d01c      	beq.n	8004c72 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c38:	4b4b      	ldr	r3, [pc, #300]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c3e:	4a4a      	ldr	r2, [pc, #296]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c48:	f7fd fc32 	bl	80024b0 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c4e:	e008      	b.n	8004c62 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c50:	f7fd fc2e 	bl	80024b0 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e212      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c62:	4b41      	ldr	r3, [pc, #260]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d0ef      	beq.n	8004c50 <HAL_RCC_OscConfig+0x3ec>
 8004c70:	e01b      	b.n	8004caa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c72:	4b3d      	ldr	r3, [pc, #244]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c78:	4a3b      	ldr	r2, [pc, #236]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c7a:	f023 0301 	bic.w	r3, r3, #1
 8004c7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c82:	f7fd fc15 	bl	80024b0 <HAL_GetTick>
 8004c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c88:	e008      	b.n	8004c9c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c8a:	f7fd fc11 	bl	80024b0 <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d901      	bls.n	8004c9c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e1f5      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c9c:	4b32      	ldr	r3, [pc, #200]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1ef      	bne.n	8004c8a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 80a6 	beq.w	8004e04 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004cbc:	4b2a      	ldr	r3, [pc, #168]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10d      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cc8:	4b27      	ldr	r3, [pc, #156]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ccc:	4a26      	ldr	r2, [pc, #152]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004cce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cd4:	4b24      	ldr	r3, [pc, #144]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cdc:	60bb      	str	r3, [r7, #8]
 8004cde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ce4:	4b21      	ldr	r3, [pc, #132]	@ (8004d6c <HAL_RCC_OscConfig+0x508>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d118      	bne.n	8004d22 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d6c <HAL_RCC_OscConfig+0x508>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d6c <HAL_RCC_OscConfig+0x508>)
 8004cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cfc:	f7fd fbd8 	bl	80024b0 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d04:	f7fd fbd4 	bl	80024b0 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e1b8      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d16:	4b15      	ldr	r3, [pc, #84]	@ (8004d6c <HAL_RCC_OscConfig+0x508>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d108      	bne.n	8004d3c <HAL_RCC_OscConfig+0x4d8>
 8004d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d30:	4a0d      	ldr	r2, [pc, #52]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d3a:	e029      	b.n	8004d90 <HAL_RCC_OscConfig+0x52c>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b05      	cmp	r3, #5
 8004d42:	d115      	bne.n	8004d70 <HAL_RCC_OscConfig+0x50c>
 8004d44:	4b08      	ldr	r3, [pc, #32]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d4a:	4a07      	ldr	r2, [pc, #28]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004d4c:	f043 0304 	orr.w	r3, r3, #4
 8004d50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d54:	4b04      	ldr	r3, [pc, #16]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5a:	4a03      	ldr	r2, [pc, #12]	@ (8004d68 <HAL_RCC_OscConfig+0x504>)
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d64:	e014      	b.n	8004d90 <HAL_RCC_OscConfig+0x52c>
 8004d66:	bf00      	nop
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	40007000 	.word	0x40007000
 8004d70:	4b9d      	ldr	r3, [pc, #628]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d76:	4a9c      	ldr	r2, [pc, #624]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d80:	4b99      	ldr	r3, [pc, #612]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d86:	4a98      	ldr	r2, [pc, #608]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004d88:	f023 0304 	bic.w	r3, r3, #4
 8004d8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d016      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d98:	f7fd fb8a 	bl	80024b0 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d9e:	e00a      	b.n	8004db6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da0:	f7fd fb86 	bl	80024b0 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e168      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004db6:	4b8c      	ldr	r3, [pc, #560]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d0ed      	beq.n	8004da0 <HAL_RCC_OscConfig+0x53c>
 8004dc4:	e015      	b.n	8004df2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc6:	f7fd fb73 	bl	80024b0 <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dcc:	e00a      	b.n	8004de4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dce:	f7fd fb6f 	bl	80024b0 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d901      	bls.n	8004de4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e151      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004de4:	4b80      	ldr	r3, [pc, #512]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1ed      	bne.n	8004dce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004df2:	7ffb      	ldrb	r3, [r7, #31]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d105      	bne.n	8004e04 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004df8:	4b7b      	ldr	r3, [pc, #492]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dfc:	4a7a      	ldr	r2, [pc, #488]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e02:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0320 	and.w	r3, r3, #32
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d03c      	beq.n	8004e8a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01c      	beq.n	8004e52 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e18:	4b73      	ldr	r3, [pc, #460]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004e1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e1e:	4a72      	ldr	r2, [pc, #456]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004e20:	f043 0301 	orr.w	r3, r3, #1
 8004e24:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e28:	f7fd fb42 	bl	80024b0 <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e30:	f7fd fb3e 	bl	80024b0 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e122      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e42:	4b69      	ldr	r3, [pc, #420]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004e44:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0ef      	beq.n	8004e30 <HAL_RCC_OscConfig+0x5cc>
 8004e50:	e01b      	b.n	8004e8a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e52:	4b65      	ldr	r3, [pc, #404]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004e54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e58:	4a63      	ldr	r2, [pc, #396]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004e5a:	f023 0301 	bic.w	r3, r3, #1
 8004e5e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e62:	f7fd fb25 	bl	80024b0 <HAL_GetTick>
 8004e66:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e68:	e008      	b.n	8004e7c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e6a:	f7fd fb21 	bl	80024b0 <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e105      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e7c:	4b5a      	ldr	r3, [pc, #360]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004e7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1ef      	bne.n	8004e6a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f000 80f9 	beq.w	8005086 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	f040 80cf 	bne.w	800503c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e9e:	4b52      	ldr	r3, [pc, #328]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f003 0203 	and.w	r2, r3, #3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d12c      	bne.n	8004f0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d123      	bne.n	8004f0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ece:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d11b      	bne.n	8004f0c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ede:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d113      	bne.n	8004f0c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eee:	085b      	lsrs	r3, r3, #1
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d109      	bne.n	8004f0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	085b      	lsrs	r3, r3, #1
 8004f04:	3b01      	subs	r3, #1
 8004f06:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d071      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	2b0c      	cmp	r3, #12
 8004f10:	d068      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f12:	4b35      	ldr	r3, [pc, #212]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d105      	bne.n	8004f2a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f1e:	4b32      	ldr	r3, [pc, #200]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e0ac      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a2d      	ldr	r2, [pc, #180]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004f34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f38:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f3a:	f7fd fab9 	bl	80024b0 <HAL_GetTick>
 8004f3e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f40:	e008      	b.n	8004f54 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f42:	f7fd fab5 	bl	80024b0 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d901      	bls.n	8004f54 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e099      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f54:	4b24      	ldr	r3, [pc, #144]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1f0      	bne.n	8004f42 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f60:	4b21      	ldr	r3, [pc, #132]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004f62:	68da      	ldr	r2, [r3, #12]
 8004f64:	4b21      	ldr	r3, [pc, #132]	@ (8004fec <HAL_RCC_OscConfig+0x788>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004f70:	3a01      	subs	r2, #1
 8004f72:	0112      	lsls	r2, r2, #4
 8004f74:	4311      	orrs	r1, r2
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004f7a:	0212      	lsls	r2, r2, #8
 8004f7c:	4311      	orrs	r1, r2
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f82:	0852      	lsrs	r2, r2, #1
 8004f84:	3a01      	subs	r2, #1
 8004f86:	0552      	lsls	r2, r2, #21
 8004f88:	4311      	orrs	r1, r2
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f8e:	0852      	lsrs	r2, r2, #1
 8004f90:	3a01      	subs	r2, #1
 8004f92:	0652      	lsls	r2, r2, #25
 8004f94:	4311      	orrs	r1, r2
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f9a:	06d2      	lsls	r2, r2, #27
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	4912      	ldr	r1, [pc, #72]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fa4:	4b10      	ldr	r3, [pc, #64]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004fb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fbc:	f7fd fa78 	bl	80024b0 <HAL_GetTick>
 8004fc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fc2:	e008      	b.n	8004fd6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc4:	f7fd fa74 	bl	80024b0 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e058      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fd6:	4b04      	ldr	r3, [pc, #16]	@ (8004fe8 <HAL_RCC_OscConfig+0x784>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d0f0      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fe2:	e050      	b.n	8005086 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e04f      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
 8004fe8:	40021000 	.word	0x40021000
 8004fec:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ff0:	4b27      	ldr	r3, [pc, #156]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d144      	bne.n	8005086 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ffc:	4b24      	ldr	r3, [pc, #144]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a23      	ldr	r2, [pc, #140]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8005002:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005006:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005008:	4b21      	ldr	r3, [pc, #132]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	4a20      	ldr	r2, [pc, #128]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 800500e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005012:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005014:	f7fd fa4c 	bl	80024b0 <HAL_GetTick>
 8005018:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800501a:	e008      	b.n	800502e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800501c:	f7fd fa48 	bl	80024b0 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e02c      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800502e:	4b18      	ldr	r3, [pc, #96]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d0f0      	beq.n	800501c <HAL_RCC_OscConfig+0x7b8>
 800503a:	e024      	b.n	8005086 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	2b0c      	cmp	r3, #12
 8005040:	d01f      	beq.n	8005082 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005042:	4b13      	ldr	r3, [pc, #76]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a12      	ldr	r2, [pc, #72]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8005048:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800504c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504e:	f7fd fa2f 	bl	80024b0 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005056:	f7fd fa2b 	bl	80024b0 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e00f      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005068:	4b09      	ldr	r3, [pc, #36]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1f0      	bne.n	8005056 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005074:	4b06      	ldr	r3, [pc, #24]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	4905      	ldr	r1, [pc, #20]	@ (8005090 <HAL_RCC_OscConfig+0x82c>)
 800507a:	4b06      	ldr	r3, [pc, #24]	@ (8005094 <HAL_RCC_OscConfig+0x830>)
 800507c:	4013      	ands	r3, r2
 800507e:	60cb      	str	r3, [r1, #12]
 8005080:	e001      	b.n	8005086 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e000      	b.n	8005088 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3720      	adds	r7, #32
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40021000 	.word	0x40021000
 8005094:	feeefffc 	.word	0xfeeefffc

08005098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80050a2:	2300      	movs	r3, #0
 80050a4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e11d      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050b0:	4b90      	ldr	r3, [pc, #576]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	683a      	ldr	r2, [r7, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d910      	bls.n	80050e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050be:	4b8d      	ldr	r3, [pc, #564]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f023 020f 	bic.w	r2, r3, #15
 80050c6:	498b      	ldr	r1, [pc, #556]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ce:	4b89      	ldr	r3, [pc, #548]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 030f 	and.w	r3, r3, #15
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d001      	beq.n	80050e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e105      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d010      	beq.n	800510e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689a      	ldr	r2, [r3, #8]
 80050f0:	4b81      	ldr	r3, [pc, #516]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d908      	bls.n	800510e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050fc:	4b7e      	ldr	r3, [pc, #504]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	497b      	ldr	r1, [pc, #492]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800510a:	4313      	orrs	r3, r2
 800510c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d079      	beq.n	800520e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b03      	cmp	r3, #3
 8005120:	d11e      	bne.n	8005160 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005122:	4b75      	ldr	r3, [pc, #468]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e0dc      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005132:	f000 fa09 	bl	8005548 <RCC_GetSysClockFreqFromPLLSource>
 8005136:	4603      	mov	r3, r0
 8005138:	4a70      	ldr	r2, [pc, #448]	@ (80052fc <HAL_RCC_ClockConfig+0x264>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d946      	bls.n	80051cc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800513e:	4b6e      	ldr	r3, [pc, #440]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d140      	bne.n	80051cc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800514a:	4b6b      	ldr	r3, [pc, #428]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005152:	4a69      	ldr	r2, [pc, #420]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005158:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800515a:	2380      	movs	r3, #128	@ 0x80
 800515c:	617b      	str	r3, [r7, #20]
 800515e:	e035      	b.n	80051cc <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d107      	bne.n	8005178 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005168:	4b63      	ldr	r3, [pc, #396]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d115      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e0b9      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d107      	bne.n	8005190 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005180:	4b5d      	ldr	r3, [pc, #372]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d109      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e0ad      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005190:	4b59      	ldr	r3, [pc, #356]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0a5      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80051a0:	f000 f8b4 	bl	800530c <HAL_RCC_GetSysClockFreq>
 80051a4:	4603      	mov	r3, r0
 80051a6:	4a55      	ldr	r2, [pc, #340]	@ (80052fc <HAL_RCC_ClockConfig+0x264>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d90f      	bls.n	80051cc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80051ac:	4b52      	ldr	r3, [pc, #328]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d109      	bne.n	80051cc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80051b8:	4b4f      	ldr	r3, [pc, #316]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051c0:	4a4d      	ldr	r2, [pc, #308]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80051c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051c6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80051c8:	2380      	movs	r3, #128	@ 0x80
 80051ca:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051cc:	4b4a      	ldr	r3, [pc, #296]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f023 0203 	bic.w	r2, r3, #3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	4947      	ldr	r1, [pc, #284]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051de:	f7fd f967 	bl	80024b0 <HAL_GetTick>
 80051e2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051e4:	e00a      	b.n	80051fc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051e6:	f7fd f963 	bl	80024b0 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d901      	bls.n	80051fc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e077      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051fc:	4b3e      	ldr	r3, [pc, #248]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 020c 	and.w	r2, r3, #12
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	429a      	cmp	r2, r3
 800520c:	d1eb      	bne.n	80051e6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b80      	cmp	r3, #128	@ 0x80
 8005212:	d105      	bne.n	8005220 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005214:	4b38      	ldr	r3, [pc, #224]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	4a37      	ldr	r2, [pc, #220]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800521a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800521e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d010      	beq.n	800524e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	4b31      	ldr	r3, [pc, #196]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005238:	429a      	cmp	r2, r3
 800523a:	d208      	bcs.n	800524e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800523c:	4b2e      	ldr	r3, [pc, #184]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	492b      	ldr	r1, [pc, #172]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800524a:	4313      	orrs	r3, r2
 800524c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800524e:	4b29      	ldr	r3, [pc, #164]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 030f 	and.w	r3, r3, #15
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	429a      	cmp	r2, r3
 800525a:	d210      	bcs.n	800527e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800525c:	4b25      	ldr	r3, [pc, #148]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f023 020f 	bic.w	r2, r3, #15
 8005264:	4923      	ldr	r1, [pc, #140]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	4313      	orrs	r3, r2
 800526a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800526c:	4b21      	ldr	r3, [pc, #132]	@ (80052f4 <HAL_RCC_ClockConfig+0x25c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 030f 	and.w	r3, r3, #15
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	429a      	cmp	r2, r3
 8005278:	d001      	beq.n	800527e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e036      	b.n	80052ec <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0304 	and.w	r3, r3, #4
 8005286:	2b00      	cmp	r3, #0
 8005288:	d008      	beq.n	800529c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800528a:	4b1b      	ldr	r3, [pc, #108]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	4918      	ldr	r1, [pc, #96]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 8005298:	4313      	orrs	r3, r2
 800529a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0308 	and.w	r3, r3, #8
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d009      	beq.n	80052bc <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052a8:	4b13      	ldr	r3, [pc, #76]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	00db      	lsls	r3, r3, #3
 80052b6:	4910      	ldr	r1, [pc, #64]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052bc:	f000 f826 	bl	800530c <HAL_RCC_GetSysClockFreq>
 80052c0:	4602      	mov	r2, r0
 80052c2:	4b0d      	ldr	r3, [pc, #52]	@ (80052f8 <HAL_RCC_ClockConfig+0x260>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	091b      	lsrs	r3, r3, #4
 80052c8:	f003 030f 	and.w	r3, r3, #15
 80052cc:	490c      	ldr	r1, [pc, #48]	@ (8005300 <HAL_RCC_ClockConfig+0x268>)
 80052ce:	5ccb      	ldrb	r3, [r1, r3]
 80052d0:	f003 031f 	and.w	r3, r3, #31
 80052d4:	fa22 f303 	lsr.w	r3, r2, r3
 80052d8:	4a0a      	ldr	r2, [pc, #40]	@ (8005304 <HAL_RCC_ClockConfig+0x26c>)
 80052da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80052dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005308 <HAL_RCC_ClockConfig+0x270>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7fd f895 	bl	8002410 <HAL_InitTick>
 80052e6:	4603      	mov	r3, r0
 80052e8:	73fb      	strb	r3, [r7, #15]

  return status;
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40022000 	.word	0x40022000
 80052f8:	40021000 	.word	0x40021000
 80052fc:	04c4b400 	.word	0x04c4b400
 8005300:	0800a824 	.word	0x0800a824
 8005304:	2000001c 	.word	0x2000001c
 8005308:	20000054 	.word	0x20000054

0800530c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800530c:	b480      	push	{r7}
 800530e:	b089      	sub	sp, #36	@ 0x24
 8005310:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005312:	2300      	movs	r3, #0
 8005314:	61fb      	str	r3, [r7, #28]
 8005316:	2300      	movs	r3, #0
 8005318:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800531a:	4b3e      	ldr	r3, [pc, #248]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 030c 	and.w	r3, r3, #12
 8005322:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005324:	4b3b      	ldr	r3, [pc, #236]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0303 	and.w	r3, r3, #3
 800532c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <HAL_RCC_GetSysClockFreq+0x34>
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	2b0c      	cmp	r3, #12
 8005338:	d121      	bne.n	800537e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d11e      	bne.n	800537e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005340:	4b34      	ldr	r3, [pc, #208]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0308 	and.w	r3, r3, #8
 8005348:	2b00      	cmp	r3, #0
 800534a:	d107      	bne.n	800535c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800534c:	4b31      	ldr	r3, [pc, #196]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 800534e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005352:	0a1b      	lsrs	r3, r3, #8
 8005354:	f003 030f 	and.w	r3, r3, #15
 8005358:	61fb      	str	r3, [r7, #28]
 800535a:	e005      	b.n	8005368 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800535c:	4b2d      	ldr	r3, [pc, #180]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	091b      	lsrs	r3, r3, #4
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005368:	4a2b      	ldr	r2, [pc, #172]	@ (8005418 <HAL_RCC_GetSysClockFreq+0x10c>)
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005370:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d10d      	bne.n	8005394 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800537c:	e00a      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	2b04      	cmp	r3, #4
 8005382:	d102      	bne.n	800538a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005384:	4b25      	ldr	r3, [pc, #148]	@ (800541c <HAL_RCC_GetSysClockFreq+0x110>)
 8005386:	61bb      	str	r3, [r7, #24]
 8005388:	e004      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	2b08      	cmp	r3, #8
 800538e:	d101      	bne.n	8005394 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005390:	4b23      	ldr	r3, [pc, #140]	@ (8005420 <HAL_RCC_GetSysClockFreq+0x114>)
 8005392:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	2b0c      	cmp	r3, #12
 8005398:	d134      	bne.n	8005404 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800539a:	4b1e      	ldr	r3, [pc, #120]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d003      	beq.n	80053b2 <HAL_RCC_GetSysClockFreq+0xa6>
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d003      	beq.n	80053b8 <HAL_RCC_GetSysClockFreq+0xac>
 80053b0:	e005      	b.n	80053be <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80053b2:	4b1a      	ldr	r3, [pc, #104]	@ (800541c <HAL_RCC_GetSysClockFreq+0x110>)
 80053b4:	617b      	str	r3, [r7, #20]
      break;
 80053b6:	e005      	b.n	80053c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80053b8:	4b19      	ldr	r3, [pc, #100]	@ (8005420 <HAL_RCC_GetSysClockFreq+0x114>)
 80053ba:	617b      	str	r3, [r7, #20]
      break;
 80053bc:	e002      	b.n	80053c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	617b      	str	r3, [r7, #20]
      break;
 80053c2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053c4:	4b13      	ldr	r3, [pc, #76]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	091b      	lsrs	r3, r3, #4
 80053ca:	f003 030f 	and.w	r3, r3, #15
 80053ce:	3301      	adds	r3, #1
 80053d0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80053d2:	4b10      	ldr	r3, [pc, #64]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	0a1b      	lsrs	r3, r3, #8
 80053d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	fb03 f202 	mul.w	r2, r3, r2
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x108>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	0e5b      	lsrs	r3, r3, #25
 80053f0:	f003 0303 	and.w	r3, r3, #3
 80053f4:	3301      	adds	r3, #1
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005402:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005404:	69bb      	ldr	r3, [r7, #24]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3724      	adds	r7, #36	@ 0x24
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40021000 	.word	0x40021000
 8005418:	0800a83c 	.word	0x0800a83c
 800541c:	00f42400 	.word	0x00f42400
 8005420:	007a1200 	.word	0x007a1200

08005424 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005428:	4b03      	ldr	r3, [pc, #12]	@ (8005438 <HAL_RCC_GetHCLKFreq+0x14>)
 800542a:	681b      	ldr	r3, [r3, #0]
}
 800542c:	4618      	mov	r0, r3
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	2000001c 	.word	0x2000001c

0800543c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005440:	f7ff fff0 	bl	8005424 <HAL_RCC_GetHCLKFreq>
 8005444:	4602      	mov	r2, r0
 8005446:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	0a1b      	lsrs	r3, r3, #8
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	4904      	ldr	r1, [pc, #16]	@ (8005464 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005452:	5ccb      	ldrb	r3, [r1, r3]
 8005454:	f003 031f 	and.w	r3, r3, #31
 8005458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800545c:	4618      	mov	r0, r3
 800545e:	bd80      	pop	{r7, pc}
 8005460:	40021000 	.word	0x40021000
 8005464:	0800a834 	.word	0x0800a834

08005468 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800546c:	f7ff ffda 	bl	8005424 <HAL_RCC_GetHCLKFreq>
 8005470:	4602      	mov	r2, r0
 8005472:	4b06      	ldr	r3, [pc, #24]	@ (800548c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	0adb      	lsrs	r3, r3, #11
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	4904      	ldr	r1, [pc, #16]	@ (8005490 <HAL_RCC_GetPCLK2Freq+0x28>)
 800547e:	5ccb      	ldrb	r3, [r1, r3]
 8005480:	f003 031f 	and.w	r3, r3, #31
 8005484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005488:	4618      	mov	r0, r3
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40021000 	.word	0x40021000
 8005490:	0800a834 	.word	0x0800a834

08005494 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800549c:	2300      	movs	r3, #0
 800549e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054a0:	4b27      	ldr	r3, [pc, #156]	@ (8005540 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054ac:	f7ff f916 	bl	80046dc <HAL_PWREx_GetVoltageRange>
 80054b0:	6178      	str	r0, [r7, #20]
 80054b2:	e014      	b.n	80054de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054b4:	4b22      	ldr	r3, [pc, #136]	@ (8005540 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b8:	4a21      	ldr	r2, [pc, #132]	@ (8005540 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054be:	6593      	str	r3, [r2, #88]	@ 0x58
 80054c0:	4b1f      	ldr	r3, [pc, #124]	@ (8005540 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054c8:	60fb      	str	r3, [r7, #12]
 80054ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054cc:	f7ff f906 	bl	80046dc <HAL_PWREx_GetVoltageRange>
 80054d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80054d2:	4b1b      	ldr	r3, [pc, #108]	@ (8005540 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005540 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054e4:	d10b      	bne.n	80054fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b80      	cmp	r3, #128	@ 0x80
 80054ea:	d913      	bls.n	8005514 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80054f0:	d902      	bls.n	80054f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80054f2:	2302      	movs	r3, #2
 80054f4:	613b      	str	r3, [r7, #16]
 80054f6:	e00d      	b.n	8005514 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054f8:	2301      	movs	r3, #1
 80054fa:	613b      	str	r3, [r7, #16]
 80054fc:	e00a      	b.n	8005514 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b7f      	cmp	r3, #127	@ 0x7f
 8005502:	d902      	bls.n	800550a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005504:	2302      	movs	r3, #2
 8005506:	613b      	str	r3, [r7, #16]
 8005508:	e004      	b.n	8005514 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b70      	cmp	r3, #112	@ 0x70
 800550e:	d101      	bne.n	8005514 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005510:	2301      	movs	r3, #1
 8005512:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005514:	4b0b      	ldr	r3, [pc, #44]	@ (8005544 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f023 020f 	bic.w	r2, r3, #15
 800551c:	4909      	ldr	r1, [pc, #36]	@ (8005544 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	4313      	orrs	r3, r2
 8005522:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005524:	4b07      	ldr	r3, [pc, #28]	@ (8005544 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 030f 	and.w	r3, r3, #15
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	429a      	cmp	r2, r3
 8005530:	d001      	beq.n	8005536 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e000      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3718      	adds	r7, #24
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40021000 	.word	0x40021000
 8005544:	40022000 	.word	0x40022000

08005548 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005548:	b480      	push	{r7}
 800554a:	b087      	sub	sp, #28
 800554c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800554e:	4b2d      	ldr	r3, [pc, #180]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b03      	cmp	r3, #3
 800555c:	d00b      	beq.n	8005576 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2b03      	cmp	r3, #3
 8005562:	d825      	bhi.n	80055b0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d008      	beq.n	800557c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b02      	cmp	r3, #2
 800556e:	d11f      	bne.n	80055b0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005570:	4b25      	ldr	r3, [pc, #148]	@ (8005608 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005572:	613b      	str	r3, [r7, #16]
    break;
 8005574:	e01f      	b.n	80055b6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005576:	4b25      	ldr	r3, [pc, #148]	@ (800560c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005578:	613b      	str	r3, [r7, #16]
    break;
 800557a:	e01c      	b.n	80055b6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800557c:	4b21      	ldr	r3, [pc, #132]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0308 	and.w	r3, r3, #8
 8005584:	2b00      	cmp	r3, #0
 8005586:	d107      	bne.n	8005598 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005588:	4b1e      	ldr	r3, [pc, #120]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800558a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800558e:	0a1b      	lsrs	r3, r3, #8
 8005590:	f003 030f 	and.w	r3, r3, #15
 8005594:	617b      	str	r3, [r7, #20]
 8005596:	e005      	b.n	80055a4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005598:	4b1a      	ldr	r3, [pc, #104]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	091b      	lsrs	r3, r3, #4
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80055a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005610 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ac:	613b      	str	r3, [r7, #16]
    break;
 80055ae:	e002      	b.n	80055b6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80055b0:	2300      	movs	r3, #0
 80055b2:	613b      	str	r3, [r7, #16]
    break;
 80055b4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055b6:	4b13      	ldr	r3, [pc, #76]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	091b      	lsrs	r3, r3, #4
 80055bc:	f003 030f 	and.w	r3, r3, #15
 80055c0:	3301      	adds	r3, #1
 80055c2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	0a1b      	lsrs	r3, r3, #8
 80055ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	fb03 f202 	mul.w	r2, r3, r2
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055da:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80055dc:	4b09      	ldr	r3, [pc, #36]	@ (8005604 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	0e5b      	lsrs	r3, r3, #25
 80055e2:	f003 0303 	and.w	r3, r3, #3
 80055e6:	3301      	adds	r3, #1
 80055e8:	005b      	lsls	r3, r3, #1
 80055ea:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80055f6:	683b      	ldr	r3, [r7, #0]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	371c      	adds	r7, #28
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr
 8005604:	40021000 	.word	0x40021000
 8005608:	00f42400 	.word	0x00f42400
 800560c:	007a1200 	.word	0x007a1200
 8005610:	0800a83c 	.word	0x0800a83c

08005614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800561c:	2300      	movs	r3, #0
 800561e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005620:	2300      	movs	r3, #0
 8005622:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800562c:	2b00      	cmp	r3, #0
 800562e:	d040      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005634:	2b80      	cmp	r3, #128	@ 0x80
 8005636:	d02a      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005638:	2b80      	cmp	r3, #128	@ 0x80
 800563a:	d825      	bhi.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800563c:	2b60      	cmp	r3, #96	@ 0x60
 800563e:	d026      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005640:	2b60      	cmp	r3, #96	@ 0x60
 8005642:	d821      	bhi.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005644:	2b40      	cmp	r3, #64	@ 0x40
 8005646:	d006      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005648:	2b40      	cmp	r3, #64	@ 0x40
 800564a:	d81d      	bhi.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800564c:	2b00      	cmp	r3, #0
 800564e:	d009      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005650:	2b20      	cmp	r3, #32
 8005652:	d010      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005654:	e018      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005656:	4b89      	ldr	r3, [pc, #548]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	4a88      	ldr	r2, [pc, #544]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800565c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005660:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005662:	e015      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	3304      	adds	r3, #4
 8005668:	2100      	movs	r1, #0
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fb02 	bl	8005c74 <RCCEx_PLLSAI1_Config>
 8005670:	4603      	mov	r3, r0
 8005672:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005674:	e00c      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	3320      	adds	r3, #32
 800567a:	2100      	movs	r1, #0
 800567c:	4618      	mov	r0, r3
 800567e:	f000 fbed 	bl	8005e5c <RCCEx_PLLSAI2_Config>
 8005682:	4603      	mov	r3, r0
 8005684:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005686:	e003      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	74fb      	strb	r3, [r7, #19]
      break;
 800568c:	e000      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800568e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005690:	7cfb      	ldrb	r3, [r7, #19]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10b      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005696:	4b79      	ldr	r3, [pc, #484]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005698:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800569c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056a4:	4975      	ldr	r1, [pc, #468]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80056ac:	e001      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ae:	7cfb      	ldrb	r3, [r7, #19]
 80056b0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d047      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056c6:	d030      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80056c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056cc:	d82a      	bhi.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056d2:	d02a      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80056d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056d8:	d824      	bhi.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056de:	d008      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80056e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056e4:	d81e      	bhi.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00a      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80056ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056ee:	d010      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80056f0:	e018      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056f2:	4b62      	ldr	r3, [pc, #392]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	4a61      	ldr	r2, [pc, #388]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056fc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056fe:	e015      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3304      	adds	r3, #4
 8005704:	2100      	movs	r1, #0
 8005706:	4618      	mov	r0, r3
 8005708:	f000 fab4 	bl	8005c74 <RCCEx_PLLSAI1_Config>
 800570c:	4603      	mov	r3, r0
 800570e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005710:	e00c      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	3320      	adds	r3, #32
 8005716:	2100      	movs	r1, #0
 8005718:	4618      	mov	r0, r3
 800571a:	f000 fb9f 	bl	8005e5c <RCCEx_PLLSAI2_Config>
 800571e:	4603      	mov	r3, r0
 8005720:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005722:	e003      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	74fb      	strb	r3, [r7, #19]
      break;
 8005728:	e000      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800572a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800572c:	7cfb      	ldrb	r3, [r7, #19]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10b      	bne.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005732:	4b52      	ldr	r3, [pc, #328]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005734:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005738:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005740:	494e      	ldr	r1, [pc, #312]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005742:	4313      	orrs	r3, r2
 8005744:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005748:	e001      	b.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574a:	7cfb      	ldrb	r3, [r7, #19]
 800574c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 809f 	beq.w	800589a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800575c:	2300      	movs	r3, #0
 800575e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005760:	4b46      	ldr	r3, [pc, #280]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005770:	2300      	movs	r3, #0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00d      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005776:	4b41      	ldr	r3, [pc, #260]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577a:	4a40      	ldr	r2, [pc, #256]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800577c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005780:	6593      	str	r3, [r2, #88]	@ 0x58
 8005782:	4b3e      	ldr	r3, [pc, #248]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800578a:	60bb      	str	r3, [r7, #8]
 800578c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800578e:	2301      	movs	r3, #1
 8005790:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005792:	4b3b      	ldr	r3, [pc, #236]	@ (8005880 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a3a      	ldr	r2, [pc, #232]	@ (8005880 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800579c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800579e:	f7fc fe87 	bl	80024b0 <HAL_GetTick>
 80057a2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057a4:	e009      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057a6:	f7fc fe83 	bl	80024b0 <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d902      	bls.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	74fb      	strb	r3, [r7, #19]
        break;
 80057b8:	e005      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057ba:	4b31      	ldr	r3, [pc, #196]	@ (8005880 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0ef      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80057c6:	7cfb      	ldrb	r3, [r7, #19]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d15b      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057cc:	4b2b      	ldr	r3, [pc, #172]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057d6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d01f      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057e4:	697a      	ldr	r2, [r7, #20]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d019      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057ea:	4b24      	ldr	r3, [pc, #144]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057f4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057f6:	4b21      	ldr	r3, [pc, #132]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057fc:	4a1f      	ldr	r2, [pc, #124]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005802:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005806:	4b1d      	ldr	r3, [pc, #116]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800580c:	4a1b      	ldr	r2, [pc, #108]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800580e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005812:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005816:	4a19      	ldr	r2, [pc, #100]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b00      	cmp	r3, #0
 8005826:	d016      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005828:	f7fc fe42 	bl	80024b0 <HAL_GetTick>
 800582c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800582e:	e00b      	b.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005830:	f7fc fe3e 	bl	80024b0 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800583e:	4293      	cmp	r3, r2
 8005840:	d902      	bls.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	74fb      	strb	r3, [r7, #19]
            break;
 8005846:	e006      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005848:	4b0c      	ldr	r3, [pc, #48]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800584a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d0ec      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005856:	7cfb      	ldrb	r3, [r7, #19]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10c      	bne.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800585c:	4b07      	ldr	r3, [pc, #28]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800585e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005862:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586c:	4903      	ldr	r1, [pc, #12]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800586e:	4313      	orrs	r3, r2
 8005870:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005874:	e008      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005876:	7cfb      	ldrb	r3, [r7, #19]
 8005878:	74bb      	strb	r3, [r7, #18]
 800587a:	e005      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800587c:	40021000 	.word	0x40021000
 8005880:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005884:	7cfb      	ldrb	r3, [r7, #19]
 8005886:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005888:	7c7b      	ldrb	r3, [r7, #17]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d105      	bne.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800588e:	4ba0      	ldr	r3, [pc, #640]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005892:	4a9f      	ldr	r2, [pc, #636]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005894:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005898:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00a      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058a6:	4b9a      	ldr	r3, [pc, #616]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ac:	f023 0203 	bic.w	r2, r3, #3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b4:	4996      	ldr	r1, [pc, #600]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0302 	and.w	r3, r3, #2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00a      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058c8:	4b91      	ldr	r3, [pc, #580]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ce:	f023 020c 	bic.w	r2, r3, #12
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d6:	498e      	ldr	r1, [pc, #568]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0304 	and.w	r3, r3, #4
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058ea:	4b89      	ldr	r3, [pc, #548]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f8:	4985      	ldr	r1, [pc, #532]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00a      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800590c:	4b80      	ldr	r3, [pc, #512]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800590e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005912:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800591a:	497d      	ldr	r1, [pc, #500]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800591c:	4313      	orrs	r3, r2
 800591e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0310 	and.w	r3, r3, #16
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00a      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800592e:	4b78      	ldr	r3, [pc, #480]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800593c:	4974      	ldr	r1, [pc, #464]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800593e:	4313      	orrs	r3, r2
 8005940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0320 	and.w	r3, r3, #32
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00a      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005950:	4b6f      	ldr	r3, [pc, #444]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005956:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800595e:	496c      	ldr	r1, [pc, #432]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005960:	4313      	orrs	r3, r2
 8005962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00a      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005972:	4b67      	ldr	r3, [pc, #412]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005978:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005980:	4963      	ldr	r1, [pc, #396]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005982:	4313      	orrs	r3, r2
 8005984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00a      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005994:	4b5e      	ldr	r3, [pc, #376]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059a2:	495b      	ldr	r1, [pc, #364]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00a      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059b6:	4b56      	ldr	r3, [pc, #344]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c4:	4952      	ldr	r1, [pc, #328]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00a      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e6:	494a      	ldr	r1, [pc, #296]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00a      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059fa:	4b45      	ldr	r3, [pc, #276]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a08:	4941      	ldr	r1, [pc, #260]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00a      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a22:	f023 0203 	bic.w	r2, r3, #3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a2a:	4939      	ldr	r1, [pc, #228]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d028      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a3e:	4b34      	ldr	r3, [pc, #208]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a44:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a4c:	4930      	ldr	r1, [pc, #192]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a5c:	d106      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	4a2b      	ldr	r2, [pc, #172]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a68:	60d3      	str	r3, [r2, #12]
 8005a6a:	e011      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a74:	d10c      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	3304      	adds	r3, #4
 8005a7a:	2101      	movs	r1, #1
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f000 f8f9 	bl	8005c74 <RCCEx_PLLSAI1_Config>
 8005a82:	4603      	mov	r3, r0
 8005a84:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a86:	7cfb      	ldrb	r3, [r7, #19]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d001      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005a8c:	7cfb      	ldrb	r3, [r7, #19]
 8005a8e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d04d      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005aa4:	d108      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aac:	4a18      	ldr	r2, [pc, #96]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ab2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005ab6:	e012      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005ab8:	4b15      	ldr	r3, [pc, #84]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005abe:	4a14      	ldr	r2, [pc, #80]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ac0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ac4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005ac8:	4b11      	ldr	r3, [pc, #68]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ace:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ad6:	490e      	ldr	r1, [pc, #56]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ae2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ae6:	d106      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae8:	4b09      	ldr	r3, [pc, #36]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	4a08      	ldr	r2, [pc, #32]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005af2:	60d3      	str	r3, [r2, #12]
 8005af4:	e020      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005afa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005afe:	d109      	bne.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b00:	4b03      	ldr	r3, [pc, #12]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	4a02      	ldr	r2, [pc, #8]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b0a:	60d3      	str	r3, [r2, #12]
 8005b0c:	e014      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005b0e:	bf00      	nop
 8005b10:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b1c:	d10c      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3304      	adds	r3, #4
 8005b22:	2101      	movs	r1, #1
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 f8a5 	bl	8005c74 <RCCEx_PLLSAI1_Config>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b2e:	7cfb      	ldrb	r3, [r7, #19]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d001      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005b34:	7cfb      	ldrb	r3, [r7, #19]
 8005b36:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d028      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b44:	4b4a      	ldr	r3, [pc, #296]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b52:	4947      	ldr	r1, [pc, #284]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b62:	d106      	bne.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b64:	4b42      	ldr	r3, [pc, #264]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	4a41      	ldr	r2, [pc, #260]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b6e:	60d3      	str	r3, [r2, #12]
 8005b70:	e011      	b.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b7a:	d10c      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	3304      	adds	r3, #4
 8005b80:	2101      	movs	r1, #1
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 f876 	bl	8005c74 <RCCEx_PLLSAI1_Config>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b8c:	7cfb      	ldrb	r3, [r7, #19]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005b92:	7cfb      	ldrb	r3, [r7, #19]
 8005b94:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d01e      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005ba2:	4b33      	ldr	r3, [pc, #204]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb2:	492f      	ldr	r1, [pc, #188]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bc4:	d10c      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	3304      	adds	r3, #4
 8005bca:	2102      	movs	r1, #2
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 f851 	bl	8005c74 <RCCEx_PLLSAI1_Config>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bd6:	7cfb      	ldrb	r3, [r7, #19]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005bdc:	7cfb      	ldrb	r3, [r7, #19]
 8005bde:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00b      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bec:	4b20      	ldr	r3, [pc, #128]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bf2:	f023 0204 	bic.w	r2, r3, #4
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bfc:	491c      	ldr	r1, [pc, #112]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00b      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005c10:	4b17      	ldr	r3, [pc, #92]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c16:	f023 0218 	bic.w	r2, r3, #24
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c20:	4913      	ldr	r1, [pc, #76]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d017      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005c34:	4b0e      	ldr	r3, [pc, #56]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c44:	490a      	ldr	r1, [pc, #40]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c56:	d105      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c58:	4b05      	ldr	r3, [pc, #20]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a04      	ldr	r2, [pc, #16]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c62:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c64:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3718      	adds	r7, #24
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	40021000 	.word	0x40021000

08005c74 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c82:	4b72      	ldr	r3, [pc, #456]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f003 0303 	and.w	r3, r3, #3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00e      	beq.n	8005cac <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c8e:	4b6f      	ldr	r3, [pc, #444]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f003 0203 	and.w	r2, r3, #3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d103      	bne.n	8005ca6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
       ||
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d142      	bne.n	8005d2c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	73fb      	strb	r3, [r7, #15]
 8005caa:	e03f      	b.n	8005d2c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b03      	cmp	r3, #3
 8005cb2:	d018      	beq.n	8005ce6 <RCCEx_PLLSAI1_Config+0x72>
 8005cb4:	2b03      	cmp	r3, #3
 8005cb6:	d825      	bhi.n	8005d04 <RCCEx_PLLSAI1_Config+0x90>
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d002      	beq.n	8005cc2 <RCCEx_PLLSAI1_Config+0x4e>
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d009      	beq.n	8005cd4 <RCCEx_PLLSAI1_Config+0x60>
 8005cc0:	e020      	b.n	8005d04 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cc2:	4b62      	ldr	r3, [pc, #392]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d11d      	bne.n	8005d0a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cd2:	e01a      	b.n	8005d0a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cd4:	4b5d      	ldr	r3, [pc, #372]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d116      	bne.n	8005d0e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ce4:	e013      	b.n	8005d0e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ce6:	4b59      	ldr	r3, [pc, #356]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10f      	bne.n	8005d12 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cf2:	4b56      	ldr	r3, [pc, #344]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d109      	bne.n	8005d12 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d02:	e006      	b.n	8005d12 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	73fb      	strb	r3, [r7, #15]
      break;
 8005d08:	e004      	b.n	8005d14 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005d0a:	bf00      	nop
 8005d0c:	e002      	b.n	8005d14 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005d0e:	bf00      	nop
 8005d10:	e000      	b.n	8005d14 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005d12:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d108      	bne.n	8005d2c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005d1a:	4b4c      	ldr	r3, [pc, #304]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f023 0203 	bic.w	r2, r3, #3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4949      	ldr	r1, [pc, #292]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f040 8086 	bne.w	8005e40 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d34:	4b45      	ldr	r3, [pc, #276]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a44      	ldr	r2, [pc, #272]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d40:	f7fc fbb6 	bl	80024b0 <HAL_GetTick>
 8005d44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d46:	e009      	b.n	8005d5c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d48:	f7fc fbb2 	bl	80024b0 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d902      	bls.n	8005d5c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	73fb      	strb	r3, [r7, #15]
        break;
 8005d5a:	e005      	b.n	8005d68 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1ef      	bne.n	8005d48 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d168      	bne.n	8005e40 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d113      	bne.n	8005d9c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d74:	4b35      	ldr	r3, [pc, #212]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d76:	691a      	ldr	r2, [r3, #16]
 8005d78:	4b35      	ldr	r3, [pc, #212]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	6892      	ldr	r2, [r2, #8]
 8005d80:	0211      	lsls	r1, r2, #8
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	68d2      	ldr	r2, [r2, #12]
 8005d86:	06d2      	lsls	r2, r2, #27
 8005d88:	4311      	orrs	r1, r2
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6852      	ldr	r2, [r2, #4]
 8005d8e:	3a01      	subs	r2, #1
 8005d90:	0112      	lsls	r2, r2, #4
 8005d92:	430a      	orrs	r2, r1
 8005d94:	492d      	ldr	r1, [pc, #180]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	610b      	str	r3, [r1, #16]
 8005d9a:	e02d      	b.n	8005df8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d115      	bne.n	8005dce <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005da2:	4b2a      	ldr	r3, [pc, #168]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	4b2b      	ldr	r3, [pc, #172]	@ (8005e54 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005da8:	4013      	ands	r3, r2
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6892      	ldr	r2, [r2, #8]
 8005dae:	0211      	lsls	r1, r2, #8
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	6912      	ldr	r2, [r2, #16]
 8005db4:	0852      	lsrs	r2, r2, #1
 8005db6:	3a01      	subs	r2, #1
 8005db8:	0552      	lsls	r2, r2, #21
 8005dba:	4311      	orrs	r1, r2
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6852      	ldr	r2, [r2, #4]
 8005dc0:	3a01      	subs	r2, #1
 8005dc2:	0112      	lsls	r2, r2, #4
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	4921      	ldr	r1, [pc, #132]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	610b      	str	r3, [r1, #16]
 8005dcc:	e014      	b.n	8005df8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dce:	4b1f      	ldr	r3, [pc, #124]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dd0:	691a      	ldr	r2, [r3, #16]
 8005dd2:	4b21      	ldr	r3, [pc, #132]	@ (8005e58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	6892      	ldr	r2, [r2, #8]
 8005dda:	0211      	lsls	r1, r2, #8
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	6952      	ldr	r2, [r2, #20]
 8005de0:	0852      	lsrs	r2, r2, #1
 8005de2:	3a01      	subs	r2, #1
 8005de4:	0652      	lsls	r2, r2, #25
 8005de6:	4311      	orrs	r1, r2
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	6852      	ldr	r2, [r2, #4]
 8005dec:	3a01      	subs	r2, #1
 8005dee:	0112      	lsls	r2, r2, #4
 8005df0:	430a      	orrs	r2, r1
 8005df2:	4916      	ldr	r1, [pc, #88]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005df8:	4b14      	ldr	r3, [pc, #80]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a13      	ldr	r2, [pc, #76]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dfe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e02:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e04:	f7fc fb54 	bl	80024b0 <HAL_GetTick>
 8005e08:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e0a:	e009      	b.n	8005e20 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e0c:	f7fc fb50 	bl	80024b0 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d902      	bls.n	8005e20 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	73fb      	strb	r3, [r7, #15]
          break;
 8005e1e:	e005      	b.n	8005e2c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e20:	4b0a      	ldr	r3, [pc, #40]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0ef      	beq.n	8005e0c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d106      	bne.n	8005e40 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e32:	4b06      	ldr	r3, [pc, #24]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e34:	691a      	ldr	r2, [r3, #16]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	4904      	ldr	r1, [pc, #16]	@ (8005e4c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	07ff800f 	.word	0x07ff800f
 8005e54:	ff9f800f 	.word	0xff9f800f
 8005e58:	f9ff800f 	.word	0xf9ff800f

08005e5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e6a:	4b72      	ldr	r3, [pc, #456]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f003 0303 	and.w	r3, r3, #3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00e      	beq.n	8005e94 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005e76:	4b6f      	ldr	r3, [pc, #444]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	f003 0203 	and.w	r2, r3, #3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d103      	bne.n	8005e8e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
       ||
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d142      	bne.n	8005f14 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	73fb      	strb	r3, [r7, #15]
 8005e92:	e03f      	b.n	8005f14 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b03      	cmp	r3, #3
 8005e9a:	d018      	beq.n	8005ece <RCCEx_PLLSAI2_Config+0x72>
 8005e9c:	2b03      	cmp	r3, #3
 8005e9e:	d825      	bhi.n	8005eec <RCCEx_PLLSAI2_Config+0x90>
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d002      	beq.n	8005eaa <RCCEx_PLLSAI2_Config+0x4e>
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d009      	beq.n	8005ebc <RCCEx_PLLSAI2_Config+0x60>
 8005ea8:	e020      	b.n	8005eec <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005eaa:	4b62      	ldr	r3, [pc, #392]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0302 	and.w	r3, r3, #2
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d11d      	bne.n	8005ef2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005eba:	e01a      	b.n	8005ef2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d116      	bne.n	8005ef6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ecc:	e013      	b.n	8005ef6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ece:	4b59      	ldr	r3, [pc, #356]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10f      	bne.n	8005efa <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005eda:	4b56      	ldr	r3, [pc, #344]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d109      	bne.n	8005efa <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005eea:	e006      	b.n	8005efa <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	73fb      	strb	r3, [r7, #15]
      break;
 8005ef0:	e004      	b.n	8005efc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005ef2:	bf00      	nop
 8005ef4:	e002      	b.n	8005efc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005ef6:	bf00      	nop
 8005ef8:	e000      	b.n	8005efc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005efa:	bf00      	nop
    }

    if(status == HAL_OK)
 8005efc:	7bfb      	ldrb	r3, [r7, #15]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d108      	bne.n	8005f14 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005f02:	4b4c      	ldr	r3, [pc, #304]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f023 0203 	bic.w	r2, r3, #3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4949      	ldr	r1, [pc, #292]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005f14:	7bfb      	ldrb	r3, [r7, #15]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	f040 8086 	bne.w	8006028 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005f1c:	4b45      	ldr	r3, [pc, #276]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a44      	ldr	r2, [pc, #272]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f28:	f7fc fac2 	bl	80024b0 <HAL_GetTick>
 8005f2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f2e:	e009      	b.n	8005f44 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f30:	f7fc fabe 	bl	80024b0 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d902      	bls.n	8005f44 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	73fb      	strb	r3, [r7, #15]
        break;
 8005f42:	e005      	b.n	8005f50 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f44:	4b3b      	ldr	r3, [pc, #236]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1ef      	bne.n	8005f30 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d168      	bne.n	8006028 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d113      	bne.n	8005f84 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f5c:	4b35      	ldr	r3, [pc, #212]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f5e:	695a      	ldr	r2, [r3, #20]
 8005f60:	4b35      	ldr	r3, [pc, #212]	@ (8006038 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005f62:	4013      	ands	r3, r2
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6892      	ldr	r2, [r2, #8]
 8005f68:	0211      	lsls	r1, r2, #8
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	68d2      	ldr	r2, [r2, #12]
 8005f6e:	06d2      	lsls	r2, r2, #27
 8005f70:	4311      	orrs	r1, r2
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6852      	ldr	r2, [r2, #4]
 8005f76:	3a01      	subs	r2, #1
 8005f78:	0112      	lsls	r2, r2, #4
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	492d      	ldr	r1, [pc, #180]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	614b      	str	r3, [r1, #20]
 8005f82:	e02d      	b.n	8005fe0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d115      	bne.n	8005fb6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f8c:	695a      	ldr	r2, [r3, #20]
 8005f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800603c <RCCEx_PLLSAI2_Config+0x1e0>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	6892      	ldr	r2, [r2, #8]
 8005f96:	0211      	lsls	r1, r2, #8
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6912      	ldr	r2, [r2, #16]
 8005f9c:	0852      	lsrs	r2, r2, #1
 8005f9e:	3a01      	subs	r2, #1
 8005fa0:	0552      	lsls	r2, r2, #21
 8005fa2:	4311      	orrs	r1, r2
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6852      	ldr	r2, [r2, #4]
 8005fa8:	3a01      	subs	r2, #1
 8005faa:	0112      	lsls	r2, r2, #4
 8005fac:	430a      	orrs	r2, r1
 8005fae:	4921      	ldr	r1, [pc, #132]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	614b      	str	r3, [r1, #20]
 8005fb4:	e014      	b.n	8005fe0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	4b21      	ldr	r3, [pc, #132]	@ (8006040 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	6892      	ldr	r2, [r2, #8]
 8005fc2:	0211      	lsls	r1, r2, #8
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	6952      	ldr	r2, [r2, #20]
 8005fc8:	0852      	lsrs	r2, r2, #1
 8005fca:	3a01      	subs	r2, #1
 8005fcc:	0652      	lsls	r2, r2, #25
 8005fce:	4311      	orrs	r1, r2
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6852      	ldr	r2, [r2, #4]
 8005fd4:	3a01      	subs	r2, #1
 8005fd6:	0112      	lsls	r2, r2, #4
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	4916      	ldr	r1, [pc, #88]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005fe0:	4b14      	ldr	r3, [pc, #80]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a13      	ldr	r2, [pc, #76]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fec:	f7fc fa60 	bl	80024b0 <HAL_GetTick>
 8005ff0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ff2:	e009      	b.n	8006008 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ff4:	f7fc fa5c 	bl	80024b0 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d902      	bls.n	8006008 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	73fb      	strb	r3, [r7, #15]
          break;
 8006006:	e005      	b.n	8006014 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006008:	4b0a      	ldr	r3, [pc, #40]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0ef      	beq.n	8005ff4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006014:	7bfb      	ldrb	r3, [r7, #15]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d106      	bne.n	8006028 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800601a:	4b06      	ldr	r3, [pc, #24]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 800601c:	695a      	ldr	r2, [r3, #20]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	4904      	ldr	r1, [pc, #16]	@ (8006034 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006024:	4313      	orrs	r3, r2
 8006026:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006028:	7bfb      	ldrb	r3, [r7, #15]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	40021000 	.word	0x40021000
 8006038:	07ff800f 	.word	0x07ff800f
 800603c:	ff9f800f 	.word	0xff9f800f
 8006040:	f9ff800f 	.word	0xf9ff800f

08006044 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e049      	b.n	80060ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d106      	bne.n	8006070 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7fb feb6 	bl	8001ddc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	3304      	adds	r3, #4
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f000 face 	bl	8006624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3708      	adds	r7, #8
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
	...

080060f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006102:	b2db      	uxtb	r3, r3
 8006104:	2b01      	cmp	r3, #1
 8006106:	d001      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e04f      	b.n	80061ac <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68da      	ldr	r2, [r3, #12]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0201 	orr.w	r2, r2, #1
 8006122:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a23      	ldr	r2, [pc, #140]	@ (80061b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d01d      	beq.n	800616a <HAL_TIM_Base_Start_IT+0x76>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006136:	d018      	beq.n	800616a <HAL_TIM_Base_Start_IT+0x76>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a1f      	ldr	r2, [pc, #124]	@ (80061bc <HAL_TIM_Base_Start_IT+0xc8>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d013      	beq.n	800616a <HAL_TIM_Base_Start_IT+0x76>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a1e      	ldr	r2, [pc, #120]	@ (80061c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00e      	beq.n	800616a <HAL_TIM_Base_Start_IT+0x76>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a1c      	ldr	r2, [pc, #112]	@ (80061c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d009      	beq.n	800616a <HAL_TIM_Base_Start_IT+0x76>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a1b      	ldr	r2, [pc, #108]	@ (80061c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d004      	beq.n	800616a <HAL_TIM_Base_Start_IT+0x76>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a19      	ldr	r2, [pc, #100]	@ (80061cc <HAL_TIM_Base_Start_IT+0xd8>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d115      	bne.n	8006196 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689a      	ldr	r2, [r3, #8]
 8006170:	4b17      	ldr	r3, [pc, #92]	@ (80061d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006172:	4013      	ands	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2b06      	cmp	r3, #6
 800617a:	d015      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0xb4>
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006182:	d011      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f042 0201 	orr.w	r2, r2, #1
 8006192:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006194:	e008      	b.n	80061a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f042 0201 	orr.w	r2, r2, #1
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e000      	b.n	80061aa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3714      	adds	r7, #20
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr
 80061b8:	40012c00 	.word	0x40012c00
 80061bc:	40000400 	.word	0x40000400
 80061c0:	40000800 	.word	0x40000800
 80061c4:	40000c00 	.word	0x40000c00
 80061c8:	40013400 	.word	0x40013400
 80061cc:	40014000 	.word	0x40014000
 80061d0:	00010007 	.word	0x00010007

080061d4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f022 0201 	bic.w	r2, r2, #1
 80061ea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6a1a      	ldr	r2, [r3, #32]
 80061f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80061f6:	4013      	ands	r3, r2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10f      	bne.n	800621c <HAL_TIM_Base_Stop_IT+0x48>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6a1a      	ldr	r2, [r3, #32]
 8006202:	f240 4344 	movw	r3, #1092	@ 0x444
 8006206:	4013      	ands	r3, r2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d107      	bne.n	800621c <HAL_TIM_Base_Stop_IT+0x48>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 0201 	bic.w	r2, r2, #1
 800621a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f003 0302 	and.w	r3, r3, #2
 8006250:	2b00      	cmp	r3, #0
 8006252:	d020      	beq.n	8006296 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d01b      	beq.n	8006296 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f06f 0202 	mvn.w	r2, #2
 8006266:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	f003 0303 	and.w	r3, r3, #3
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f9b2 	bl	80065e6 <HAL_TIM_IC_CaptureCallback>
 8006282:	e005      	b.n	8006290 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f9a4 	bl	80065d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f9b5 	bl	80065fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f003 0304 	and.w	r3, r3, #4
 800629c:	2b00      	cmp	r3, #0
 800629e:	d020      	beq.n	80062e2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f003 0304 	and.w	r3, r3, #4
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d01b      	beq.n	80062e2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f06f 0204 	mvn.w	r2, #4
 80062b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	699b      	ldr	r3, [r3, #24]
 80062c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f98c 	bl	80065e6 <HAL_TIM_IC_CaptureCallback>
 80062ce:	e005      	b.n	80062dc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f97e 	bl	80065d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f98f 	bl	80065fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d020      	beq.n	800632e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f003 0308 	and.w	r3, r3, #8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d01b      	beq.n	800632e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f06f 0208 	mvn.w	r2, #8
 80062fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2204      	movs	r2, #4
 8006304:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	69db      	ldr	r3, [r3, #28]
 800630c:	f003 0303 	and.w	r3, r3, #3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d003      	beq.n	800631c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f966 	bl	80065e6 <HAL_TIM_IC_CaptureCallback>
 800631a:	e005      	b.n	8006328 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 f958 	bl	80065d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f969 	bl	80065fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f003 0310 	and.w	r3, r3, #16
 8006334:	2b00      	cmp	r3, #0
 8006336:	d020      	beq.n	800637a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f003 0310 	and.w	r3, r3, #16
 800633e:	2b00      	cmp	r3, #0
 8006340:	d01b      	beq.n	800637a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f06f 0210 	mvn.w	r2, #16
 800634a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2208      	movs	r2, #8
 8006350:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69db      	ldr	r3, [r3, #28]
 8006358:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800635c:	2b00      	cmp	r3, #0
 800635e:	d003      	beq.n	8006368 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 f940 	bl	80065e6 <HAL_TIM_IC_CaptureCallback>
 8006366:	e005      	b.n	8006374 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f932 	bl	80065d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f943 	bl	80065fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f003 0301 	and.w	r3, r3, #1
 8006380:	2b00      	cmp	r3, #0
 8006382:	d00c      	beq.n	800639e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f003 0301 	and.w	r3, r3, #1
 800638a:	2b00      	cmp	r3, #0
 800638c:	d007      	beq.n	800639e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f06f 0201 	mvn.w	r2, #1
 8006396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f7fa fe7d 	bl	8001098 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d104      	bne.n	80063b2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00c      	beq.n	80063cc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d007      	beq.n	80063cc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80063c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fafe 	bl	80069c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d00c      	beq.n	80063f0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d007      	beq.n	80063f0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80063e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 faf6 	bl	80069dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00c      	beq.n	8006414 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006400:	2b00      	cmp	r3, #0
 8006402:	d007      	beq.n	8006414 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800640c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f8fd 	bl	800660e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	f003 0320 	and.w	r3, r3, #32
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00c      	beq.n	8006438 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d007      	beq.n	8006438 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f06f 0220 	mvn.w	r2, #32
 8006430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 fabe 	bl	80069b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006438:	bf00      	nop
 800643a:	3710      	adds	r7, #16
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800644a:	2300      	movs	r3, #0
 800644c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006454:	2b01      	cmp	r3, #1
 8006456:	d101      	bne.n	800645c <HAL_TIM_ConfigClockSource+0x1c>
 8006458:	2302      	movs	r3, #2
 800645a:	e0b6      	b.n	80065ca <HAL_TIM_ConfigClockSource+0x18a>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2202      	movs	r2, #2
 8006468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800647a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800647e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006486:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006498:	d03e      	beq.n	8006518 <HAL_TIM_ConfigClockSource+0xd8>
 800649a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800649e:	f200 8087 	bhi.w	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064a6:	f000 8086 	beq.w	80065b6 <HAL_TIM_ConfigClockSource+0x176>
 80064aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ae:	d87f      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064b0:	2b70      	cmp	r3, #112	@ 0x70
 80064b2:	d01a      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0xaa>
 80064b4:	2b70      	cmp	r3, #112	@ 0x70
 80064b6:	d87b      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064b8:	2b60      	cmp	r3, #96	@ 0x60
 80064ba:	d050      	beq.n	800655e <HAL_TIM_ConfigClockSource+0x11e>
 80064bc:	2b60      	cmp	r3, #96	@ 0x60
 80064be:	d877      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064c0:	2b50      	cmp	r3, #80	@ 0x50
 80064c2:	d03c      	beq.n	800653e <HAL_TIM_ConfigClockSource+0xfe>
 80064c4:	2b50      	cmp	r3, #80	@ 0x50
 80064c6:	d873      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064c8:	2b40      	cmp	r3, #64	@ 0x40
 80064ca:	d058      	beq.n	800657e <HAL_TIM_ConfigClockSource+0x13e>
 80064cc:	2b40      	cmp	r3, #64	@ 0x40
 80064ce:	d86f      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064d0:	2b30      	cmp	r3, #48	@ 0x30
 80064d2:	d064      	beq.n	800659e <HAL_TIM_ConfigClockSource+0x15e>
 80064d4:	2b30      	cmp	r3, #48	@ 0x30
 80064d6:	d86b      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064d8:	2b20      	cmp	r3, #32
 80064da:	d060      	beq.n	800659e <HAL_TIM_ConfigClockSource+0x15e>
 80064dc:	2b20      	cmp	r3, #32
 80064de:	d867      	bhi.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d05c      	beq.n	800659e <HAL_TIM_ConfigClockSource+0x15e>
 80064e4:	2b10      	cmp	r3, #16
 80064e6:	d05a      	beq.n	800659e <HAL_TIM_ConfigClockSource+0x15e>
 80064e8:	e062      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064fa:	f000 f9b3 	bl	8006864 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800650c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	609a      	str	r2, [r3, #8]
      break;
 8006516:	e04f      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006528:	f000 f99c 	bl	8006864 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800653a:	609a      	str	r2, [r3, #8]
      break;
 800653c:	e03c      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800654a:	461a      	mov	r2, r3
 800654c:	f000 f910 	bl	8006770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2150      	movs	r1, #80	@ 0x50
 8006556:	4618      	mov	r0, r3
 8006558:	f000 f969 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 800655c:	e02c      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800656a:	461a      	mov	r2, r3
 800656c:	f000 f92f 	bl	80067ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2160      	movs	r1, #96	@ 0x60
 8006576:	4618      	mov	r0, r3
 8006578:	f000 f959 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 800657c:	e01c      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800658a:	461a      	mov	r2, r3
 800658c:	f000 f8f0 	bl	8006770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2140      	movs	r1, #64	@ 0x40
 8006596:	4618      	mov	r0, r3
 8006598:	f000 f949 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 800659c:	e00c      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4619      	mov	r1, r3
 80065a8:	4610      	mov	r0, r2
 80065aa:	f000 f940 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 80065ae:	e003      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	73fb      	strb	r3, [r7, #15]
      break;
 80065b4:	e000      	b.n	80065b8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80065b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065da:	bf00      	nop
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b083      	sub	sp, #12
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
	...

08006624 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a46      	ldr	r2, [pc, #280]	@ (8006750 <TIM_Base_SetConfig+0x12c>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d013      	beq.n	8006664 <TIM_Base_SetConfig+0x40>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006642:	d00f      	beq.n	8006664 <TIM_Base_SetConfig+0x40>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a43      	ldr	r2, [pc, #268]	@ (8006754 <TIM_Base_SetConfig+0x130>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d00b      	beq.n	8006664 <TIM_Base_SetConfig+0x40>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a42      	ldr	r2, [pc, #264]	@ (8006758 <TIM_Base_SetConfig+0x134>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d007      	beq.n	8006664 <TIM_Base_SetConfig+0x40>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a41      	ldr	r2, [pc, #260]	@ (800675c <TIM_Base_SetConfig+0x138>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d003      	beq.n	8006664 <TIM_Base_SetConfig+0x40>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a40      	ldr	r2, [pc, #256]	@ (8006760 <TIM_Base_SetConfig+0x13c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d108      	bne.n	8006676 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800666a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	4313      	orrs	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a35      	ldr	r2, [pc, #212]	@ (8006750 <TIM_Base_SetConfig+0x12c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d01f      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006684:	d01b      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a32      	ldr	r2, [pc, #200]	@ (8006754 <TIM_Base_SetConfig+0x130>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d017      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a31      	ldr	r2, [pc, #196]	@ (8006758 <TIM_Base_SetConfig+0x134>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d013      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a30      	ldr	r2, [pc, #192]	@ (800675c <TIM_Base_SetConfig+0x138>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d00f      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a2f      	ldr	r2, [pc, #188]	@ (8006760 <TIM_Base_SetConfig+0x13c>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d00b      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006764 <TIM_Base_SetConfig+0x140>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d007      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006768 <TIM_Base_SetConfig+0x144>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d003      	beq.n	80066be <TIM_Base_SetConfig+0x9a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a2c      	ldr	r2, [pc, #176]	@ (800676c <TIM_Base_SetConfig+0x148>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d108      	bne.n	80066d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	689a      	ldr	r2, [r3, #8]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a16      	ldr	r2, [pc, #88]	@ (8006750 <TIM_Base_SetConfig+0x12c>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d00f      	beq.n	800671c <TIM_Base_SetConfig+0xf8>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a18      	ldr	r2, [pc, #96]	@ (8006760 <TIM_Base_SetConfig+0x13c>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d00b      	beq.n	800671c <TIM_Base_SetConfig+0xf8>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a17      	ldr	r2, [pc, #92]	@ (8006764 <TIM_Base_SetConfig+0x140>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d007      	beq.n	800671c <TIM_Base_SetConfig+0xf8>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a16      	ldr	r2, [pc, #88]	@ (8006768 <TIM_Base_SetConfig+0x144>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d003      	beq.n	800671c <TIM_Base_SetConfig+0xf8>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a15      	ldr	r2, [pc, #84]	@ (800676c <TIM_Base_SetConfig+0x148>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d103      	bne.n	8006724 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	691a      	ldr	r2, [r3, #16]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b01      	cmp	r3, #1
 8006734:	d105      	bne.n	8006742 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	f023 0201 	bic.w	r2, r3, #1
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	611a      	str	r2, [r3, #16]
  }
}
 8006742:	bf00      	nop
 8006744:	3714      	adds	r7, #20
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	40012c00 	.word	0x40012c00
 8006754:	40000400 	.word	0x40000400
 8006758:	40000800 	.word	0x40000800
 800675c:	40000c00 	.word	0x40000c00
 8006760:	40013400 	.word	0x40013400
 8006764:	40014000 	.word	0x40014000
 8006768:	40014400 	.word	0x40014400
 800676c:	40014800 	.word	0x40014800

08006770 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006770:	b480      	push	{r7}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6a1b      	ldr	r3, [r3, #32]
 8006780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f023 0201 	bic.w	r2, r3, #1
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800679a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	011b      	lsls	r3, r3, #4
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f023 030a 	bic.w	r3, r3, #10
 80067ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	621a      	str	r2, [r3, #32]
}
 80067c2:	bf00      	nop
 80067c4:	371c      	adds	r7, #28
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ce:	b480      	push	{r7}
 80067d0:	b087      	sub	sp, #28
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	f023 0210 	bic.w	r2, r3, #16
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	031b      	lsls	r3, r3, #12
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800680a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	011b      	lsls	r3, r3, #4
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	697a      	ldr	r2, [r7, #20]
 8006820:	621a      	str	r2, [r3, #32]
}
 8006822:	bf00      	nop
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006844:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	4313      	orrs	r3, r2
 800684c:	f043 0307 	orr.w	r3, r3, #7
 8006850:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	609a      	str	r2, [r3, #8]
}
 8006858:	bf00      	nop
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
 8006870:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800687e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	021a      	lsls	r2, r3, #8
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	431a      	orrs	r2, r3
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	4313      	orrs	r3, r2
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	4313      	orrs	r3, r2
 8006890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	609a      	str	r2, [r3, #8]
}
 8006898:	bf00      	nop
 800689a:	371c      	adds	r7, #28
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d101      	bne.n	80068bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068b8:	2302      	movs	r3, #2
 80068ba:	e068      	b.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a2e      	ldr	r2, [pc, #184]	@ (800699c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d004      	beq.n	80068f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a2d      	ldr	r2, [pc, #180]	@ (80069a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d108      	bne.n	8006902 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80068f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	4313      	orrs	r3, r2
 8006900:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006908:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	4313      	orrs	r3, r2
 8006912:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a1e      	ldr	r2, [pc, #120]	@ (800699c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d01d      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800692e:	d018      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a1b      	ldr	r2, [pc, #108]	@ (80069a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d013      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a1a      	ldr	r2, [pc, #104]	@ (80069a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d00e      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a18      	ldr	r2, [pc, #96]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d009      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a13      	ldr	r2, [pc, #76]	@ (80069a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d004      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a14      	ldr	r2, [pc, #80]	@ (80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d10c      	bne.n	800697c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006968:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	4313      	orrs	r3, r2
 8006972:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40012c00 	.word	0x40012c00
 80069a0:	40013400 	.word	0x40013400
 80069a4:	40000400 	.word	0x40000400
 80069a8:	40000800 	.word	0x40000800
 80069ac:	40000c00 	.word	0x40000c00
 80069b0:	40014000 	.word	0x40014000

080069b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d101      	bne.n	8006a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e042      	b.n	8006a88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d106      	bne.n	8006a1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f7fb fa19 	bl	8001e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2224      	movs	r2, #36	@ 0x24
 8006a1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0201 	bic.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d002      	beq.n	8006a40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fbb2 	bl	80071a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 f8b3 	bl	8006bac <UART_SetConfig>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d101      	bne.n	8006a50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e01b      	b.n	8006a88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0201 	orr.w	r2, r2, #1
 8006a7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fc31 	bl	80072e8 <UART_CheckIdleState>
 8006a86:	4603      	mov	r3, r0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	@ 0x28
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	603b      	str	r3, [r7, #0]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa6:	2b20      	cmp	r3, #32
 8006aa8:	d17b      	bne.n	8006ba2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d002      	beq.n	8006ab6 <HAL_UART_Transmit+0x26>
 8006ab0:	88fb      	ldrh	r3, [r7, #6]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e074      	b.n	8006ba4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2221      	movs	r2, #33	@ 0x21
 8006ac6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006aca:	f7fb fcf1 	bl	80024b0 <HAL_GetTick>
 8006ace:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	88fa      	ldrh	r2, [r7, #6]
 8006ad4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	88fa      	ldrh	r2, [r7, #6]
 8006adc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae8:	d108      	bne.n	8006afc <HAL_UART_Transmit+0x6c>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d104      	bne.n	8006afc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	61bb      	str	r3, [r7, #24]
 8006afa:	e003      	b.n	8006b04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b00:	2300      	movs	r3, #0
 8006b02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b04:	e030      	b.n	8006b68 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	9300      	str	r3, [sp, #0]
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	2180      	movs	r1, #128	@ 0x80
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f000 fc93 	bl	800743c <UART_WaitOnFlagUntilTimeout>
 8006b16:	4603      	mov	r3, r0
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d005      	beq.n	8006b28 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e03d      	b.n	8006ba4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10b      	bne.n	8006b46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	881a      	ldrh	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b3a:	b292      	uxth	r2, r2
 8006b3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	3302      	adds	r3, #2
 8006b42:	61bb      	str	r3, [r7, #24]
 8006b44:	e007      	b.n	8006b56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b46:	69fb      	ldr	r3, [r7, #28]
 8006b48:	781a      	ldrb	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	3301      	adds	r3, #1
 8006b54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1c8      	bne.n	8006b06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	2140      	movs	r1, #64	@ 0x40
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f000 fc5c 	bl	800743c <UART_WaitOnFlagUntilTimeout>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d005      	beq.n	8006b96 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e006      	b.n	8006ba4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	e000      	b.n	8006ba4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006ba2:	2302      	movs	r3, #2
  }
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3720      	adds	r7, #32
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb0:	b08c      	sub	sp, #48	@ 0x30
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	69db      	ldr	r3, [r3, #28]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	4baa      	ldr	r3, [pc, #680]	@ (8006e84 <UART_SetConfig+0x2d8>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	6812      	ldr	r2, [r2, #0]
 8006be2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006be4:	430b      	orrs	r3, r1
 8006be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	68da      	ldr	r2, [r3, #12]
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	430a      	orrs	r2, r1
 8006bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a9f      	ldr	r2, [pc, #636]	@ (8006e88 <UART_SetConfig+0x2dc>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d004      	beq.n	8006c18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c14:	4313      	orrs	r3, r2
 8006c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006c22:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	6812      	ldr	r2, [r2, #0]
 8006c2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c36:	f023 010f 	bic.w	r1, r3, #15
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	430a      	orrs	r2, r1
 8006c44:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a90      	ldr	r2, [pc, #576]	@ (8006e8c <UART_SetConfig+0x2e0>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d125      	bne.n	8006c9c <UART_SetConfig+0xf0>
 8006c50:	4b8f      	ldr	r3, [pc, #572]	@ (8006e90 <UART_SetConfig+0x2e4>)
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	f003 0303 	and.w	r3, r3, #3
 8006c5a:	2b03      	cmp	r3, #3
 8006c5c:	d81a      	bhi.n	8006c94 <UART_SetConfig+0xe8>
 8006c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c64 <UART_SetConfig+0xb8>)
 8006c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c64:	08006c75 	.word	0x08006c75
 8006c68:	08006c85 	.word	0x08006c85
 8006c6c:	08006c7d 	.word	0x08006c7d
 8006c70:	08006c8d 	.word	0x08006c8d
 8006c74:	2301      	movs	r3, #1
 8006c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c7a:	e116      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c82:	e112      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006c84:	2304      	movs	r3, #4
 8006c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c8a:	e10e      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006c8c:	2308      	movs	r3, #8
 8006c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c92:	e10a      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006c94:	2310      	movs	r3, #16
 8006c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9a:	e106      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a7c      	ldr	r2, [pc, #496]	@ (8006e94 <UART_SetConfig+0x2e8>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d138      	bne.n	8006d18 <UART_SetConfig+0x16c>
 8006ca6:	4b7a      	ldr	r3, [pc, #488]	@ (8006e90 <UART_SetConfig+0x2e4>)
 8006ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cac:	f003 030c 	and.w	r3, r3, #12
 8006cb0:	2b0c      	cmp	r3, #12
 8006cb2:	d82d      	bhi.n	8006d10 <UART_SetConfig+0x164>
 8006cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006cbc <UART_SetConfig+0x110>)
 8006cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cba:	bf00      	nop
 8006cbc:	08006cf1 	.word	0x08006cf1
 8006cc0:	08006d11 	.word	0x08006d11
 8006cc4:	08006d11 	.word	0x08006d11
 8006cc8:	08006d11 	.word	0x08006d11
 8006ccc:	08006d01 	.word	0x08006d01
 8006cd0:	08006d11 	.word	0x08006d11
 8006cd4:	08006d11 	.word	0x08006d11
 8006cd8:	08006d11 	.word	0x08006d11
 8006cdc:	08006cf9 	.word	0x08006cf9
 8006ce0:	08006d11 	.word	0x08006d11
 8006ce4:	08006d11 	.word	0x08006d11
 8006ce8:	08006d11 	.word	0x08006d11
 8006cec:	08006d09 	.word	0x08006d09
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cf6:	e0d8      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cfe:	e0d4      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d00:	2304      	movs	r3, #4
 8006d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d06:	e0d0      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d08:	2308      	movs	r3, #8
 8006d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d0e:	e0cc      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d10:	2310      	movs	r3, #16
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d16:	e0c8      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a5e      	ldr	r2, [pc, #376]	@ (8006e98 <UART_SetConfig+0x2ec>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d125      	bne.n	8006d6e <UART_SetConfig+0x1c2>
 8006d22:	4b5b      	ldr	r3, [pc, #364]	@ (8006e90 <UART_SetConfig+0x2e4>)
 8006d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d2c:	2b30      	cmp	r3, #48	@ 0x30
 8006d2e:	d016      	beq.n	8006d5e <UART_SetConfig+0x1b2>
 8006d30:	2b30      	cmp	r3, #48	@ 0x30
 8006d32:	d818      	bhi.n	8006d66 <UART_SetConfig+0x1ba>
 8006d34:	2b20      	cmp	r3, #32
 8006d36:	d00a      	beq.n	8006d4e <UART_SetConfig+0x1a2>
 8006d38:	2b20      	cmp	r3, #32
 8006d3a:	d814      	bhi.n	8006d66 <UART_SetConfig+0x1ba>
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d002      	beq.n	8006d46 <UART_SetConfig+0x19a>
 8006d40:	2b10      	cmp	r3, #16
 8006d42:	d008      	beq.n	8006d56 <UART_SetConfig+0x1aa>
 8006d44:	e00f      	b.n	8006d66 <UART_SetConfig+0x1ba>
 8006d46:	2300      	movs	r3, #0
 8006d48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d4c:	e0ad      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d54:	e0a9      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d56:	2304      	movs	r3, #4
 8006d58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d5c:	e0a5      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d5e:	2308      	movs	r3, #8
 8006d60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d64:	e0a1      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d66:	2310      	movs	r3, #16
 8006d68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d6c:	e09d      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a4a      	ldr	r2, [pc, #296]	@ (8006e9c <UART_SetConfig+0x2f0>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d125      	bne.n	8006dc4 <UART_SetConfig+0x218>
 8006d78:	4b45      	ldr	r3, [pc, #276]	@ (8006e90 <UART_SetConfig+0x2e4>)
 8006d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d82:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d84:	d016      	beq.n	8006db4 <UART_SetConfig+0x208>
 8006d86:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d88:	d818      	bhi.n	8006dbc <UART_SetConfig+0x210>
 8006d8a:	2b80      	cmp	r3, #128	@ 0x80
 8006d8c:	d00a      	beq.n	8006da4 <UART_SetConfig+0x1f8>
 8006d8e:	2b80      	cmp	r3, #128	@ 0x80
 8006d90:	d814      	bhi.n	8006dbc <UART_SetConfig+0x210>
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d002      	beq.n	8006d9c <UART_SetConfig+0x1f0>
 8006d96:	2b40      	cmp	r3, #64	@ 0x40
 8006d98:	d008      	beq.n	8006dac <UART_SetConfig+0x200>
 8006d9a:	e00f      	b.n	8006dbc <UART_SetConfig+0x210>
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da2:	e082      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006da4:	2302      	movs	r3, #2
 8006da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006daa:	e07e      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006dac:	2304      	movs	r3, #4
 8006dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006db2:	e07a      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006db4:	2308      	movs	r3, #8
 8006db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dba:	e076      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006dbc:	2310      	movs	r3, #16
 8006dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc2:	e072      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a35      	ldr	r2, [pc, #212]	@ (8006ea0 <UART_SetConfig+0x2f4>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d12a      	bne.n	8006e24 <UART_SetConfig+0x278>
 8006dce:	4b30      	ldr	r3, [pc, #192]	@ (8006e90 <UART_SetConfig+0x2e4>)
 8006dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ddc:	d01a      	beq.n	8006e14 <UART_SetConfig+0x268>
 8006dde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006de2:	d81b      	bhi.n	8006e1c <UART_SetConfig+0x270>
 8006de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006de8:	d00c      	beq.n	8006e04 <UART_SetConfig+0x258>
 8006dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dee:	d815      	bhi.n	8006e1c <UART_SetConfig+0x270>
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <UART_SetConfig+0x250>
 8006df4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006df8:	d008      	beq.n	8006e0c <UART_SetConfig+0x260>
 8006dfa:	e00f      	b.n	8006e1c <UART_SetConfig+0x270>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e02:	e052      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e04:	2302      	movs	r3, #2
 8006e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e0a:	e04e      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e0c:	2304      	movs	r3, #4
 8006e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e12:	e04a      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e14:	2308      	movs	r3, #8
 8006e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e1a:	e046      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e1c:	2310      	movs	r3, #16
 8006e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e22:	e042      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a17      	ldr	r2, [pc, #92]	@ (8006e88 <UART_SetConfig+0x2dc>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d13a      	bne.n	8006ea4 <UART_SetConfig+0x2f8>
 8006e2e:	4b18      	ldr	r3, [pc, #96]	@ (8006e90 <UART_SetConfig+0x2e4>)
 8006e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e3c:	d01a      	beq.n	8006e74 <UART_SetConfig+0x2c8>
 8006e3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e42:	d81b      	bhi.n	8006e7c <UART_SetConfig+0x2d0>
 8006e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e48:	d00c      	beq.n	8006e64 <UART_SetConfig+0x2b8>
 8006e4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e4e:	d815      	bhi.n	8006e7c <UART_SetConfig+0x2d0>
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <UART_SetConfig+0x2b0>
 8006e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e58:	d008      	beq.n	8006e6c <UART_SetConfig+0x2c0>
 8006e5a:	e00f      	b.n	8006e7c <UART_SetConfig+0x2d0>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e62:	e022      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e64:	2302      	movs	r3, #2
 8006e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e6a:	e01e      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e6c:	2304      	movs	r3, #4
 8006e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e72:	e01a      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e74:	2308      	movs	r3, #8
 8006e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e7a:	e016      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e7c:	2310      	movs	r3, #16
 8006e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e82:	e012      	b.n	8006eaa <UART_SetConfig+0x2fe>
 8006e84:	cfff69f3 	.word	0xcfff69f3
 8006e88:	40008000 	.word	0x40008000
 8006e8c:	40013800 	.word	0x40013800
 8006e90:	40021000 	.word	0x40021000
 8006e94:	40004400 	.word	0x40004400
 8006e98:	40004800 	.word	0x40004800
 8006e9c:	40004c00 	.word	0x40004c00
 8006ea0:	40005000 	.word	0x40005000
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4aae      	ldr	r2, [pc, #696]	@ (8007168 <UART_SetConfig+0x5bc>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	f040 8097 	bne.w	8006fe4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006eb6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006eba:	2b08      	cmp	r3, #8
 8006ebc:	d823      	bhi.n	8006f06 <UART_SetConfig+0x35a>
 8006ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8006ec4 <UART_SetConfig+0x318>)
 8006ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec4:	08006ee9 	.word	0x08006ee9
 8006ec8:	08006f07 	.word	0x08006f07
 8006ecc:	08006ef1 	.word	0x08006ef1
 8006ed0:	08006f07 	.word	0x08006f07
 8006ed4:	08006ef7 	.word	0x08006ef7
 8006ed8:	08006f07 	.word	0x08006f07
 8006edc:	08006f07 	.word	0x08006f07
 8006ee0:	08006f07 	.word	0x08006f07
 8006ee4:	08006eff 	.word	0x08006eff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ee8:	f7fe faa8 	bl	800543c <HAL_RCC_GetPCLK1Freq>
 8006eec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006eee:	e010      	b.n	8006f12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ef0:	4b9e      	ldr	r3, [pc, #632]	@ (800716c <UART_SetConfig+0x5c0>)
 8006ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ef4:	e00d      	b.n	8006f12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ef6:	f7fe fa09 	bl	800530c <HAL_RCC_GetSysClockFreq>
 8006efa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006efc:	e009      	b.n	8006f12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f04:	e005      	b.n	8006f12 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 8130 	beq.w	800717a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1e:	4a94      	ldr	r2, [pc, #592]	@ (8007170 <UART_SetConfig+0x5c4>)
 8006f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f24:	461a      	mov	r2, r3
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f2c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	685a      	ldr	r2, [r3, #4]
 8006f32:	4613      	mov	r3, r2
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	4413      	add	r3, r2
 8006f38:	69ba      	ldr	r2, [r7, #24]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d305      	bcc.n	8006f4a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d903      	bls.n	8006f52 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f50:	e113      	b.n	800717a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f54:	2200      	movs	r2, #0
 8006f56:	60bb      	str	r3, [r7, #8]
 8006f58:	60fa      	str	r2, [r7, #12]
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5e:	4a84      	ldr	r2, [pc, #528]	@ (8007170 <UART_SetConfig+0x5c4>)
 8006f60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2200      	movs	r2, #0
 8006f68:	603b      	str	r3, [r7, #0]
 8006f6a:	607a      	str	r2, [r7, #4]
 8006f6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f74:	f7f9 fe80 	bl	8000c78 <__aeabi_uldivmod>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4610      	mov	r0, r2
 8006f7e:	4619      	mov	r1, r3
 8006f80:	f04f 0200 	mov.w	r2, #0
 8006f84:	f04f 0300 	mov.w	r3, #0
 8006f88:	020b      	lsls	r3, r1, #8
 8006f8a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f8e:	0202      	lsls	r2, r0, #8
 8006f90:	6979      	ldr	r1, [r7, #20]
 8006f92:	6849      	ldr	r1, [r1, #4]
 8006f94:	0849      	lsrs	r1, r1, #1
 8006f96:	2000      	movs	r0, #0
 8006f98:	460c      	mov	r4, r1
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	eb12 0804 	adds.w	r8, r2, r4
 8006fa0:	eb43 0905 	adc.w	r9, r3, r5
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	469a      	mov	sl, r3
 8006fac:	4693      	mov	fp, r2
 8006fae:	4652      	mov	r2, sl
 8006fb0:	465b      	mov	r3, fp
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	4649      	mov	r1, r9
 8006fb6:	f7f9 fe5f 	bl	8000c78 <__aeabi_uldivmod>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	4613      	mov	r3, r2
 8006fc0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fc8:	d308      	bcc.n	8006fdc <UART_SetConfig+0x430>
 8006fca:	6a3b      	ldr	r3, [r7, #32]
 8006fcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fd0:	d204      	bcs.n	8006fdc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	6a3a      	ldr	r2, [r7, #32]
 8006fd8:	60da      	str	r2, [r3, #12]
 8006fda:	e0ce      	b.n	800717a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006fe2:	e0ca      	b.n	800717a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	69db      	ldr	r3, [r3, #28]
 8006fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fec:	d166      	bne.n	80070bc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006fee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ff2:	2b08      	cmp	r3, #8
 8006ff4:	d827      	bhi.n	8007046 <UART_SetConfig+0x49a>
 8006ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ffc <UART_SetConfig+0x450>)
 8006ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffc:	08007021 	.word	0x08007021
 8007000:	08007029 	.word	0x08007029
 8007004:	08007031 	.word	0x08007031
 8007008:	08007047 	.word	0x08007047
 800700c:	08007037 	.word	0x08007037
 8007010:	08007047 	.word	0x08007047
 8007014:	08007047 	.word	0x08007047
 8007018:	08007047 	.word	0x08007047
 800701c:	0800703f 	.word	0x0800703f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007020:	f7fe fa0c 	bl	800543c <HAL_RCC_GetPCLK1Freq>
 8007024:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007026:	e014      	b.n	8007052 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007028:	f7fe fa1e 	bl	8005468 <HAL_RCC_GetPCLK2Freq>
 800702c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800702e:	e010      	b.n	8007052 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007030:	4b4e      	ldr	r3, [pc, #312]	@ (800716c <UART_SetConfig+0x5c0>)
 8007032:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007034:	e00d      	b.n	8007052 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007036:	f7fe f969 	bl	800530c <HAL_RCC_GetSysClockFreq>
 800703a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800703c:	e009      	b.n	8007052 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800703e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007042:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007044:	e005      	b.n	8007052 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007046:	2300      	movs	r3, #0
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007050:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 8090 	beq.w	800717a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705e:	4a44      	ldr	r2, [pc, #272]	@ (8007170 <UART_SetConfig+0x5c4>)
 8007060:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007064:	461a      	mov	r2, r3
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	fbb3 f3f2 	udiv	r3, r3, r2
 800706c:	005a      	lsls	r2, r3, #1
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	085b      	lsrs	r3, r3, #1
 8007074:	441a      	add	r2, r3
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	fbb2 f3f3 	udiv	r3, r2, r3
 800707e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007080:	6a3b      	ldr	r3, [r7, #32]
 8007082:	2b0f      	cmp	r3, #15
 8007084:	d916      	bls.n	80070b4 <UART_SetConfig+0x508>
 8007086:	6a3b      	ldr	r3, [r7, #32]
 8007088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800708c:	d212      	bcs.n	80070b4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800708e:	6a3b      	ldr	r3, [r7, #32]
 8007090:	b29b      	uxth	r3, r3
 8007092:	f023 030f 	bic.w	r3, r3, #15
 8007096:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007098:	6a3b      	ldr	r3, [r7, #32]
 800709a:	085b      	lsrs	r3, r3, #1
 800709c:	b29b      	uxth	r3, r3
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	b29a      	uxth	r2, r3
 80070a4:	8bfb      	ldrh	r3, [r7, #30]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	8bfa      	ldrh	r2, [r7, #30]
 80070b0:	60da      	str	r2, [r3, #12]
 80070b2:	e062      	b.n	800717a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80070ba:	e05e      	b.n	800717a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80070c0:	2b08      	cmp	r3, #8
 80070c2:	d828      	bhi.n	8007116 <UART_SetConfig+0x56a>
 80070c4:	a201      	add	r2, pc, #4	@ (adr r2, 80070cc <UART_SetConfig+0x520>)
 80070c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ca:	bf00      	nop
 80070cc:	080070f1 	.word	0x080070f1
 80070d0:	080070f9 	.word	0x080070f9
 80070d4:	08007101 	.word	0x08007101
 80070d8:	08007117 	.word	0x08007117
 80070dc:	08007107 	.word	0x08007107
 80070e0:	08007117 	.word	0x08007117
 80070e4:	08007117 	.word	0x08007117
 80070e8:	08007117 	.word	0x08007117
 80070ec:	0800710f 	.word	0x0800710f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070f0:	f7fe f9a4 	bl	800543c <HAL_RCC_GetPCLK1Freq>
 80070f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070f6:	e014      	b.n	8007122 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070f8:	f7fe f9b6 	bl	8005468 <HAL_RCC_GetPCLK2Freq>
 80070fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070fe:	e010      	b.n	8007122 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007100:	4b1a      	ldr	r3, [pc, #104]	@ (800716c <UART_SetConfig+0x5c0>)
 8007102:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007104:	e00d      	b.n	8007122 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007106:	f7fe f901 	bl	800530c <HAL_RCC_GetSysClockFreq>
 800710a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800710c:	e009      	b.n	8007122 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800710e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007112:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007114:	e005      	b.n	8007122 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007120:	bf00      	nop
    }

    if (pclk != 0U)
 8007122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007124:	2b00      	cmp	r3, #0
 8007126:	d028      	beq.n	800717a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712c:	4a10      	ldr	r2, [pc, #64]	@ (8007170 <UART_SetConfig+0x5c4>)
 800712e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007132:	461a      	mov	r2, r3
 8007134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007136:	fbb3 f2f2 	udiv	r2, r3, r2
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	085b      	lsrs	r3, r3, #1
 8007140:	441a      	add	r2, r3
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	fbb2 f3f3 	udiv	r3, r2, r3
 800714a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800714c:	6a3b      	ldr	r3, [r7, #32]
 800714e:	2b0f      	cmp	r3, #15
 8007150:	d910      	bls.n	8007174 <UART_SetConfig+0x5c8>
 8007152:	6a3b      	ldr	r3, [r7, #32]
 8007154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007158:	d20c      	bcs.n	8007174 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800715a:	6a3b      	ldr	r3, [r7, #32]
 800715c:	b29a      	uxth	r2, r3
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	60da      	str	r2, [r3, #12]
 8007164:	e009      	b.n	800717a <UART_SetConfig+0x5ce>
 8007166:	bf00      	nop
 8007168:	40008000 	.word	0x40008000
 800716c:	00f42400 	.word	0x00f42400
 8007170:	0800a86c 	.word	0x0800a86c
      }
      else
      {
        ret = HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	2201      	movs	r2, #1
 800717e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	2201      	movs	r2, #1
 8007186:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2200      	movs	r2, #0
 800718e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	2200      	movs	r2, #0
 8007194:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007196:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800719a:	4618      	mov	r0, r3
 800719c:	3730      	adds	r7, #48	@ 0x30
 800719e:	46bd      	mov	sp, r7
 80071a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080071a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b0:	f003 0308 	and.w	r3, r3, #8
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	f003 0302 	and.w	r3, r3, #2
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007216:	f003 0304 	and.w	r3, r3, #4
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007238:	f003 0310 	and.w	r3, r3, #16
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00a      	beq.n	8007256 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	689b      	ldr	r3, [r3, #8]
 8007246:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725a:	f003 0320 	and.w	r3, r3, #32
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00a      	beq.n	8007278 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	430a      	orrs	r2, r1
 8007276:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007280:	2b00      	cmp	r3, #0
 8007282:	d01a      	beq.n	80072ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	430a      	orrs	r2, r1
 8007298:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800729e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072a2:	d10a      	bne.n	80072ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	430a      	orrs	r2, r1
 80072b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	430a      	orrs	r2, r1
 80072da:	605a      	str	r2, [r3, #4]
  }
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b098      	sub	sp, #96	@ 0x60
 80072ec:	af02      	add	r7, sp, #8
 80072ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072f8:	f7fb f8da 	bl	80024b0 <HAL_GetTick>
 80072fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 0308 	and.w	r3, r3, #8
 8007308:	2b08      	cmp	r3, #8
 800730a:	d12f      	bne.n	800736c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800730c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007314:	2200      	movs	r2, #0
 8007316:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f88e 	bl	800743c <UART_WaitOnFlagUntilTimeout>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d022      	beq.n	800736c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800732e:	e853 3f00 	ldrex	r3, [r3]
 8007332:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007336:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800733a:	653b      	str	r3, [r7, #80]	@ 0x50
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	461a      	mov	r2, r3
 8007342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007344:	647b      	str	r3, [r7, #68]	@ 0x44
 8007346:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007348:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800734a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800734c:	e841 2300 	strex	r3, r2, [r1]
 8007350:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1e6      	bne.n	8007326 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2220      	movs	r2, #32
 800735c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e063      	b.n	8007434 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0304 	and.w	r3, r3, #4
 8007376:	2b04      	cmp	r3, #4
 8007378:	d149      	bne.n	800740e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800737a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800737e:	9300      	str	r3, [sp, #0]
 8007380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007382:	2200      	movs	r2, #0
 8007384:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 f857 	bl	800743c <UART_WaitOnFlagUntilTimeout>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d03c      	beq.n	800740e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	623b      	str	r3, [r7, #32]
   return(result);
 80073a2:	6a3b      	ldr	r3, [r7, #32]
 80073a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80073b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ba:	e841 2300 	strex	r3, r2, [r1]
 80073be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1e6      	bne.n	8007394 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3308      	adds	r3, #8
 80073cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	e853 3f00 	ldrex	r3, [r3]
 80073d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f023 0301 	bic.w	r3, r3, #1
 80073dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	3308      	adds	r3, #8
 80073e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073e6:	61fa      	str	r2, [r7, #28]
 80073e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ea:	69b9      	ldr	r1, [r7, #24]
 80073ec:	69fa      	ldr	r2, [r7, #28]
 80073ee:	e841 2300 	strex	r3, r2, [r1]
 80073f2:	617b      	str	r3, [r7, #20]
   return(result);
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d1e5      	bne.n	80073c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2220      	movs	r2, #32
 80073fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e012      	b.n	8007434 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2220      	movs	r2, #32
 8007412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2220      	movs	r2, #32
 800741a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	3758      	adds	r7, #88	@ 0x58
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	603b      	str	r3, [r7, #0]
 8007448:	4613      	mov	r3, r2
 800744a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800744c:	e04f      	b.n	80074ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007454:	d04b      	beq.n	80074ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007456:	f7fb f82b 	bl	80024b0 <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	69ba      	ldr	r2, [r7, #24]
 8007462:	429a      	cmp	r2, r3
 8007464:	d302      	bcc.n	800746c <UART_WaitOnFlagUntilTimeout+0x30>
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800746c:	2303      	movs	r3, #3
 800746e:	e04e      	b.n	800750e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 0304 	and.w	r3, r3, #4
 800747a:	2b00      	cmp	r3, #0
 800747c:	d037      	beq.n	80074ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b80      	cmp	r3, #128	@ 0x80
 8007482:	d034      	beq.n	80074ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	2b40      	cmp	r3, #64	@ 0x40
 8007488:	d031      	beq.n	80074ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	69db      	ldr	r3, [r3, #28]
 8007490:	f003 0308 	and.w	r3, r3, #8
 8007494:	2b08      	cmp	r3, #8
 8007496:	d110      	bne.n	80074ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2208      	movs	r2, #8
 800749e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f000 f838 	bl	8007516 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2208      	movs	r2, #8
 80074aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e029      	b.n	800750e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074c8:	d111      	bne.n	80074ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f000 f81e 	bl	8007516 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2220      	movs	r2, #32
 80074de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80074ea:	2303      	movs	r3, #3
 80074ec:	e00f      	b.n	800750e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	69da      	ldr	r2, [r3, #28]
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	4013      	ands	r3, r2
 80074f8:	68ba      	ldr	r2, [r7, #8]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	bf0c      	ite	eq
 80074fe:	2301      	moveq	r3, #1
 8007500:	2300      	movne	r3, #0
 8007502:	b2db      	uxtb	r3, r3
 8007504:	461a      	mov	r2, r3
 8007506:	79fb      	ldrb	r3, [r7, #7]
 8007508:	429a      	cmp	r2, r3
 800750a:	d0a0      	beq.n	800744e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007516:	b480      	push	{r7}
 8007518:	b095      	sub	sp, #84	@ 0x54
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007526:	e853 3f00 	ldrex	r3, [r3]
 800752a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800752c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	461a      	mov	r2, r3
 800753a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800753c:	643b      	str	r3, [r7, #64]	@ 0x40
 800753e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007542:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800754a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e6      	bne.n	800751e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3308      	adds	r3, #8
 8007556:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007558:	6a3b      	ldr	r3, [r7, #32]
 800755a:	e853 3f00 	ldrex	r3, [r3]
 800755e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007566:	f023 0301 	bic.w	r3, r3, #1
 800756a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3308      	adds	r3, #8
 8007572:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007574:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007576:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800757a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800757c:	e841 2300 	strex	r3, r2, [r1]
 8007580:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e3      	bne.n	8007550 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800758c:	2b01      	cmp	r3, #1
 800758e:	d118      	bne.n	80075c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	e853 3f00 	ldrex	r3, [r3]
 800759c:	60bb      	str	r3, [r7, #8]
   return(result);
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	f023 0310 	bic.w	r3, r3, #16
 80075a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	461a      	mov	r2, r3
 80075ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ae:	61bb      	str	r3, [r7, #24]
 80075b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b2:	6979      	ldr	r1, [r7, #20]
 80075b4:	69ba      	ldr	r2, [r7, #24]
 80075b6:	e841 2300 	strex	r3, r2, [r1]
 80075ba:	613b      	str	r3, [r7, #16]
   return(result);
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1e6      	bne.n	8007590 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80075d6:	bf00      	nop
 80075d8:	3754      	adds	r7, #84	@ 0x54
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075e2:	b480      	push	{r7}
 80075e4:	b085      	sub	sp, #20
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d101      	bne.n	80075f8 <HAL_UARTEx_DisableFifoMode+0x16>
 80075f4:	2302      	movs	r3, #2
 80075f6:	e027      	b.n	8007648 <HAL_UARTEx_DisableFifoMode+0x66>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2224      	movs	r2, #36	@ 0x24
 8007604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f022 0201 	bic.w	r2, r2, #1
 800761e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007626:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2220      	movs	r2, #32
 800763a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3714      	adds	r7, #20
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007664:	2b01      	cmp	r3, #1
 8007666:	d101      	bne.n	800766c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007668:	2302      	movs	r3, #2
 800766a:	e02d      	b.n	80076c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2224      	movs	r2, #36	@ 0x24
 8007678:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 0201 	bic.w	r2, r2, #1
 8007692:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	683a      	ldr	r2, [r7, #0]
 80076a4:	430a      	orrs	r2, r1
 80076a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 f84f 	bl	800774c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2220      	movs	r2, #32
 80076ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3710      	adds	r7, #16
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d101      	bne.n	80076e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076e4:	2302      	movs	r3, #2
 80076e6:	e02d      	b.n	8007744 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2224      	movs	r2, #36	@ 0x24
 80076f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 0201 	bic.w	r2, r2, #1
 800770e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	683a      	ldr	r2, [r7, #0]
 8007720:	430a      	orrs	r2, r1
 8007722:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 f811 	bl	800774c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2220      	movs	r2, #32
 8007736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3710      	adds	r7, #16
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007758:	2b00      	cmp	r3, #0
 800775a:	d108      	bne.n	800776e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800776c:	e031      	b.n	80077d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800776e:	2308      	movs	r3, #8
 8007770:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007772:	2308      	movs	r3, #8
 8007774:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	0e5b      	lsrs	r3, r3, #25
 800777e:	b2db      	uxtb	r3, r3
 8007780:	f003 0307 	and.w	r3, r3, #7
 8007784:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	0f5b      	lsrs	r3, r3, #29
 800778e:	b2db      	uxtb	r3, r3
 8007790:	f003 0307 	and.w	r3, r3, #7
 8007794:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007796:	7bbb      	ldrb	r3, [r7, #14]
 8007798:	7b3a      	ldrb	r2, [r7, #12]
 800779a:	4911      	ldr	r1, [pc, #68]	@ (80077e0 <UARTEx_SetNbDataToProcess+0x94>)
 800779c:	5c8a      	ldrb	r2, [r1, r2]
 800779e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80077a2:	7b3a      	ldrb	r2, [r7, #12]
 80077a4:	490f      	ldr	r1, [pc, #60]	@ (80077e4 <UARTEx_SetNbDataToProcess+0x98>)
 80077a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80077a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
 80077b6:	7b7a      	ldrb	r2, [r7, #13]
 80077b8:	4909      	ldr	r1, [pc, #36]	@ (80077e0 <UARTEx_SetNbDataToProcess+0x94>)
 80077ba:	5c8a      	ldrb	r2, [r1, r2]
 80077bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80077c0:	7b7a      	ldrb	r2, [r7, #13]
 80077c2:	4908      	ldr	r1, [pc, #32]	@ (80077e4 <UARTEx_SetNbDataToProcess+0x98>)
 80077c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80077ca:	b29a      	uxth	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80077d2:	bf00      	nop
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	0800a884 	.word	0x0800a884
 80077e4:	0800a88c 	.word	0x0800a88c

080077e8 <__cvt>:
 80077e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077ec:	ec57 6b10 	vmov	r6, r7, d0
 80077f0:	2f00      	cmp	r7, #0
 80077f2:	460c      	mov	r4, r1
 80077f4:	4619      	mov	r1, r3
 80077f6:	463b      	mov	r3, r7
 80077f8:	bfbb      	ittet	lt
 80077fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80077fe:	461f      	movlt	r7, r3
 8007800:	2300      	movge	r3, #0
 8007802:	232d      	movlt	r3, #45	@ 0x2d
 8007804:	700b      	strb	r3, [r1, #0]
 8007806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007808:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800780c:	4691      	mov	r9, r2
 800780e:	f023 0820 	bic.w	r8, r3, #32
 8007812:	bfbc      	itt	lt
 8007814:	4632      	movlt	r2, r6
 8007816:	4616      	movlt	r6, r2
 8007818:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800781c:	d005      	beq.n	800782a <__cvt+0x42>
 800781e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007822:	d100      	bne.n	8007826 <__cvt+0x3e>
 8007824:	3401      	adds	r4, #1
 8007826:	2102      	movs	r1, #2
 8007828:	e000      	b.n	800782c <__cvt+0x44>
 800782a:	2103      	movs	r1, #3
 800782c:	ab03      	add	r3, sp, #12
 800782e:	9301      	str	r3, [sp, #4]
 8007830:	ab02      	add	r3, sp, #8
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	ec47 6b10 	vmov	d0, r6, r7
 8007838:	4653      	mov	r3, sl
 800783a:	4622      	mov	r2, r4
 800783c:	f000 fe68 	bl	8008510 <_dtoa_r>
 8007840:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007844:	4605      	mov	r5, r0
 8007846:	d119      	bne.n	800787c <__cvt+0x94>
 8007848:	f019 0f01 	tst.w	r9, #1
 800784c:	d00e      	beq.n	800786c <__cvt+0x84>
 800784e:	eb00 0904 	add.w	r9, r0, r4
 8007852:	2200      	movs	r2, #0
 8007854:	2300      	movs	r3, #0
 8007856:	4630      	mov	r0, r6
 8007858:	4639      	mov	r1, r7
 800785a:	f7f9 f94d 	bl	8000af8 <__aeabi_dcmpeq>
 800785e:	b108      	cbz	r0, 8007864 <__cvt+0x7c>
 8007860:	f8cd 900c 	str.w	r9, [sp, #12]
 8007864:	2230      	movs	r2, #48	@ 0x30
 8007866:	9b03      	ldr	r3, [sp, #12]
 8007868:	454b      	cmp	r3, r9
 800786a:	d31e      	bcc.n	80078aa <__cvt+0xc2>
 800786c:	9b03      	ldr	r3, [sp, #12]
 800786e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007870:	1b5b      	subs	r3, r3, r5
 8007872:	4628      	mov	r0, r5
 8007874:	6013      	str	r3, [r2, #0]
 8007876:	b004      	add	sp, #16
 8007878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800787c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007880:	eb00 0904 	add.w	r9, r0, r4
 8007884:	d1e5      	bne.n	8007852 <__cvt+0x6a>
 8007886:	7803      	ldrb	r3, [r0, #0]
 8007888:	2b30      	cmp	r3, #48	@ 0x30
 800788a:	d10a      	bne.n	80078a2 <__cvt+0xba>
 800788c:	2200      	movs	r2, #0
 800788e:	2300      	movs	r3, #0
 8007890:	4630      	mov	r0, r6
 8007892:	4639      	mov	r1, r7
 8007894:	f7f9 f930 	bl	8000af8 <__aeabi_dcmpeq>
 8007898:	b918      	cbnz	r0, 80078a2 <__cvt+0xba>
 800789a:	f1c4 0401 	rsb	r4, r4, #1
 800789e:	f8ca 4000 	str.w	r4, [sl]
 80078a2:	f8da 3000 	ldr.w	r3, [sl]
 80078a6:	4499      	add	r9, r3
 80078a8:	e7d3      	b.n	8007852 <__cvt+0x6a>
 80078aa:	1c59      	adds	r1, r3, #1
 80078ac:	9103      	str	r1, [sp, #12]
 80078ae:	701a      	strb	r2, [r3, #0]
 80078b0:	e7d9      	b.n	8007866 <__cvt+0x7e>

080078b2 <__exponent>:
 80078b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078b4:	2900      	cmp	r1, #0
 80078b6:	bfba      	itte	lt
 80078b8:	4249      	neglt	r1, r1
 80078ba:	232d      	movlt	r3, #45	@ 0x2d
 80078bc:	232b      	movge	r3, #43	@ 0x2b
 80078be:	2909      	cmp	r1, #9
 80078c0:	7002      	strb	r2, [r0, #0]
 80078c2:	7043      	strb	r3, [r0, #1]
 80078c4:	dd29      	ble.n	800791a <__exponent+0x68>
 80078c6:	f10d 0307 	add.w	r3, sp, #7
 80078ca:	461d      	mov	r5, r3
 80078cc:	270a      	movs	r7, #10
 80078ce:	461a      	mov	r2, r3
 80078d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80078d4:	fb07 1416 	mls	r4, r7, r6, r1
 80078d8:	3430      	adds	r4, #48	@ 0x30
 80078da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80078de:	460c      	mov	r4, r1
 80078e0:	2c63      	cmp	r4, #99	@ 0x63
 80078e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80078e6:	4631      	mov	r1, r6
 80078e8:	dcf1      	bgt.n	80078ce <__exponent+0x1c>
 80078ea:	3130      	adds	r1, #48	@ 0x30
 80078ec:	1e94      	subs	r4, r2, #2
 80078ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80078f2:	1c41      	adds	r1, r0, #1
 80078f4:	4623      	mov	r3, r4
 80078f6:	42ab      	cmp	r3, r5
 80078f8:	d30a      	bcc.n	8007910 <__exponent+0x5e>
 80078fa:	f10d 0309 	add.w	r3, sp, #9
 80078fe:	1a9b      	subs	r3, r3, r2
 8007900:	42ac      	cmp	r4, r5
 8007902:	bf88      	it	hi
 8007904:	2300      	movhi	r3, #0
 8007906:	3302      	adds	r3, #2
 8007908:	4403      	add	r3, r0
 800790a:	1a18      	subs	r0, r3, r0
 800790c:	b003      	add	sp, #12
 800790e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007910:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007914:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007918:	e7ed      	b.n	80078f6 <__exponent+0x44>
 800791a:	2330      	movs	r3, #48	@ 0x30
 800791c:	3130      	adds	r1, #48	@ 0x30
 800791e:	7083      	strb	r3, [r0, #2]
 8007920:	70c1      	strb	r1, [r0, #3]
 8007922:	1d03      	adds	r3, r0, #4
 8007924:	e7f1      	b.n	800790a <__exponent+0x58>
	...

08007928 <_printf_float>:
 8007928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792c:	b08d      	sub	sp, #52	@ 0x34
 800792e:	460c      	mov	r4, r1
 8007930:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007934:	4616      	mov	r6, r2
 8007936:	461f      	mov	r7, r3
 8007938:	4605      	mov	r5, r0
 800793a:	f000 fcdb 	bl	80082f4 <_localeconv_r>
 800793e:	6803      	ldr	r3, [r0, #0]
 8007940:	9304      	str	r3, [sp, #16]
 8007942:	4618      	mov	r0, r3
 8007944:	f7f8 fcac 	bl	80002a0 <strlen>
 8007948:	2300      	movs	r3, #0
 800794a:	930a      	str	r3, [sp, #40]	@ 0x28
 800794c:	f8d8 3000 	ldr.w	r3, [r8]
 8007950:	9005      	str	r0, [sp, #20]
 8007952:	3307      	adds	r3, #7
 8007954:	f023 0307 	bic.w	r3, r3, #7
 8007958:	f103 0208 	add.w	r2, r3, #8
 800795c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007960:	f8d4 b000 	ldr.w	fp, [r4]
 8007964:	f8c8 2000 	str.w	r2, [r8]
 8007968:	e9d3 8900 	ldrd	r8, r9, [r3]
 800796c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007970:	9307      	str	r3, [sp, #28]
 8007972:	f8cd 8018 	str.w	r8, [sp, #24]
 8007976:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800797a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800797e:	4b9c      	ldr	r3, [pc, #624]	@ (8007bf0 <_printf_float+0x2c8>)
 8007980:	f04f 32ff 	mov.w	r2, #4294967295
 8007984:	f7f9 f8ea 	bl	8000b5c <__aeabi_dcmpun>
 8007988:	bb70      	cbnz	r0, 80079e8 <_printf_float+0xc0>
 800798a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800798e:	4b98      	ldr	r3, [pc, #608]	@ (8007bf0 <_printf_float+0x2c8>)
 8007990:	f04f 32ff 	mov.w	r2, #4294967295
 8007994:	f7f9 f8c4 	bl	8000b20 <__aeabi_dcmple>
 8007998:	bb30      	cbnz	r0, 80079e8 <_printf_float+0xc0>
 800799a:	2200      	movs	r2, #0
 800799c:	2300      	movs	r3, #0
 800799e:	4640      	mov	r0, r8
 80079a0:	4649      	mov	r1, r9
 80079a2:	f7f9 f8b3 	bl	8000b0c <__aeabi_dcmplt>
 80079a6:	b110      	cbz	r0, 80079ae <_printf_float+0x86>
 80079a8:	232d      	movs	r3, #45	@ 0x2d
 80079aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ae:	4a91      	ldr	r2, [pc, #580]	@ (8007bf4 <_printf_float+0x2cc>)
 80079b0:	4b91      	ldr	r3, [pc, #580]	@ (8007bf8 <_printf_float+0x2d0>)
 80079b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079b6:	bf94      	ite	ls
 80079b8:	4690      	movls	r8, r2
 80079ba:	4698      	movhi	r8, r3
 80079bc:	2303      	movs	r3, #3
 80079be:	6123      	str	r3, [r4, #16]
 80079c0:	f02b 0304 	bic.w	r3, fp, #4
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	f04f 0900 	mov.w	r9, #0
 80079ca:	9700      	str	r7, [sp, #0]
 80079cc:	4633      	mov	r3, r6
 80079ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80079d0:	4621      	mov	r1, r4
 80079d2:	4628      	mov	r0, r5
 80079d4:	f000 f9d2 	bl	8007d7c <_printf_common>
 80079d8:	3001      	adds	r0, #1
 80079da:	f040 808d 	bne.w	8007af8 <_printf_float+0x1d0>
 80079de:	f04f 30ff 	mov.w	r0, #4294967295
 80079e2:	b00d      	add	sp, #52	@ 0x34
 80079e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e8:	4642      	mov	r2, r8
 80079ea:	464b      	mov	r3, r9
 80079ec:	4640      	mov	r0, r8
 80079ee:	4649      	mov	r1, r9
 80079f0:	f7f9 f8b4 	bl	8000b5c <__aeabi_dcmpun>
 80079f4:	b140      	cbz	r0, 8007a08 <_printf_float+0xe0>
 80079f6:	464b      	mov	r3, r9
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bfbc      	itt	lt
 80079fc:	232d      	movlt	r3, #45	@ 0x2d
 80079fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a02:	4a7e      	ldr	r2, [pc, #504]	@ (8007bfc <_printf_float+0x2d4>)
 8007a04:	4b7e      	ldr	r3, [pc, #504]	@ (8007c00 <_printf_float+0x2d8>)
 8007a06:	e7d4      	b.n	80079b2 <_printf_float+0x8a>
 8007a08:	6863      	ldr	r3, [r4, #4]
 8007a0a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007a0e:	9206      	str	r2, [sp, #24]
 8007a10:	1c5a      	adds	r2, r3, #1
 8007a12:	d13b      	bne.n	8007a8c <_printf_float+0x164>
 8007a14:	2306      	movs	r3, #6
 8007a16:	6063      	str	r3, [r4, #4]
 8007a18:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	6022      	str	r2, [r4, #0]
 8007a20:	9303      	str	r3, [sp, #12]
 8007a22:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a24:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007a28:	ab09      	add	r3, sp, #36	@ 0x24
 8007a2a:	9300      	str	r3, [sp, #0]
 8007a2c:	6861      	ldr	r1, [r4, #4]
 8007a2e:	ec49 8b10 	vmov	d0, r8, r9
 8007a32:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007a36:	4628      	mov	r0, r5
 8007a38:	f7ff fed6 	bl	80077e8 <__cvt>
 8007a3c:	9b06      	ldr	r3, [sp, #24]
 8007a3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a40:	2b47      	cmp	r3, #71	@ 0x47
 8007a42:	4680      	mov	r8, r0
 8007a44:	d129      	bne.n	8007a9a <_printf_float+0x172>
 8007a46:	1cc8      	adds	r0, r1, #3
 8007a48:	db02      	blt.n	8007a50 <_printf_float+0x128>
 8007a4a:	6863      	ldr	r3, [r4, #4]
 8007a4c:	4299      	cmp	r1, r3
 8007a4e:	dd41      	ble.n	8007ad4 <_printf_float+0x1ac>
 8007a50:	f1aa 0a02 	sub.w	sl, sl, #2
 8007a54:	fa5f fa8a 	uxtb.w	sl, sl
 8007a58:	3901      	subs	r1, #1
 8007a5a:	4652      	mov	r2, sl
 8007a5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007a60:	9109      	str	r1, [sp, #36]	@ 0x24
 8007a62:	f7ff ff26 	bl	80078b2 <__exponent>
 8007a66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a68:	1813      	adds	r3, r2, r0
 8007a6a:	2a01      	cmp	r2, #1
 8007a6c:	4681      	mov	r9, r0
 8007a6e:	6123      	str	r3, [r4, #16]
 8007a70:	dc02      	bgt.n	8007a78 <_printf_float+0x150>
 8007a72:	6822      	ldr	r2, [r4, #0]
 8007a74:	07d2      	lsls	r2, r2, #31
 8007a76:	d501      	bpl.n	8007a7c <_printf_float+0x154>
 8007a78:	3301      	adds	r3, #1
 8007a7a:	6123      	str	r3, [r4, #16]
 8007a7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d0a2      	beq.n	80079ca <_printf_float+0xa2>
 8007a84:	232d      	movs	r3, #45	@ 0x2d
 8007a86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a8a:	e79e      	b.n	80079ca <_printf_float+0xa2>
 8007a8c:	9a06      	ldr	r2, [sp, #24]
 8007a8e:	2a47      	cmp	r2, #71	@ 0x47
 8007a90:	d1c2      	bne.n	8007a18 <_printf_float+0xf0>
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1c0      	bne.n	8007a18 <_printf_float+0xf0>
 8007a96:	2301      	movs	r3, #1
 8007a98:	e7bd      	b.n	8007a16 <_printf_float+0xee>
 8007a9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007a9e:	d9db      	bls.n	8007a58 <_printf_float+0x130>
 8007aa0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007aa4:	d118      	bne.n	8007ad8 <_printf_float+0x1b0>
 8007aa6:	2900      	cmp	r1, #0
 8007aa8:	6863      	ldr	r3, [r4, #4]
 8007aaa:	dd0b      	ble.n	8007ac4 <_printf_float+0x19c>
 8007aac:	6121      	str	r1, [r4, #16]
 8007aae:	b913      	cbnz	r3, 8007ab6 <_printf_float+0x18e>
 8007ab0:	6822      	ldr	r2, [r4, #0]
 8007ab2:	07d0      	lsls	r0, r2, #31
 8007ab4:	d502      	bpl.n	8007abc <_printf_float+0x194>
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	440b      	add	r3, r1
 8007aba:	6123      	str	r3, [r4, #16]
 8007abc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007abe:	f04f 0900 	mov.w	r9, #0
 8007ac2:	e7db      	b.n	8007a7c <_printf_float+0x154>
 8007ac4:	b913      	cbnz	r3, 8007acc <_printf_float+0x1a4>
 8007ac6:	6822      	ldr	r2, [r4, #0]
 8007ac8:	07d2      	lsls	r2, r2, #31
 8007aca:	d501      	bpl.n	8007ad0 <_printf_float+0x1a8>
 8007acc:	3302      	adds	r3, #2
 8007ace:	e7f4      	b.n	8007aba <_printf_float+0x192>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e7f2      	b.n	8007aba <_printf_float+0x192>
 8007ad4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ada:	4299      	cmp	r1, r3
 8007adc:	db05      	blt.n	8007aea <_printf_float+0x1c2>
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	6121      	str	r1, [r4, #16]
 8007ae2:	07d8      	lsls	r0, r3, #31
 8007ae4:	d5ea      	bpl.n	8007abc <_printf_float+0x194>
 8007ae6:	1c4b      	adds	r3, r1, #1
 8007ae8:	e7e7      	b.n	8007aba <_printf_float+0x192>
 8007aea:	2900      	cmp	r1, #0
 8007aec:	bfd4      	ite	le
 8007aee:	f1c1 0202 	rsble	r2, r1, #2
 8007af2:	2201      	movgt	r2, #1
 8007af4:	4413      	add	r3, r2
 8007af6:	e7e0      	b.n	8007aba <_printf_float+0x192>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	055a      	lsls	r2, r3, #21
 8007afc:	d407      	bmi.n	8007b0e <_printf_float+0x1e6>
 8007afe:	6923      	ldr	r3, [r4, #16]
 8007b00:	4642      	mov	r2, r8
 8007b02:	4631      	mov	r1, r6
 8007b04:	4628      	mov	r0, r5
 8007b06:	47b8      	blx	r7
 8007b08:	3001      	adds	r0, #1
 8007b0a:	d12b      	bne.n	8007b64 <_printf_float+0x23c>
 8007b0c:	e767      	b.n	80079de <_printf_float+0xb6>
 8007b0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b12:	f240 80dd 	bls.w	8007cd0 <_printf_float+0x3a8>
 8007b16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	f7f8 ffeb 	bl	8000af8 <__aeabi_dcmpeq>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d033      	beq.n	8007b8e <_printf_float+0x266>
 8007b26:	4a37      	ldr	r2, [pc, #220]	@ (8007c04 <_printf_float+0x2dc>)
 8007b28:	2301      	movs	r3, #1
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	47b8      	blx	r7
 8007b30:	3001      	adds	r0, #1
 8007b32:	f43f af54 	beq.w	80079de <_printf_float+0xb6>
 8007b36:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007b3a:	4543      	cmp	r3, r8
 8007b3c:	db02      	blt.n	8007b44 <_printf_float+0x21c>
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	07d8      	lsls	r0, r3, #31
 8007b42:	d50f      	bpl.n	8007b64 <_printf_float+0x23c>
 8007b44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b48:	4631      	mov	r1, r6
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	47b8      	blx	r7
 8007b4e:	3001      	adds	r0, #1
 8007b50:	f43f af45 	beq.w	80079de <_printf_float+0xb6>
 8007b54:	f04f 0900 	mov.w	r9, #0
 8007b58:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b5c:	f104 0a1a 	add.w	sl, r4, #26
 8007b60:	45c8      	cmp	r8, r9
 8007b62:	dc09      	bgt.n	8007b78 <_printf_float+0x250>
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	079b      	lsls	r3, r3, #30
 8007b68:	f100 8103 	bmi.w	8007d72 <_printf_float+0x44a>
 8007b6c:	68e0      	ldr	r0, [r4, #12]
 8007b6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b70:	4298      	cmp	r0, r3
 8007b72:	bfb8      	it	lt
 8007b74:	4618      	movlt	r0, r3
 8007b76:	e734      	b.n	80079e2 <_printf_float+0xba>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	4652      	mov	r2, sl
 8007b7c:	4631      	mov	r1, r6
 8007b7e:	4628      	mov	r0, r5
 8007b80:	47b8      	blx	r7
 8007b82:	3001      	adds	r0, #1
 8007b84:	f43f af2b 	beq.w	80079de <_printf_float+0xb6>
 8007b88:	f109 0901 	add.w	r9, r9, #1
 8007b8c:	e7e8      	b.n	8007b60 <_printf_float+0x238>
 8007b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	dc39      	bgt.n	8007c08 <_printf_float+0x2e0>
 8007b94:	4a1b      	ldr	r2, [pc, #108]	@ (8007c04 <_printf_float+0x2dc>)
 8007b96:	2301      	movs	r3, #1
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	47b8      	blx	r7
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	f43f af1d 	beq.w	80079de <_printf_float+0xb6>
 8007ba4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007ba8:	ea59 0303 	orrs.w	r3, r9, r3
 8007bac:	d102      	bne.n	8007bb4 <_printf_float+0x28c>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	07d9      	lsls	r1, r3, #31
 8007bb2:	d5d7      	bpl.n	8007b64 <_printf_float+0x23c>
 8007bb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bb8:	4631      	mov	r1, r6
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b8      	blx	r7
 8007bbe:	3001      	adds	r0, #1
 8007bc0:	f43f af0d 	beq.w	80079de <_printf_float+0xb6>
 8007bc4:	f04f 0a00 	mov.w	sl, #0
 8007bc8:	f104 0b1a 	add.w	fp, r4, #26
 8007bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bce:	425b      	negs	r3, r3
 8007bd0:	4553      	cmp	r3, sl
 8007bd2:	dc01      	bgt.n	8007bd8 <_printf_float+0x2b0>
 8007bd4:	464b      	mov	r3, r9
 8007bd6:	e793      	b.n	8007b00 <_printf_float+0x1d8>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	465a      	mov	r2, fp
 8007bdc:	4631      	mov	r1, r6
 8007bde:	4628      	mov	r0, r5
 8007be0:	47b8      	blx	r7
 8007be2:	3001      	adds	r0, #1
 8007be4:	f43f aefb 	beq.w	80079de <_printf_float+0xb6>
 8007be8:	f10a 0a01 	add.w	sl, sl, #1
 8007bec:	e7ee      	b.n	8007bcc <_printf_float+0x2a4>
 8007bee:	bf00      	nop
 8007bf0:	7fefffff 	.word	0x7fefffff
 8007bf4:	0800a894 	.word	0x0800a894
 8007bf8:	0800a898 	.word	0x0800a898
 8007bfc:	0800a89c 	.word	0x0800a89c
 8007c00:	0800a8a0 	.word	0x0800a8a0
 8007c04:	0800a8a4 	.word	0x0800a8a4
 8007c08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c0e:	4553      	cmp	r3, sl
 8007c10:	bfa8      	it	ge
 8007c12:	4653      	movge	r3, sl
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	4699      	mov	r9, r3
 8007c18:	dc36      	bgt.n	8007c88 <_printf_float+0x360>
 8007c1a:	f04f 0b00 	mov.w	fp, #0
 8007c1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c22:	f104 021a 	add.w	r2, r4, #26
 8007c26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c28:	9306      	str	r3, [sp, #24]
 8007c2a:	eba3 0309 	sub.w	r3, r3, r9
 8007c2e:	455b      	cmp	r3, fp
 8007c30:	dc31      	bgt.n	8007c96 <_printf_float+0x36e>
 8007c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c34:	459a      	cmp	sl, r3
 8007c36:	dc3a      	bgt.n	8007cae <_printf_float+0x386>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	07da      	lsls	r2, r3, #31
 8007c3c:	d437      	bmi.n	8007cae <_printf_float+0x386>
 8007c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c40:	ebaa 0903 	sub.w	r9, sl, r3
 8007c44:	9b06      	ldr	r3, [sp, #24]
 8007c46:	ebaa 0303 	sub.w	r3, sl, r3
 8007c4a:	4599      	cmp	r9, r3
 8007c4c:	bfa8      	it	ge
 8007c4e:	4699      	movge	r9, r3
 8007c50:	f1b9 0f00 	cmp.w	r9, #0
 8007c54:	dc33      	bgt.n	8007cbe <_printf_float+0x396>
 8007c56:	f04f 0800 	mov.w	r8, #0
 8007c5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c5e:	f104 0b1a 	add.w	fp, r4, #26
 8007c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c64:	ebaa 0303 	sub.w	r3, sl, r3
 8007c68:	eba3 0309 	sub.w	r3, r3, r9
 8007c6c:	4543      	cmp	r3, r8
 8007c6e:	f77f af79 	ble.w	8007b64 <_printf_float+0x23c>
 8007c72:	2301      	movs	r3, #1
 8007c74:	465a      	mov	r2, fp
 8007c76:	4631      	mov	r1, r6
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	f43f aeae 	beq.w	80079de <_printf_float+0xb6>
 8007c82:	f108 0801 	add.w	r8, r8, #1
 8007c86:	e7ec      	b.n	8007c62 <_printf_float+0x33a>
 8007c88:	4642      	mov	r2, r8
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	47b8      	blx	r7
 8007c90:	3001      	adds	r0, #1
 8007c92:	d1c2      	bne.n	8007c1a <_printf_float+0x2f2>
 8007c94:	e6a3      	b.n	80079de <_printf_float+0xb6>
 8007c96:	2301      	movs	r3, #1
 8007c98:	4631      	mov	r1, r6
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	9206      	str	r2, [sp, #24]
 8007c9e:	47b8      	blx	r7
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	f43f ae9c 	beq.w	80079de <_printf_float+0xb6>
 8007ca6:	9a06      	ldr	r2, [sp, #24]
 8007ca8:	f10b 0b01 	add.w	fp, fp, #1
 8007cac:	e7bb      	b.n	8007c26 <_printf_float+0x2fe>
 8007cae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	47b8      	blx	r7
 8007cb8:	3001      	adds	r0, #1
 8007cba:	d1c0      	bne.n	8007c3e <_printf_float+0x316>
 8007cbc:	e68f      	b.n	80079de <_printf_float+0xb6>
 8007cbe:	9a06      	ldr	r2, [sp, #24]
 8007cc0:	464b      	mov	r3, r9
 8007cc2:	4442      	add	r2, r8
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	47b8      	blx	r7
 8007cca:	3001      	adds	r0, #1
 8007ccc:	d1c3      	bne.n	8007c56 <_printf_float+0x32e>
 8007cce:	e686      	b.n	80079de <_printf_float+0xb6>
 8007cd0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007cd4:	f1ba 0f01 	cmp.w	sl, #1
 8007cd8:	dc01      	bgt.n	8007cde <_printf_float+0x3b6>
 8007cda:	07db      	lsls	r3, r3, #31
 8007cdc:	d536      	bpl.n	8007d4c <_printf_float+0x424>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	4628      	mov	r0, r5
 8007ce6:	47b8      	blx	r7
 8007ce8:	3001      	adds	r0, #1
 8007cea:	f43f ae78 	beq.w	80079de <_printf_float+0xb6>
 8007cee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae70 	beq.w	80079de <_printf_float+0xb6>
 8007cfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d02:	2200      	movs	r2, #0
 8007d04:	2300      	movs	r3, #0
 8007d06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d0a:	f7f8 fef5 	bl	8000af8 <__aeabi_dcmpeq>
 8007d0e:	b9c0      	cbnz	r0, 8007d42 <_printf_float+0x41a>
 8007d10:	4653      	mov	r3, sl
 8007d12:	f108 0201 	add.w	r2, r8, #1
 8007d16:	4631      	mov	r1, r6
 8007d18:	4628      	mov	r0, r5
 8007d1a:	47b8      	blx	r7
 8007d1c:	3001      	adds	r0, #1
 8007d1e:	d10c      	bne.n	8007d3a <_printf_float+0x412>
 8007d20:	e65d      	b.n	80079de <_printf_float+0xb6>
 8007d22:	2301      	movs	r3, #1
 8007d24:	465a      	mov	r2, fp
 8007d26:	4631      	mov	r1, r6
 8007d28:	4628      	mov	r0, r5
 8007d2a:	47b8      	blx	r7
 8007d2c:	3001      	adds	r0, #1
 8007d2e:	f43f ae56 	beq.w	80079de <_printf_float+0xb6>
 8007d32:	f108 0801 	add.w	r8, r8, #1
 8007d36:	45d0      	cmp	r8, sl
 8007d38:	dbf3      	blt.n	8007d22 <_printf_float+0x3fa>
 8007d3a:	464b      	mov	r3, r9
 8007d3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007d40:	e6df      	b.n	8007b02 <_printf_float+0x1da>
 8007d42:	f04f 0800 	mov.w	r8, #0
 8007d46:	f104 0b1a 	add.w	fp, r4, #26
 8007d4a:	e7f4      	b.n	8007d36 <_printf_float+0x40e>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	4642      	mov	r2, r8
 8007d50:	e7e1      	b.n	8007d16 <_printf_float+0x3ee>
 8007d52:	2301      	movs	r3, #1
 8007d54:	464a      	mov	r2, r9
 8007d56:	4631      	mov	r1, r6
 8007d58:	4628      	mov	r0, r5
 8007d5a:	47b8      	blx	r7
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	f43f ae3e 	beq.w	80079de <_printf_float+0xb6>
 8007d62:	f108 0801 	add.w	r8, r8, #1
 8007d66:	68e3      	ldr	r3, [r4, #12]
 8007d68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d6a:	1a5b      	subs	r3, r3, r1
 8007d6c:	4543      	cmp	r3, r8
 8007d6e:	dcf0      	bgt.n	8007d52 <_printf_float+0x42a>
 8007d70:	e6fc      	b.n	8007b6c <_printf_float+0x244>
 8007d72:	f04f 0800 	mov.w	r8, #0
 8007d76:	f104 0919 	add.w	r9, r4, #25
 8007d7a:	e7f4      	b.n	8007d66 <_printf_float+0x43e>

08007d7c <_printf_common>:
 8007d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d80:	4616      	mov	r6, r2
 8007d82:	4698      	mov	r8, r3
 8007d84:	688a      	ldr	r2, [r1, #8]
 8007d86:	690b      	ldr	r3, [r1, #16]
 8007d88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	bfb8      	it	lt
 8007d90:	4613      	movlt	r3, r2
 8007d92:	6033      	str	r3, [r6, #0]
 8007d94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d98:	4607      	mov	r7, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	b10a      	cbz	r2, 8007da2 <_printf_common+0x26>
 8007d9e:	3301      	adds	r3, #1
 8007da0:	6033      	str	r3, [r6, #0]
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	0699      	lsls	r1, r3, #26
 8007da6:	bf42      	ittt	mi
 8007da8:	6833      	ldrmi	r3, [r6, #0]
 8007daa:	3302      	addmi	r3, #2
 8007dac:	6033      	strmi	r3, [r6, #0]
 8007dae:	6825      	ldr	r5, [r4, #0]
 8007db0:	f015 0506 	ands.w	r5, r5, #6
 8007db4:	d106      	bne.n	8007dc4 <_printf_common+0x48>
 8007db6:	f104 0a19 	add.w	sl, r4, #25
 8007dba:	68e3      	ldr	r3, [r4, #12]
 8007dbc:	6832      	ldr	r2, [r6, #0]
 8007dbe:	1a9b      	subs	r3, r3, r2
 8007dc0:	42ab      	cmp	r3, r5
 8007dc2:	dc26      	bgt.n	8007e12 <_printf_common+0x96>
 8007dc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007dc8:	6822      	ldr	r2, [r4, #0]
 8007dca:	3b00      	subs	r3, #0
 8007dcc:	bf18      	it	ne
 8007dce:	2301      	movne	r3, #1
 8007dd0:	0692      	lsls	r2, r2, #26
 8007dd2:	d42b      	bmi.n	8007e2c <_printf_common+0xb0>
 8007dd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007dd8:	4641      	mov	r1, r8
 8007dda:	4638      	mov	r0, r7
 8007ddc:	47c8      	blx	r9
 8007dde:	3001      	adds	r0, #1
 8007de0:	d01e      	beq.n	8007e20 <_printf_common+0xa4>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	6922      	ldr	r2, [r4, #16]
 8007de6:	f003 0306 	and.w	r3, r3, #6
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	bf02      	ittt	eq
 8007dee:	68e5      	ldreq	r5, [r4, #12]
 8007df0:	6833      	ldreq	r3, [r6, #0]
 8007df2:	1aed      	subeq	r5, r5, r3
 8007df4:	68a3      	ldr	r3, [r4, #8]
 8007df6:	bf0c      	ite	eq
 8007df8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dfc:	2500      	movne	r5, #0
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	bfc4      	itt	gt
 8007e02:	1a9b      	subgt	r3, r3, r2
 8007e04:	18ed      	addgt	r5, r5, r3
 8007e06:	2600      	movs	r6, #0
 8007e08:	341a      	adds	r4, #26
 8007e0a:	42b5      	cmp	r5, r6
 8007e0c:	d11a      	bne.n	8007e44 <_printf_common+0xc8>
 8007e0e:	2000      	movs	r0, #0
 8007e10:	e008      	b.n	8007e24 <_printf_common+0xa8>
 8007e12:	2301      	movs	r3, #1
 8007e14:	4652      	mov	r2, sl
 8007e16:	4641      	mov	r1, r8
 8007e18:	4638      	mov	r0, r7
 8007e1a:	47c8      	blx	r9
 8007e1c:	3001      	adds	r0, #1
 8007e1e:	d103      	bne.n	8007e28 <_printf_common+0xac>
 8007e20:	f04f 30ff 	mov.w	r0, #4294967295
 8007e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e28:	3501      	adds	r5, #1
 8007e2a:	e7c6      	b.n	8007dba <_printf_common+0x3e>
 8007e2c:	18e1      	adds	r1, r4, r3
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	2030      	movs	r0, #48	@ 0x30
 8007e32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e36:	4422      	add	r2, r4
 8007e38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e40:	3302      	adds	r3, #2
 8007e42:	e7c7      	b.n	8007dd4 <_printf_common+0x58>
 8007e44:	2301      	movs	r3, #1
 8007e46:	4622      	mov	r2, r4
 8007e48:	4641      	mov	r1, r8
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	47c8      	blx	r9
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d0e6      	beq.n	8007e20 <_printf_common+0xa4>
 8007e52:	3601      	adds	r6, #1
 8007e54:	e7d9      	b.n	8007e0a <_printf_common+0x8e>
	...

08007e58 <_printf_i>:
 8007e58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e5c:	7e0f      	ldrb	r7, [r1, #24]
 8007e5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e60:	2f78      	cmp	r7, #120	@ 0x78
 8007e62:	4691      	mov	r9, r2
 8007e64:	4680      	mov	r8, r0
 8007e66:	460c      	mov	r4, r1
 8007e68:	469a      	mov	sl, r3
 8007e6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e6e:	d807      	bhi.n	8007e80 <_printf_i+0x28>
 8007e70:	2f62      	cmp	r7, #98	@ 0x62
 8007e72:	d80a      	bhi.n	8007e8a <_printf_i+0x32>
 8007e74:	2f00      	cmp	r7, #0
 8007e76:	f000 80d2 	beq.w	800801e <_printf_i+0x1c6>
 8007e7a:	2f58      	cmp	r7, #88	@ 0x58
 8007e7c:	f000 80b9 	beq.w	8007ff2 <_printf_i+0x19a>
 8007e80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e88:	e03a      	b.n	8007f00 <_printf_i+0xa8>
 8007e8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e8e:	2b15      	cmp	r3, #21
 8007e90:	d8f6      	bhi.n	8007e80 <_printf_i+0x28>
 8007e92:	a101      	add	r1, pc, #4	@ (adr r1, 8007e98 <_printf_i+0x40>)
 8007e94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e98:	08007ef1 	.word	0x08007ef1
 8007e9c:	08007f05 	.word	0x08007f05
 8007ea0:	08007e81 	.word	0x08007e81
 8007ea4:	08007e81 	.word	0x08007e81
 8007ea8:	08007e81 	.word	0x08007e81
 8007eac:	08007e81 	.word	0x08007e81
 8007eb0:	08007f05 	.word	0x08007f05
 8007eb4:	08007e81 	.word	0x08007e81
 8007eb8:	08007e81 	.word	0x08007e81
 8007ebc:	08007e81 	.word	0x08007e81
 8007ec0:	08007e81 	.word	0x08007e81
 8007ec4:	08008005 	.word	0x08008005
 8007ec8:	08007f2f 	.word	0x08007f2f
 8007ecc:	08007fbf 	.word	0x08007fbf
 8007ed0:	08007e81 	.word	0x08007e81
 8007ed4:	08007e81 	.word	0x08007e81
 8007ed8:	08008027 	.word	0x08008027
 8007edc:	08007e81 	.word	0x08007e81
 8007ee0:	08007f2f 	.word	0x08007f2f
 8007ee4:	08007e81 	.word	0x08007e81
 8007ee8:	08007e81 	.word	0x08007e81
 8007eec:	08007fc7 	.word	0x08007fc7
 8007ef0:	6833      	ldr	r3, [r6, #0]
 8007ef2:	1d1a      	adds	r2, r3, #4
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	6032      	str	r2, [r6, #0]
 8007ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007efc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f00:	2301      	movs	r3, #1
 8007f02:	e09d      	b.n	8008040 <_printf_i+0x1e8>
 8007f04:	6833      	ldr	r3, [r6, #0]
 8007f06:	6820      	ldr	r0, [r4, #0]
 8007f08:	1d19      	adds	r1, r3, #4
 8007f0a:	6031      	str	r1, [r6, #0]
 8007f0c:	0606      	lsls	r6, r0, #24
 8007f0e:	d501      	bpl.n	8007f14 <_printf_i+0xbc>
 8007f10:	681d      	ldr	r5, [r3, #0]
 8007f12:	e003      	b.n	8007f1c <_printf_i+0xc4>
 8007f14:	0645      	lsls	r5, r0, #25
 8007f16:	d5fb      	bpl.n	8007f10 <_printf_i+0xb8>
 8007f18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f1c:	2d00      	cmp	r5, #0
 8007f1e:	da03      	bge.n	8007f28 <_printf_i+0xd0>
 8007f20:	232d      	movs	r3, #45	@ 0x2d
 8007f22:	426d      	negs	r5, r5
 8007f24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f28:	4859      	ldr	r0, [pc, #356]	@ (8008090 <_printf_i+0x238>)
 8007f2a:	230a      	movs	r3, #10
 8007f2c:	e011      	b.n	8007f52 <_printf_i+0xfa>
 8007f2e:	6821      	ldr	r1, [r4, #0]
 8007f30:	6833      	ldr	r3, [r6, #0]
 8007f32:	0608      	lsls	r0, r1, #24
 8007f34:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f38:	d402      	bmi.n	8007f40 <_printf_i+0xe8>
 8007f3a:	0649      	lsls	r1, r1, #25
 8007f3c:	bf48      	it	mi
 8007f3e:	b2ad      	uxthmi	r5, r5
 8007f40:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f42:	4853      	ldr	r0, [pc, #332]	@ (8008090 <_printf_i+0x238>)
 8007f44:	6033      	str	r3, [r6, #0]
 8007f46:	bf14      	ite	ne
 8007f48:	230a      	movne	r3, #10
 8007f4a:	2308      	moveq	r3, #8
 8007f4c:	2100      	movs	r1, #0
 8007f4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f52:	6866      	ldr	r6, [r4, #4]
 8007f54:	60a6      	str	r6, [r4, #8]
 8007f56:	2e00      	cmp	r6, #0
 8007f58:	bfa2      	ittt	ge
 8007f5a:	6821      	ldrge	r1, [r4, #0]
 8007f5c:	f021 0104 	bicge.w	r1, r1, #4
 8007f60:	6021      	strge	r1, [r4, #0]
 8007f62:	b90d      	cbnz	r5, 8007f68 <_printf_i+0x110>
 8007f64:	2e00      	cmp	r6, #0
 8007f66:	d04b      	beq.n	8008000 <_printf_i+0x1a8>
 8007f68:	4616      	mov	r6, r2
 8007f6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f6e:	fb03 5711 	mls	r7, r3, r1, r5
 8007f72:	5dc7      	ldrb	r7, [r0, r7]
 8007f74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f78:	462f      	mov	r7, r5
 8007f7a:	42bb      	cmp	r3, r7
 8007f7c:	460d      	mov	r5, r1
 8007f7e:	d9f4      	bls.n	8007f6a <_printf_i+0x112>
 8007f80:	2b08      	cmp	r3, #8
 8007f82:	d10b      	bne.n	8007f9c <_printf_i+0x144>
 8007f84:	6823      	ldr	r3, [r4, #0]
 8007f86:	07df      	lsls	r7, r3, #31
 8007f88:	d508      	bpl.n	8007f9c <_printf_i+0x144>
 8007f8a:	6923      	ldr	r3, [r4, #16]
 8007f8c:	6861      	ldr	r1, [r4, #4]
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	bfde      	ittt	le
 8007f92:	2330      	movle	r3, #48	@ 0x30
 8007f94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f9c:	1b92      	subs	r2, r2, r6
 8007f9e:	6122      	str	r2, [r4, #16]
 8007fa0:	f8cd a000 	str.w	sl, [sp]
 8007fa4:	464b      	mov	r3, r9
 8007fa6:	aa03      	add	r2, sp, #12
 8007fa8:	4621      	mov	r1, r4
 8007faa:	4640      	mov	r0, r8
 8007fac:	f7ff fee6 	bl	8007d7c <_printf_common>
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	d14a      	bne.n	800804a <_printf_i+0x1f2>
 8007fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb8:	b004      	add	sp, #16
 8007fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	f043 0320 	orr.w	r3, r3, #32
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	4833      	ldr	r0, [pc, #204]	@ (8008094 <_printf_i+0x23c>)
 8007fc8:	2778      	movs	r7, #120	@ 0x78
 8007fca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	6831      	ldr	r1, [r6, #0]
 8007fd2:	061f      	lsls	r7, r3, #24
 8007fd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fd8:	d402      	bmi.n	8007fe0 <_printf_i+0x188>
 8007fda:	065f      	lsls	r7, r3, #25
 8007fdc:	bf48      	it	mi
 8007fde:	b2ad      	uxthmi	r5, r5
 8007fe0:	6031      	str	r1, [r6, #0]
 8007fe2:	07d9      	lsls	r1, r3, #31
 8007fe4:	bf44      	itt	mi
 8007fe6:	f043 0320 	orrmi.w	r3, r3, #32
 8007fea:	6023      	strmi	r3, [r4, #0]
 8007fec:	b11d      	cbz	r5, 8007ff6 <_printf_i+0x19e>
 8007fee:	2310      	movs	r3, #16
 8007ff0:	e7ac      	b.n	8007f4c <_printf_i+0xf4>
 8007ff2:	4827      	ldr	r0, [pc, #156]	@ (8008090 <_printf_i+0x238>)
 8007ff4:	e7e9      	b.n	8007fca <_printf_i+0x172>
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	f023 0320 	bic.w	r3, r3, #32
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	e7f6      	b.n	8007fee <_printf_i+0x196>
 8008000:	4616      	mov	r6, r2
 8008002:	e7bd      	b.n	8007f80 <_printf_i+0x128>
 8008004:	6833      	ldr	r3, [r6, #0]
 8008006:	6825      	ldr	r5, [r4, #0]
 8008008:	6961      	ldr	r1, [r4, #20]
 800800a:	1d18      	adds	r0, r3, #4
 800800c:	6030      	str	r0, [r6, #0]
 800800e:	062e      	lsls	r6, r5, #24
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	d501      	bpl.n	8008018 <_printf_i+0x1c0>
 8008014:	6019      	str	r1, [r3, #0]
 8008016:	e002      	b.n	800801e <_printf_i+0x1c6>
 8008018:	0668      	lsls	r0, r5, #25
 800801a:	d5fb      	bpl.n	8008014 <_printf_i+0x1bc>
 800801c:	8019      	strh	r1, [r3, #0]
 800801e:	2300      	movs	r3, #0
 8008020:	6123      	str	r3, [r4, #16]
 8008022:	4616      	mov	r6, r2
 8008024:	e7bc      	b.n	8007fa0 <_printf_i+0x148>
 8008026:	6833      	ldr	r3, [r6, #0]
 8008028:	1d1a      	adds	r2, r3, #4
 800802a:	6032      	str	r2, [r6, #0]
 800802c:	681e      	ldr	r6, [r3, #0]
 800802e:	6862      	ldr	r2, [r4, #4]
 8008030:	2100      	movs	r1, #0
 8008032:	4630      	mov	r0, r6
 8008034:	f7f8 f8e4 	bl	8000200 <memchr>
 8008038:	b108      	cbz	r0, 800803e <_printf_i+0x1e6>
 800803a:	1b80      	subs	r0, r0, r6
 800803c:	6060      	str	r0, [r4, #4]
 800803e:	6863      	ldr	r3, [r4, #4]
 8008040:	6123      	str	r3, [r4, #16]
 8008042:	2300      	movs	r3, #0
 8008044:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008048:	e7aa      	b.n	8007fa0 <_printf_i+0x148>
 800804a:	6923      	ldr	r3, [r4, #16]
 800804c:	4632      	mov	r2, r6
 800804e:	4649      	mov	r1, r9
 8008050:	4640      	mov	r0, r8
 8008052:	47d0      	blx	sl
 8008054:	3001      	adds	r0, #1
 8008056:	d0ad      	beq.n	8007fb4 <_printf_i+0x15c>
 8008058:	6823      	ldr	r3, [r4, #0]
 800805a:	079b      	lsls	r3, r3, #30
 800805c:	d413      	bmi.n	8008086 <_printf_i+0x22e>
 800805e:	68e0      	ldr	r0, [r4, #12]
 8008060:	9b03      	ldr	r3, [sp, #12]
 8008062:	4298      	cmp	r0, r3
 8008064:	bfb8      	it	lt
 8008066:	4618      	movlt	r0, r3
 8008068:	e7a6      	b.n	8007fb8 <_printf_i+0x160>
 800806a:	2301      	movs	r3, #1
 800806c:	4632      	mov	r2, r6
 800806e:	4649      	mov	r1, r9
 8008070:	4640      	mov	r0, r8
 8008072:	47d0      	blx	sl
 8008074:	3001      	adds	r0, #1
 8008076:	d09d      	beq.n	8007fb4 <_printf_i+0x15c>
 8008078:	3501      	adds	r5, #1
 800807a:	68e3      	ldr	r3, [r4, #12]
 800807c:	9903      	ldr	r1, [sp, #12]
 800807e:	1a5b      	subs	r3, r3, r1
 8008080:	42ab      	cmp	r3, r5
 8008082:	dcf2      	bgt.n	800806a <_printf_i+0x212>
 8008084:	e7eb      	b.n	800805e <_printf_i+0x206>
 8008086:	2500      	movs	r5, #0
 8008088:	f104 0619 	add.w	r6, r4, #25
 800808c:	e7f5      	b.n	800807a <_printf_i+0x222>
 800808e:	bf00      	nop
 8008090:	0800a8a6 	.word	0x0800a8a6
 8008094:	0800a8b7 	.word	0x0800a8b7

08008098 <std>:
 8008098:	2300      	movs	r3, #0
 800809a:	b510      	push	{r4, lr}
 800809c:	4604      	mov	r4, r0
 800809e:	e9c0 3300 	strd	r3, r3, [r0]
 80080a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080a6:	6083      	str	r3, [r0, #8]
 80080a8:	8181      	strh	r1, [r0, #12]
 80080aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80080ac:	81c2      	strh	r2, [r0, #14]
 80080ae:	6183      	str	r3, [r0, #24]
 80080b0:	4619      	mov	r1, r3
 80080b2:	2208      	movs	r2, #8
 80080b4:	305c      	adds	r0, #92	@ 0x5c
 80080b6:	f000 f914 	bl	80082e2 <memset>
 80080ba:	4b0d      	ldr	r3, [pc, #52]	@ (80080f0 <std+0x58>)
 80080bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80080be:	4b0d      	ldr	r3, [pc, #52]	@ (80080f4 <std+0x5c>)
 80080c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80080c2:	4b0d      	ldr	r3, [pc, #52]	@ (80080f8 <std+0x60>)
 80080c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80080c6:	4b0d      	ldr	r3, [pc, #52]	@ (80080fc <std+0x64>)
 80080c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80080ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008100 <std+0x68>)
 80080cc:	6224      	str	r4, [r4, #32]
 80080ce:	429c      	cmp	r4, r3
 80080d0:	d006      	beq.n	80080e0 <std+0x48>
 80080d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80080d6:	4294      	cmp	r4, r2
 80080d8:	d002      	beq.n	80080e0 <std+0x48>
 80080da:	33d0      	adds	r3, #208	@ 0xd0
 80080dc:	429c      	cmp	r4, r3
 80080de:	d105      	bne.n	80080ec <std+0x54>
 80080e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80080e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080e8:	f000 b978 	b.w	80083dc <__retarget_lock_init_recursive>
 80080ec:	bd10      	pop	{r4, pc}
 80080ee:	bf00      	nop
 80080f0:	0800825d 	.word	0x0800825d
 80080f4:	0800827f 	.word	0x0800827f
 80080f8:	080082b7 	.word	0x080082b7
 80080fc:	080082db 	.word	0x080082db
 8008100:	200007a4 	.word	0x200007a4

08008104 <stdio_exit_handler>:
 8008104:	4a02      	ldr	r2, [pc, #8]	@ (8008110 <stdio_exit_handler+0xc>)
 8008106:	4903      	ldr	r1, [pc, #12]	@ (8008114 <stdio_exit_handler+0x10>)
 8008108:	4803      	ldr	r0, [pc, #12]	@ (8008118 <stdio_exit_handler+0x14>)
 800810a:	f000 b869 	b.w	80081e0 <_fwalk_sglue>
 800810e:	bf00      	nop
 8008110:	2000005c 	.word	0x2000005c
 8008114:	08009d55 	.word	0x08009d55
 8008118:	2000006c 	.word	0x2000006c

0800811c <cleanup_stdio>:
 800811c:	6841      	ldr	r1, [r0, #4]
 800811e:	4b0c      	ldr	r3, [pc, #48]	@ (8008150 <cleanup_stdio+0x34>)
 8008120:	4299      	cmp	r1, r3
 8008122:	b510      	push	{r4, lr}
 8008124:	4604      	mov	r4, r0
 8008126:	d001      	beq.n	800812c <cleanup_stdio+0x10>
 8008128:	f001 fe14 	bl	8009d54 <_fflush_r>
 800812c:	68a1      	ldr	r1, [r4, #8]
 800812e:	4b09      	ldr	r3, [pc, #36]	@ (8008154 <cleanup_stdio+0x38>)
 8008130:	4299      	cmp	r1, r3
 8008132:	d002      	beq.n	800813a <cleanup_stdio+0x1e>
 8008134:	4620      	mov	r0, r4
 8008136:	f001 fe0d 	bl	8009d54 <_fflush_r>
 800813a:	68e1      	ldr	r1, [r4, #12]
 800813c:	4b06      	ldr	r3, [pc, #24]	@ (8008158 <cleanup_stdio+0x3c>)
 800813e:	4299      	cmp	r1, r3
 8008140:	d004      	beq.n	800814c <cleanup_stdio+0x30>
 8008142:	4620      	mov	r0, r4
 8008144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008148:	f001 be04 	b.w	8009d54 <_fflush_r>
 800814c:	bd10      	pop	{r4, pc}
 800814e:	bf00      	nop
 8008150:	200007a4 	.word	0x200007a4
 8008154:	2000080c 	.word	0x2000080c
 8008158:	20000874 	.word	0x20000874

0800815c <global_stdio_init.part.0>:
 800815c:	b510      	push	{r4, lr}
 800815e:	4b0b      	ldr	r3, [pc, #44]	@ (800818c <global_stdio_init.part.0+0x30>)
 8008160:	4c0b      	ldr	r4, [pc, #44]	@ (8008190 <global_stdio_init.part.0+0x34>)
 8008162:	4a0c      	ldr	r2, [pc, #48]	@ (8008194 <global_stdio_init.part.0+0x38>)
 8008164:	601a      	str	r2, [r3, #0]
 8008166:	4620      	mov	r0, r4
 8008168:	2200      	movs	r2, #0
 800816a:	2104      	movs	r1, #4
 800816c:	f7ff ff94 	bl	8008098 <std>
 8008170:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008174:	2201      	movs	r2, #1
 8008176:	2109      	movs	r1, #9
 8008178:	f7ff ff8e 	bl	8008098 <std>
 800817c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008180:	2202      	movs	r2, #2
 8008182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008186:	2112      	movs	r1, #18
 8008188:	f7ff bf86 	b.w	8008098 <std>
 800818c:	200008dc 	.word	0x200008dc
 8008190:	200007a4 	.word	0x200007a4
 8008194:	08008105 	.word	0x08008105

08008198 <__sfp_lock_acquire>:
 8008198:	4801      	ldr	r0, [pc, #4]	@ (80081a0 <__sfp_lock_acquire+0x8>)
 800819a:	f000 b920 	b.w	80083de <__retarget_lock_acquire_recursive>
 800819e:	bf00      	nop
 80081a0:	200008e5 	.word	0x200008e5

080081a4 <__sfp_lock_release>:
 80081a4:	4801      	ldr	r0, [pc, #4]	@ (80081ac <__sfp_lock_release+0x8>)
 80081a6:	f000 b91b 	b.w	80083e0 <__retarget_lock_release_recursive>
 80081aa:	bf00      	nop
 80081ac:	200008e5 	.word	0x200008e5

080081b0 <__sinit>:
 80081b0:	b510      	push	{r4, lr}
 80081b2:	4604      	mov	r4, r0
 80081b4:	f7ff fff0 	bl	8008198 <__sfp_lock_acquire>
 80081b8:	6a23      	ldr	r3, [r4, #32]
 80081ba:	b11b      	cbz	r3, 80081c4 <__sinit+0x14>
 80081bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c0:	f7ff bff0 	b.w	80081a4 <__sfp_lock_release>
 80081c4:	4b04      	ldr	r3, [pc, #16]	@ (80081d8 <__sinit+0x28>)
 80081c6:	6223      	str	r3, [r4, #32]
 80081c8:	4b04      	ldr	r3, [pc, #16]	@ (80081dc <__sinit+0x2c>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1f5      	bne.n	80081bc <__sinit+0xc>
 80081d0:	f7ff ffc4 	bl	800815c <global_stdio_init.part.0>
 80081d4:	e7f2      	b.n	80081bc <__sinit+0xc>
 80081d6:	bf00      	nop
 80081d8:	0800811d 	.word	0x0800811d
 80081dc:	200008dc 	.word	0x200008dc

080081e0 <_fwalk_sglue>:
 80081e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e4:	4607      	mov	r7, r0
 80081e6:	4688      	mov	r8, r1
 80081e8:	4614      	mov	r4, r2
 80081ea:	2600      	movs	r6, #0
 80081ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081f0:	f1b9 0901 	subs.w	r9, r9, #1
 80081f4:	d505      	bpl.n	8008202 <_fwalk_sglue+0x22>
 80081f6:	6824      	ldr	r4, [r4, #0]
 80081f8:	2c00      	cmp	r4, #0
 80081fa:	d1f7      	bne.n	80081ec <_fwalk_sglue+0xc>
 80081fc:	4630      	mov	r0, r6
 80081fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008202:	89ab      	ldrh	r3, [r5, #12]
 8008204:	2b01      	cmp	r3, #1
 8008206:	d907      	bls.n	8008218 <_fwalk_sglue+0x38>
 8008208:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800820c:	3301      	adds	r3, #1
 800820e:	d003      	beq.n	8008218 <_fwalk_sglue+0x38>
 8008210:	4629      	mov	r1, r5
 8008212:	4638      	mov	r0, r7
 8008214:	47c0      	blx	r8
 8008216:	4306      	orrs	r6, r0
 8008218:	3568      	adds	r5, #104	@ 0x68
 800821a:	e7e9      	b.n	80081f0 <_fwalk_sglue+0x10>

0800821c <siprintf>:
 800821c:	b40e      	push	{r1, r2, r3}
 800821e:	b500      	push	{lr}
 8008220:	b09c      	sub	sp, #112	@ 0x70
 8008222:	ab1d      	add	r3, sp, #116	@ 0x74
 8008224:	9002      	str	r0, [sp, #8]
 8008226:	9006      	str	r0, [sp, #24]
 8008228:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800822c:	4809      	ldr	r0, [pc, #36]	@ (8008254 <siprintf+0x38>)
 800822e:	9107      	str	r1, [sp, #28]
 8008230:	9104      	str	r1, [sp, #16]
 8008232:	4909      	ldr	r1, [pc, #36]	@ (8008258 <siprintf+0x3c>)
 8008234:	f853 2b04 	ldr.w	r2, [r3], #4
 8008238:	9105      	str	r1, [sp, #20]
 800823a:	6800      	ldr	r0, [r0, #0]
 800823c:	9301      	str	r3, [sp, #4]
 800823e:	a902      	add	r1, sp, #8
 8008240:	f001 fc08 	bl	8009a54 <_svfiprintf_r>
 8008244:	9b02      	ldr	r3, [sp, #8]
 8008246:	2200      	movs	r2, #0
 8008248:	701a      	strb	r2, [r3, #0]
 800824a:	b01c      	add	sp, #112	@ 0x70
 800824c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008250:	b003      	add	sp, #12
 8008252:	4770      	bx	lr
 8008254:	20000068 	.word	0x20000068
 8008258:	ffff0208 	.word	0xffff0208

0800825c <__sread>:
 800825c:	b510      	push	{r4, lr}
 800825e:	460c      	mov	r4, r1
 8008260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008264:	f000 f86c 	bl	8008340 <_read_r>
 8008268:	2800      	cmp	r0, #0
 800826a:	bfab      	itete	ge
 800826c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800826e:	89a3      	ldrhlt	r3, [r4, #12]
 8008270:	181b      	addge	r3, r3, r0
 8008272:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008276:	bfac      	ite	ge
 8008278:	6563      	strge	r3, [r4, #84]	@ 0x54
 800827a:	81a3      	strhlt	r3, [r4, #12]
 800827c:	bd10      	pop	{r4, pc}

0800827e <__swrite>:
 800827e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008282:	461f      	mov	r7, r3
 8008284:	898b      	ldrh	r3, [r1, #12]
 8008286:	05db      	lsls	r3, r3, #23
 8008288:	4605      	mov	r5, r0
 800828a:	460c      	mov	r4, r1
 800828c:	4616      	mov	r6, r2
 800828e:	d505      	bpl.n	800829c <__swrite+0x1e>
 8008290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008294:	2302      	movs	r3, #2
 8008296:	2200      	movs	r2, #0
 8008298:	f000 f840 	bl	800831c <_lseek_r>
 800829c:	89a3      	ldrh	r3, [r4, #12]
 800829e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	4632      	mov	r2, r6
 80082aa:	463b      	mov	r3, r7
 80082ac:	4628      	mov	r0, r5
 80082ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082b2:	f000 b857 	b.w	8008364 <_write_r>

080082b6 <__sseek>:
 80082b6:	b510      	push	{r4, lr}
 80082b8:	460c      	mov	r4, r1
 80082ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082be:	f000 f82d 	bl	800831c <_lseek_r>
 80082c2:	1c43      	adds	r3, r0, #1
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	bf15      	itete	ne
 80082c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80082ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082d2:	81a3      	strheq	r3, [r4, #12]
 80082d4:	bf18      	it	ne
 80082d6:	81a3      	strhne	r3, [r4, #12]
 80082d8:	bd10      	pop	{r4, pc}

080082da <__sclose>:
 80082da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082de:	f000 b80d 	b.w	80082fc <_close_r>

080082e2 <memset>:
 80082e2:	4402      	add	r2, r0
 80082e4:	4603      	mov	r3, r0
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d100      	bne.n	80082ec <memset+0xa>
 80082ea:	4770      	bx	lr
 80082ec:	f803 1b01 	strb.w	r1, [r3], #1
 80082f0:	e7f9      	b.n	80082e6 <memset+0x4>
	...

080082f4 <_localeconv_r>:
 80082f4:	4800      	ldr	r0, [pc, #0]	@ (80082f8 <_localeconv_r+0x4>)
 80082f6:	4770      	bx	lr
 80082f8:	200001a8 	.word	0x200001a8

080082fc <_close_r>:
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	4d06      	ldr	r5, [pc, #24]	@ (8008318 <_close_r+0x1c>)
 8008300:	2300      	movs	r3, #0
 8008302:	4604      	mov	r4, r0
 8008304:	4608      	mov	r0, r1
 8008306:	602b      	str	r3, [r5, #0]
 8008308:	f7f9 feb0 	bl	800206c <_close>
 800830c:	1c43      	adds	r3, r0, #1
 800830e:	d102      	bne.n	8008316 <_close_r+0x1a>
 8008310:	682b      	ldr	r3, [r5, #0]
 8008312:	b103      	cbz	r3, 8008316 <_close_r+0x1a>
 8008314:	6023      	str	r3, [r4, #0]
 8008316:	bd38      	pop	{r3, r4, r5, pc}
 8008318:	200008e0 	.word	0x200008e0

0800831c <_lseek_r>:
 800831c:	b538      	push	{r3, r4, r5, lr}
 800831e:	4d07      	ldr	r5, [pc, #28]	@ (800833c <_lseek_r+0x20>)
 8008320:	4604      	mov	r4, r0
 8008322:	4608      	mov	r0, r1
 8008324:	4611      	mov	r1, r2
 8008326:	2200      	movs	r2, #0
 8008328:	602a      	str	r2, [r5, #0]
 800832a:	461a      	mov	r2, r3
 800832c:	f7f9 fec5 	bl	80020ba <_lseek>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d102      	bne.n	800833a <_lseek_r+0x1e>
 8008334:	682b      	ldr	r3, [r5, #0]
 8008336:	b103      	cbz	r3, 800833a <_lseek_r+0x1e>
 8008338:	6023      	str	r3, [r4, #0]
 800833a:	bd38      	pop	{r3, r4, r5, pc}
 800833c:	200008e0 	.word	0x200008e0

08008340 <_read_r>:
 8008340:	b538      	push	{r3, r4, r5, lr}
 8008342:	4d07      	ldr	r5, [pc, #28]	@ (8008360 <_read_r+0x20>)
 8008344:	4604      	mov	r4, r0
 8008346:	4608      	mov	r0, r1
 8008348:	4611      	mov	r1, r2
 800834a:	2200      	movs	r2, #0
 800834c:	602a      	str	r2, [r5, #0]
 800834e:	461a      	mov	r2, r3
 8008350:	f7f9 fe53 	bl	8001ffa <_read>
 8008354:	1c43      	adds	r3, r0, #1
 8008356:	d102      	bne.n	800835e <_read_r+0x1e>
 8008358:	682b      	ldr	r3, [r5, #0]
 800835a:	b103      	cbz	r3, 800835e <_read_r+0x1e>
 800835c:	6023      	str	r3, [r4, #0]
 800835e:	bd38      	pop	{r3, r4, r5, pc}
 8008360:	200008e0 	.word	0x200008e0

08008364 <_write_r>:
 8008364:	b538      	push	{r3, r4, r5, lr}
 8008366:	4d07      	ldr	r5, [pc, #28]	@ (8008384 <_write_r+0x20>)
 8008368:	4604      	mov	r4, r0
 800836a:	4608      	mov	r0, r1
 800836c:	4611      	mov	r1, r2
 800836e:	2200      	movs	r2, #0
 8008370:	602a      	str	r2, [r5, #0]
 8008372:	461a      	mov	r2, r3
 8008374:	f7f9 fe5e 	bl	8002034 <_write>
 8008378:	1c43      	adds	r3, r0, #1
 800837a:	d102      	bne.n	8008382 <_write_r+0x1e>
 800837c:	682b      	ldr	r3, [r5, #0]
 800837e:	b103      	cbz	r3, 8008382 <_write_r+0x1e>
 8008380:	6023      	str	r3, [r4, #0]
 8008382:	bd38      	pop	{r3, r4, r5, pc}
 8008384:	200008e0 	.word	0x200008e0

08008388 <__errno>:
 8008388:	4b01      	ldr	r3, [pc, #4]	@ (8008390 <__errno+0x8>)
 800838a:	6818      	ldr	r0, [r3, #0]
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	20000068 	.word	0x20000068

08008394 <__libc_init_array>:
 8008394:	b570      	push	{r4, r5, r6, lr}
 8008396:	4d0d      	ldr	r5, [pc, #52]	@ (80083cc <__libc_init_array+0x38>)
 8008398:	4c0d      	ldr	r4, [pc, #52]	@ (80083d0 <__libc_init_array+0x3c>)
 800839a:	1b64      	subs	r4, r4, r5
 800839c:	10a4      	asrs	r4, r4, #2
 800839e:	2600      	movs	r6, #0
 80083a0:	42a6      	cmp	r6, r4
 80083a2:	d109      	bne.n	80083b8 <__libc_init_array+0x24>
 80083a4:	4d0b      	ldr	r5, [pc, #44]	@ (80083d4 <__libc_init_array+0x40>)
 80083a6:	4c0c      	ldr	r4, [pc, #48]	@ (80083d8 <__libc_init_array+0x44>)
 80083a8:	f002 fa10 	bl	800a7cc <_init>
 80083ac:	1b64      	subs	r4, r4, r5
 80083ae:	10a4      	asrs	r4, r4, #2
 80083b0:	2600      	movs	r6, #0
 80083b2:	42a6      	cmp	r6, r4
 80083b4:	d105      	bne.n	80083c2 <__libc_init_array+0x2e>
 80083b6:	bd70      	pop	{r4, r5, r6, pc}
 80083b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80083bc:	4798      	blx	r3
 80083be:	3601      	adds	r6, #1
 80083c0:	e7ee      	b.n	80083a0 <__libc_init_array+0xc>
 80083c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083c6:	4798      	blx	r3
 80083c8:	3601      	adds	r6, #1
 80083ca:	e7f2      	b.n	80083b2 <__libc_init_array+0x1e>
 80083cc:	0800ac48 	.word	0x0800ac48
 80083d0:	0800ac48 	.word	0x0800ac48
 80083d4:	0800ac48 	.word	0x0800ac48
 80083d8:	0800ac4c 	.word	0x0800ac4c

080083dc <__retarget_lock_init_recursive>:
 80083dc:	4770      	bx	lr

080083de <__retarget_lock_acquire_recursive>:
 80083de:	4770      	bx	lr

080083e0 <__retarget_lock_release_recursive>:
 80083e0:	4770      	bx	lr

080083e2 <memcpy>:
 80083e2:	440a      	add	r2, r1
 80083e4:	4291      	cmp	r1, r2
 80083e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80083ea:	d100      	bne.n	80083ee <memcpy+0xc>
 80083ec:	4770      	bx	lr
 80083ee:	b510      	push	{r4, lr}
 80083f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083f8:	4291      	cmp	r1, r2
 80083fa:	d1f9      	bne.n	80083f0 <memcpy+0xe>
 80083fc:	bd10      	pop	{r4, pc}

080083fe <quorem>:
 80083fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008402:	6903      	ldr	r3, [r0, #16]
 8008404:	690c      	ldr	r4, [r1, #16]
 8008406:	42a3      	cmp	r3, r4
 8008408:	4607      	mov	r7, r0
 800840a:	db7e      	blt.n	800850a <quorem+0x10c>
 800840c:	3c01      	subs	r4, #1
 800840e:	f101 0814 	add.w	r8, r1, #20
 8008412:	00a3      	lsls	r3, r4, #2
 8008414:	f100 0514 	add.w	r5, r0, #20
 8008418:	9300      	str	r3, [sp, #0]
 800841a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800841e:	9301      	str	r3, [sp, #4]
 8008420:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008424:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008428:	3301      	adds	r3, #1
 800842a:	429a      	cmp	r2, r3
 800842c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008430:	fbb2 f6f3 	udiv	r6, r2, r3
 8008434:	d32e      	bcc.n	8008494 <quorem+0x96>
 8008436:	f04f 0a00 	mov.w	sl, #0
 800843a:	46c4      	mov	ip, r8
 800843c:	46ae      	mov	lr, r5
 800843e:	46d3      	mov	fp, sl
 8008440:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008444:	b298      	uxth	r0, r3
 8008446:	fb06 a000 	mla	r0, r6, r0, sl
 800844a:	0c02      	lsrs	r2, r0, #16
 800844c:	0c1b      	lsrs	r3, r3, #16
 800844e:	fb06 2303 	mla	r3, r6, r3, r2
 8008452:	f8de 2000 	ldr.w	r2, [lr]
 8008456:	b280      	uxth	r0, r0
 8008458:	b292      	uxth	r2, r2
 800845a:	1a12      	subs	r2, r2, r0
 800845c:	445a      	add	r2, fp
 800845e:	f8de 0000 	ldr.w	r0, [lr]
 8008462:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008466:	b29b      	uxth	r3, r3
 8008468:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800846c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008470:	b292      	uxth	r2, r2
 8008472:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008476:	45e1      	cmp	r9, ip
 8008478:	f84e 2b04 	str.w	r2, [lr], #4
 800847c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008480:	d2de      	bcs.n	8008440 <quorem+0x42>
 8008482:	9b00      	ldr	r3, [sp, #0]
 8008484:	58eb      	ldr	r3, [r5, r3]
 8008486:	b92b      	cbnz	r3, 8008494 <quorem+0x96>
 8008488:	9b01      	ldr	r3, [sp, #4]
 800848a:	3b04      	subs	r3, #4
 800848c:	429d      	cmp	r5, r3
 800848e:	461a      	mov	r2, r3
 8008490:	d32f      	bcc.n	80084f2 <quorem+0xf4>
 8008492:	613c      	str	r4, [r7, #16]
 8008494:	4638      	mov	r0, r7
 8008496:	f001 f979 	bl	800978c <__mcmp>
 800849a:	2800      	cmp	r0, #0
 800849c:	db25      	blt.n	80084ea <quorem+0xec>
 800849e:	4629      	mov	r1, r5
 80084a0:	2000      	movs	r0, #0
 80084a2:	f858 2b04 	ldr.w	r2, [r8], #4
 80084a6:	f8d1 c000 	ldr.w	ip, [r1]
 80084aa:	fa1f fe82 	uxth.w	lr, r2
 80084ae:	fa1f f38c 	uxth.w	r3, ip
 80084b2:	eba3 030e 	sub.w	r3, r3, lr
 80084b6:	4403      	add	r3, r0
 80084b8:	0c12      	lsrs	r2, r2, #16
 80084ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80084be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084c8:	45c1      	cmp	r9, r8
 80084ca:	f841 3b04 	str.w	r3, [r1], #4
 80084ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80084d2:	d2e6      	bcs.n	80084a2 <quorem+0xa4>
 80084d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084dc:	b922      	cbnz	r2, 80084e8 <quorem+0xea>
 80084de:	3b04      	subs	r3, #4
 80084e0:	429d      	cmp	r5, r3
 80084e2:	461a      	mov	r2, r3
 80084e4:	d30b      	bcc.n	80084fe <quorem+0x100>
 80084e6:	613c      	str	r4, [r7, #16]
 80084e8:	3601      	adds	r6, #1
 80084ea:	4630      	mov	r0, r6
 80084ec:	b003      	add	sp, #12
 80084ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f2:	6812      	ldr	r2, [r2, #0]
 80084f4:	3b04      	subs	r3, #4
 80084f6:	2a00      	cmp	r2, #0
 80084f8:	d1cb      	bne.n	8008492 <quorem+0x94>
 80084fa:	3c01      	subs	r4, #1
 80084fc:	e7c6      	b.n	800848c <quorem+0x8e>
 80084fe:	6812      	ldr	r2, [r2, #0]
 8008500:	3b04      	subs	r3, #4
 8008502:	2a00      	cmp	r2, #0
 8008504:	d1ef      	bne.n	80084e6 <quorem+0xe8>
 8008506:	3c01      	subs	r4, #1
 8008508:	e7ea      	b.n	80084e0 <quorem+0xe2>
 800850a:	2000      	movs	r0, #0
 800850c:	e7ee      	b.n	80084ec <quorem+0xee>
	...

08008510 <_dtoa_r>:
 8008510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	69c7      	ldr	r7, [r0, #28]
 8008516:	b099      	sub	sp, #100	@ 0x64
 8008518:	ed8d 0b02 	vstr	d0, [sp, #8]
 800851c:	ec55 4b10 	vmov	r4, r5, d0
 8008520:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008522:	9109      	str	r1, [sp, #36]	@ 0x24
 8008524:	4683      	mov	fp, r0
 8008526:	920e      	str	r2, [sp, #56]	@ 0x38
 8008528:	9313      	str	r3, [sp, #76]	@ 0x4c
 800852a:	b97f      	cbnz	r7, 800854c <_dtoa_r+0x3c>
 800852c:	2010      	movs	r0, #16
 800852e:	f000 fdfd 	bl	800912c <malloc>
 8008532:	4602      	mov	r2, r0
 8008534:	f8cb 001c 	str.w	r0, [fp, #28]
 8008538:	b920      	cbnz	r0, 8008544 <_dtoa_r+0x34>
 800853a:	4ba7      	ldr	r3, [pc, #668]	@ (80087d8 <_dtoa_r+0x2c8>)
 800853c:	21ef      	movs	r1, #239	@ 0xef
 800853e:	48a7      	ldr	r0, [pc, #668]	@ (80087dc <_dtoa_r+0x2cc>)
 8008540:	f001 fc5a 	bl	8009df8 <__assert_func>
 8008544:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008548:	6007      	str	r7, [r0, #0]
 800854a:	60c7      	str	r7, [r0, #12]
 800854c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008550:	6819      	ldr	r1, [r3, #0]
 8008552:	b159      	cbz	r1, 800856c <_dtoa_r+0x5c>
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	604a      	str	r2, [r1, #4]
 8008558:	2301      	movs	r3, #1
 800855a:	4093      	lsls	r3, r2
 800855c:	608b      	str	r3, [r1, #8]
 800855e:	4658      	mov	r0, fp
 8008560:	f000 feda 	bl	8009318 <_Bfree>
 8008564:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008568:	2200      	movs	r2, #0
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	1e2b      	subs	r3, r5, #0
 800856e:	bfb9      	ittee	lt
 8008570:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008574:	9303      	strlt	r3, [sp, #12]
 8008576:	2300      	movge	r3, #0
 8008578:	6033      	strge	r3, [r6, #0]
 800857a:	9f03      	ldr	r7, [sp, #12]
 800857c:	4b98      	ldr	r3, [pc, #608]	@ (80087e0 <_dtoa_r+0x2d0>)
 800857e:	bfbc      	itt	lt
 8008580:	2201      	movlt	r2, #1
 8008582:	6032      	strlt	r2, [r6, #0]
 8008584:	43bb      	bics	r3, r7
 8008586:	d112      	bne.n	80085ae <_dtoa_r+0x9e>
 8008588:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800858a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800858e:	6013      	str	r3, [r2, #0]
 8008590:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008594:	4323      	orrs	r3, r4
 8008596:	f000 854d 	beq.w	8009034 <_dtoa_r+0xb24>
 800859a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800859c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80087f4 <_dtoa_r+0x2e4>
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 854f 	beq.w	8009044 <_dtoa_r+0xb34>
 80085a6:	f10a 0303 	add.w	r3, sl, #3
 80085aa:	f000 bd49 	b.w	8009040 <_dtoa_r+0xb30>
 80085ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085b2:	2200      	movs	r2, #0
 80085b4:	ec51 0b17 	vmov	r0, r1, d7
 80085b8:	2300      	movs	r3, #0
 80085ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80085be:	f7f8 fa9b 	bl	8000af8 <__aeabi_dcmpeq>
 80085c2:	4680      	mov	r8, r0
 80085c4:	b158      	cbz	r0, 80085de <_dtoa_r+0xce>
 80085c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80085c8:	2301      	movs	r3, #1
 80085ca:	6013      	str	r3, [r2, #0]
 80085cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80085ce:	b113      	cbz	r3, 80085d6 <_dtoa_r+0xc6>
 80085d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80085d2:	4b84      	ldr	r3, [pc, #528]	@ (80087e4 <_dtoa_r+0x2d4>)
 80085d4:	6013      	str	r3, [r2, #0]
 80085d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80087f8 <_dtoa_r+0x2e8>
 80085da:	f000 bd33 	b.w	8009044 <_dtoa_r+0xb34>
 80085de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80085e2:	aa16      	add	r2, sp, #88	@ 0x58
 80085e4:	a917      	add	r1, sp, #92	@ 0x5c
 80085e6:	4658      	mov	r0, fp
 80085e8:	f001 f980 	bl	80098ec <__d2b>
 80085ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80085f0:	4681      	mov	r9, r0
 80085f2:	2e00      	cmp	r6, #0
 80085f4:	d077      	beq.n	80086e6 <_dtoa_r+0x1d6>
 80085f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80085fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008600:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008604:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008608:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800860c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008610:	4619      	mov	r1, r3
 8008612:	2200      	movs	r2, #0
 8008614:	4b74      	ldr	r3, [pc, #464]	@ (80087e8 <_dtoa_r+0x2d8>)
 8008616:	f7f7 fe4f 	bl	80002b8 <__aeabi_dsub>
 800861a:	a369      	add	r3, pc, #420	@ (adr r3, 80087c0 <_dtoa_r+0x2b0>)
 800861c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008620:	f7f8 f802 	bl	8000628 <__aeabi_dmul>
 8008624:	a368      	add	r3, pc, #416	@ (adr r3, 80087c8 <_dtoa_r+0x2b8>)
 8008626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862a:	f7f7 fe47 	bl	80002bc <__adddf3>
 800862e:	4604      	mov	r4, r0
 8008630:	4630      	mov	r0, r6
 8008632:	460d      	mov	r5, r1
 8008634:	f7f7 ff8e 	bl	8000554 <__aeabi_i2d>
 8008638:	a365      	add	r3, pc, #404	@ (adr r3, 80087d0 <_dtoa_r+0x2c0>)
 800863a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863e:	f7f7 fff3 	bl	8000628 <__aeabi_dmul>
 8008642:	4602      	mov	r2, r0
 8008644:	460b      	mov	r3, r1
 8008646:	4620      	mov	r0, r4
 8008648:	4629      	mov	r1, r5
 800864a:	f7f7 fe37 	bl	80002bc <__adddf3>
 800864e:	4604      	mov	r4, r0
 8008650:	460d      	mov	r5, r1
 8008652:	f7f8 fa99 	bl	8000b88 <__aeabi_d2iz>
 8008656:	2200      	movs	r2, #0
 8008658:	4607      	mov	r7, r0
 800865a:	2300      	movs	r3, #0
 800865c:	4620      	mov	r0, r4
 800865e:	4629      	mov	r1, r5
 8008660:	f7f8 fa54 	bl	8000b0c <__aeabi_dcmplt>
 8008664:	b140      	cbz	r0, 8008678 <_dtoa_r+0x168>
 8008666:	4638      	mov	r0, r7
 8008668:	f7f7 ff74 	bl	8000554 <__aeabi_i2d>
 800866c:	4622      	mov	r2, r4
 800866e:	462b      	mov	r3, r5
 8008670:	f7f8 fa42 	bl	8000af8 <__aeabi_dcmpeq>
 8008674:	b900      	cbnz	r0, 8008678 <_dtoa_r+0x168>
 8008676:	3f01      	subs	r7, #1
 8008678:	2f16      	cmp	r7, #22
 800867a:	d851      	bhi.n	8008720 <_dtoa_r+0x210>
 800867c:	4b5b      	ldr	r3, [pc, #364]	@ (80087ec <_dtoa_r+0x2dc>)
 800867e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008686:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800868a:	f7f8 fa3f 	bl	8000b0c <__aeabi_dcmplt>
 800868e:	2800      	cmp	r0, #0
 8008690:	d048      	beq.n	8008724 <_dtoa_r+0x214>
 8008692:	3f01      	subs	r7, #1
 8008694:	2300      	movs	r3, #0
 8008696:	9312      	str	r3, [sp, #72]	@ 0x48
 8008698:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800869a:	1b9b      	subs	r3, r3, r6
 800869c:	1e5a      	subs	r2, r3, #1
 800869e:	bf44      	itt	mi
 80086a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80086a4:	2300      	movmi	r3, #0
 80086a6:	9208      	str	r2, [sp, #32]
 80086a8:	bf54      	ite	pl
 80086aa:	f04f 0800 	movpl.w	r8, #0
 80086ae:	9308      	strmi	r3, [sp, #32]
 80086b0:	2f00      	cmp	r7, #0
 80086b2:	db39      	blt.n	8008728 <_dtoa_r+0x218>
 80086b4:	9b08      	ldr	r3, [sp, #32]
 80086b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80086b8:	443b      	add	r3, r7
 80086ba:	9308      	str	r3, [sp, #32]
 80086bc:	2300      	movs	r3, #0
 80086be:	930a      	str	r3, [sp, #40]	@ 0x28
 80086c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086c2:	2b09      	cmp	r3, #9
 80086c4:	d864      	bhi.n	8008790 <_dtoa_r+0x280>
 80086c6:	2b05      	cmp	r3, #5
 80086c8:	bfc4      	itt	gt
 80086ca:	3b04      	subgt	r3, #4
 80086cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80086ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086d0:	f1a3 0302 	sub.w	r3, r3, #2
 80086d4:	bfcc      	ite	gt
 80086d6:	2400      	movgt	r4, #0
 80086d8:	2401      	movle	r4, #1
 80086da:	2b03      	cmp	r3, #3
 80086dc:	d863      	bhi.n	80087a6 <_dtoa_r+0x296>
 80086de:	e8df f003 	tbb	[pc, r3]
 80086e2:	372a      	.short	0x372a
 80086e4:	5535      	.short	0x5535
 80086e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80086ea:	441e      	add	r6, r3
 80086ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80086f0:	2b20      	cmp	r3, #32
 80086f2:	bfc1      	itttt	gt
 80086f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80086f8:	409f      	lslgt	r7, r3
 80086fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80086fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008702:	bfd6      	itet	le
 8008704:	f1c3 0320 	rsble	r3, r3, #32
 8008708:	ea47 0003 	orrgt.w	r0, r7, r3
 800870c:	fa04 f003 	lslle.w	r0, r4, r3
 8008710:	f7f7 ff10 	bl	8000534 <__aeabi_ui2d>
 8008714:	2201      	movs	r2, #1
 8008716:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800871a:	3e01      	subs	r6, #1
 800871c:	9214      	str	r2, [sp, #80]	@ 0x50
 800871e:	e777      	b.n	8008610 <_dtoa_r+0x100>
 8008720:	2301      	movs	r3, #1
 8008722:	e7b8      	b.n	8008696 <_dtoa_r+0x186>
 8008724:	9012      	str	r0, [sp, #72]	@ 0x48
 8008726:	e7b7      	b.n	8008698 <_dtoa_r+0x188>
 8008728:	427b      	negs	r3, r7
 800872a:	930a      	str	r3, [sp, #40]	@ 0x28
 800872c:	2300      	movs	r3, #0
 800872e:	eba8 0807 	sub.w	r8, r8, r7
 8008732:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008734:	e7c4      	b.n	80086c0 <_dtoa_r+0x1b0>
 8008736:	2300      	movs	r3, #0
 8008738:	930b      	str	r3, [sp, #44]	@ 0x2c
 800873a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800873c:	2b00      	cmp	r3, #0
 800873e:	dc35      	bgt.n	80087ac <_dtoa_r+0x29c>
 8008740:	2301      	movs	r3, #1
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	9307      	str	r3, [sp, #28]
 8008746:	461a      	mov	r2, r3
 8008748:	920e      	str	r2, [sp, #56]	@ 0x38
 800874a:	e00b      	b.n	8008764 <_dtoa_r+0x254>
 800874c:	2301      	movs	r3, #1
 800874e:	e7f3      	b.n	8008738 <_dtoa_r+0x228>
 8008750:	2300      	movs	r3, #0
 8008752:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008754:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008756:	18fb      	adds	r3, r7, r3
 8008758:	9300      	str	r3, [sp, #0]
 800875a:	3301      	adds	r3, #1
 800875c:	2b01      	cmp	r3, #1
 800875e:	9307      	str	r3, [sp, #28]
 8008760:	bfb8      	it	lt
 8008762:	2301      	movlt	r3, #1
 8008764:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008768:	2100      	movs	r1, #0
 800876a:	2204      	movs	r2, #4
 800876c:	f102 0514 	add.w	r5, r2, #20
 8008770:	429d      	cmp	r5, r3
 8008772:	d91f      	bls.n	80087b4 <_dtoa_r+0x2a4>
 8008774:	6041      	str	r1, [r0, #4]
 8008776:	4658      	mov	r0, fp
 8008778:	f000 fd8e 	bl	8009298 <_Balloc>
 800877c:	4682      	mov	sl, r0
 800877e:	2800      	cmp	r0, #0
 8008780:	d13c      	bne.n	80087fc <_dtoa_r+0x2ec>
 8008782:	4b1b      	ldr	r3, [pc, #108]	@ (80087f0 <_dtoa_r+0x2e0>)
 8008784:	4602      	mov	r2, r0
 8008786:	f240 11af 	movw	r1, #431	@ 0x1af
 800878a:	e6d8      	b.n	800853e <_dtoa_r+0x2e>
 800878c:	2301      	movs	r3, #1
 800878e:	e7e0      	b.n	8008752 <_dtoa_r+0x242>
 8008790:	2401      	movs	r4, #1
 8008792:	2300      	movs	r3, #0
 8008794:	9309      	str	r3, [sp, #36]	@ 0x24
 8008796:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008798:	f04f 33ff 	mov.w	r3, #4294967295
 800879c:	9300      	str	r3, [sp, #0]
 800879e:	9307      	str	r3, [sp, #28]
 80087a0:	2200      	movs	r2, #0
 80087a2:	2312      	movs	r3, #18
 80087a4:	e7d0      	b.n	8008748 <_dtoa_r+0x238>
 80087a6:	2301      	movs	r3, #1
 80087a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087aa:	e7f5      	b.n	8008798 <_dtoa_r+0x288>
 80087ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	9307      	str	r3, [sp, #28]
 80087b2:	e7d7      	b.n	8008764 <_dtoa_r+0x254>
 80087b4:	3101      	adds	r1, #1
 80087b6:	0052      	lsls	r2, r2, #1
 80087b8:	e7d8      	b.n	800876c <_dtoa_r+0x25c>
 80087ba:	bf00      	nop
 80087bc:	f3af 8000 	nop.w
 80087c0:	636f4361 	.word	0x636f4361
 80087c4:	3fd287a7 	.word	0x3fd287a7
 80087c8:	8b60c8b3 	.word	0x8b60c8b3
 80087cc:	3fc68a28 	.word	0x3fc68a28
 80087d0:	509f79fb 	.word	0x509f79fb
 80087d4:	3fd34413 	.word	0x3fd34413
 80087d8:	0800a8d5 	.word	0x0800a8d5
 80087dc:	0800a8ec 	.word	0x0800a8ec
 80087e0:	7ff00000 	.word	0x7ff00000
 80087e4:	0800a8a5 	.word	0x0800a8a5
 80087e8:	3ff80000 	.word	0x3ff80000
 80087ec:	0800a9e8 	.word	0x0800a9e8
 80087f0:	0800a944 	.word	0x0800a944
 80087f4:	0800a8d1 	.word	0x0800a8d1
 80087f8:	0800a8a4 	.word	0x0800a8a4
 80087fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008800:	6018      	str	r0, [r3, #0]
 8008802:	9b07      	ldr	r3, [sp, #28]
 8008804:	2b0e      	cmp	r3, #14
 8008806:	f200 80a4 	bhi.w	8008952 <_dtoa_r+0x442>
 800880a:	2c00      	cmp	r4, #0
 800880c:	f000 80a1 	beq.w	8008952 <_dtoa_r+0x442>
 8008810:	2f00      	cmp	r7, #0
 8008812:	dd33      	ble.n	800887c <_dtoa_r+0x36c>
 8008814:	4bad      	ldr	r3, [pc, #692]	@ (8008acc <_dtoa_r+0x5bc>)
 8008816:	f007 020f 	and.w	r2, r7, #15
 800881a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800881e:	ed93 7b00 	vldr	d7, [r3]
 8008822:	05f8      	lsls	r0, r7, #23
 8008824:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008828:	ea4f 1427 	mov.w	r4, r7, asr #4
 800882c:	d516      	bpl.n	800885c <_dtoa_r+0x34c>
 800882e:	4ba8      	ldr	r3, [pc, #672]	@ (8008ad0 <_dtoa_r+0x5c0>)
 8008830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008834:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008838:	f7f8 f820 	bl	800087c <__aeabi_ddiv>
 800883c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008840:	f004 040f 	and.w	r4, r4, #15
 8008844:	2603      	movs	r6, #3
 8008846:	4da2      	ldr	r5, [pc, #648]	@ (8008ad0 <_dtoa_r+0x5c0>)
 8008848:	b954      	cbnz	r4, 8008860 <_dtoa_r+0x350>
 800884a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800884e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008852:	f7f8 f813 	bl	800087c <__aeabi_ddiv>
 8008856:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800885a:	e028      	b.n	80088ae <_dtoa_r+0x39e>
 800885c:	2602      	movs	r6, #2
 800885e:	e7f2      	b.n	8008846 <_dtoa_r+0x336>
 8008860:	07e1      	lsls	r1, r4, #31
 8008862:	d508      	bpl.n	8008876 <_dtoa_r+0x366>
 8008864:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008868:	e9d5 2300 	ldrd	r2, r3, [r5]
 800886c:	f7f7 fedc 	bl	8000628 <__aeabi_dmul>
 8008870:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008874:	3601      	adds	r6, #1
 8008876:	1064      	asrs	r4, r4, #1
 8008878:	3508      	adds	r5, #8
 800887a:	e7e5      	b.n	8008848 <_dtoa_r+0x338>
 800887c:	f000 80d2 	beq.w	8008a24 <_dtoa_r+0x514>
 8008880:	427c      	negs	r4, r7
 8008882:	4b92      	ldr	r3, [pc, #584]	@ (8008acc <_dtoa_r+0x5bc>)
 8008884:	4d92      	ldr	r5, [pc, #584]	@ (8008ad0 <_dtoa_r+0x5c0>)
 8008886:	f004 020f 	and.w	r2, r4, #15
 800888a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800888e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008892:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008896:	f7f7 fec7 	bl	8000628 <__aeabi_dmul>
 800889a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800889e:	1124      	asrs	r4, r4, #4
 80088a0:	2300      	movs	r3, #0
 80088a2:	2602      	movs	r6, #2
 80088a4:	2c00      	cmp	r4, #0
 80088a6:	f040 80b2 	bne.w	8008a0e <_dtoa_r+0x4fe>
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1d3      	bne.n	8008856 <_dtoa_r+0x346>
 80088ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 80b7 	beq.w	8008a28 <_dtoa_r+0x518>
 80088ba:	4b86      	ldr	r3, [pc, #536]	@ (8008ad4 <_dtoa_r+0x5c4>)
 80088bc:	2200      	movs	r2, #0
 80088be:	4620      	mov	r0, r4
 80088c0:	4629      	mov	r1, r5
 80088c2:	f7f8 f923 	bl	8000b0c <__aeabi_dcmplt>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	f000 80ae 	beq.w	8008a28 <_dtoa_r+0x518>
 80088cc:	9b07      	ldr	r3, [sp, #28]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f000 80aa 	beq.w	8008a28 <_dtoa_r+0x518>
 80088d4:	9b00      	ldr	r3, [sp, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	dd37      	ble.n	800894a <_dtoa_r+0x43a>
 80088da:	1e7b      	subs	r3, r7, #1
 80088dc:	9304      	str	r3, [sp, #16]
 80088de:	4620      	mov	r0, r4
 80088e0:	4b7d      	ldr	r3, [pc, #500]	@ (8008ad8 <_dtoa_r+0x5c8>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	4629      	mov	r1, r5
 80088e6:	f7f7 fe9f 	bl	8000628 <__aeabi_dmul>
 80088ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088ee:	9c00      	ldr	r4, [sp, #0]
 80088f0:	3601      	adds	r6, #1
 80088f2:	4630      	mov	r0, r6
 80088f4:	f7f7 fe2e 	bl	8000554 <__aeabi_i2d>
 80088f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088fc:	f7f7 fe94 	bl	8000628 <__aeabi_dmul>
 8008900:	4b76      	ldr	r3, [pc, #472]	@ (8008adc <_dtoa_r+0x5cc>)
 8008902:	2200      	movs	r2, #0
 8008904:	f7f7 fcda 	bl	80002bc <__adddf3>
 8008908:	4605      	mov	r5, r0
 800890a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800890e:	2c00      	cmp	r4, #0
 8008910:	f040 808d 	bne.w	8008a2e <_dtoa_r+0x51e>
 8008914:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008918:	4b71      	ldr	r3, [pc, #452]	@ (8008ae0 <_dtoa_r+0x5d0>)
 800891a:	2200      	movs	r2, #0
 800891c:	f7f7 fccc 	bl	80002b8 <__aeabi_dsub>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008928:	462a      	mov	r2, r5
 800892a:	4633      	mov	r3, r6
 800892c:	f7f8 f90c 	bl	8000b48 <__aeabi_dcmpgt>
 8008930:	2800      	cmp	r0, #0
 8008932:	f040 828b 	bne.w	8008e4c <_dtoa_r+0x93c>
 8008936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800893a:	462a      	mov	r2, r5
 800893c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008940:	f7f8 f8e4 	bl	8000b0c <__aeabi_dcmplt>
 8008944:	2800      	cmp	r0, #0
 8008946:	f040 8128 	bne.w	8008b9a <_dtoa_r+0x68a>
 800894a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800894e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008952:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008954:	2b00      	cmp	r3, #0
 8008956:	f2c0 815a 	blt.w	8008c0e <_dtoa_r+0x6fe>
 800895a:	2f0e      	cmp	r7, #14
 800895c:	f300 8157 	bgt.w	8008c0e <_dtoa_r+0x6fe>
 8008960:	4b5a      	ldr	r3, [pc, #360]	@ (8008acc <_dtoa_r+0x5bc>)
 8008962:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008966:	ed93 7b00 	vldr	d7, [r3]
 800896a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800896c:	2b00      	cmp	r3, #0
 800896e:	ed8d 7b00 	vstr	d7, [sp]
 8008972:	da03      	bge.n	800897c <_dtoa_r+0x46c>
 8008974:	9b07      	ldr	r3, [sp, #28]
 8008976:	2b00      	cmp	r3, #0
 8008978:	f340 8101 	ble.w	8008b7e <_dtoa_r+0x66e>
 800897c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008980:	4656      	mov	r6, sl
 8008982:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008986:	4620      	mov	r0, r4
 8008988:	4629      	mov	r1, r5
 800898a:	f7f7 ff77 	bl	800087c <__aeabi_ddiv>
 800898e:	f7f8 f8fb 	bl	8000b88 <__aeabi_d2iz>
 8008992:	4680      	mov	r8, r0
 8008994:	f7f7 fdde 	bl	8000554 <__aeabi_i2d>
 8008998:	e9dd 2300 	ldrd	r2, r3, [sp]
 800899c:	f7f7 fe44 	bl	8000628 <__aeabi_dmul>
 80089a0:	4602      	mov	r2, r0
 80089a2:	460b      	mov	r3, r1
 80089a4:	4620      	mov	r0, r4
 80089a6:	4629      	mov	r1, r5
 80089a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80089ac:	f7f7 fc84 	bl	80002b8 <__aeabi_dsub>
 80089b0:	f806 4b01 	strb.w	r4, [r6], #1
 80089b4:	9d07      	ldr	r5, [sp, #28]
 80089b6:	eba6 040a 	sub.w	r4, r6, sl
 80089ba:	42a5      	cmp	r5, r4
 80089bc:	4602      	mov	r2, r0
 80089be:	460b      	mov	r3, r1
 80089c0:	f040 8117 	bne.w	8008bf2 <_dtoa_r+0x6e2>
 80089c4:	f7f7 fc7a 	bl	80002bc <__adddf3>
 80089c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089cc:	4604      	mov	r4, r0
 80089ce:	460d      	mov	r5, r1
 80089d0:	f7f8 f8ba 	bl	8000b48 <__aeabi_dcmpgt>
 80089d4:	2800      	cmp	r0, #0
 80089d6:	f040 80f9 	bne.w	8008bcc <_dtoa_r+0x6bc>
 80089da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089de:	4620      	mov	r0, r4
 80089e0:	4629      	mov	r1, r5
 80089e2:	f7f8 f889 	bl	8000af8 <__aeabi_dcmpeq>
 80089e6:	b118      	cbz	r0, 80089f0 <_dtoa_r+0x4e0>
 80089e8:	f018 0f01 	tst.w	r8, #1
 80089ec:	f040 80ee 	bne.w	8008bcc <_dtoa_r+0x6bc>
 80089f0:	4649      	mov	r1, r9
 80089f2:	4658      	mov	r0, fp
 80089f4:	f000 fc90 	bl	8009318 <_Bfree>
 80089f8:	2300      	movs	r3, #0
 80089fa:	7033      	strb	r3, [r6, #0]
 80089fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089fe:	3701      	adds	r7, #1
 8008a00:	601f      	str	r7, [r3, #0]
 8008a02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 831d 	beq.w	8009044 <_dtoa_r+0xb34>
 8008a0a:	601e      	str	r6, [r3, #0]
 8008a0c:	e31a      	b.n	8009044 <_dtoa_r+0xb34>
 8008a0e:	07e2      	lsls	r2, r4, #31
 8008a10:	d505      	bpl.n	8008a1e <_dtoa_r+0x50e>
 8008a12:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a16:	f7f7 fe07 	bl	8000628 <__aeabi_dmul>
 8008a1a:	3601      	adds	r6, #1
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	1064      	asrs	r4, r4, #1
 8008a20:	3508      	adds	r5, #8
 8008a22:	e73f      	b.n	80088a4 <_dtoa_r+0x394>
 8008a24:	2602      	movs	r6, #2
 8008a26:	e742      	b.n	80088ae <_dtoa_r+0x39e>
 8008a28:	9c07      	ldr	r4, [sp, #28]
 8008a2a:	9704      	str	r7, [sp, #16]
 8008a2c:	e761      	b.n	80088f2 <_dtoa_r+0x3e2>
 8008a2e:	4b27      	ldr	r3, [pc, #156]	@ (8008acc <_dtoa_r+0x5bc>)
 8008a30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a3a:	4454      	add	r4, sl
 8008a3c:	2900      	cmp	r1, #0
 8008a3e:	d053      	beq.n	8008ae8 <_dtoa_r+0x5d8>
 8008a40:	4928      	ldr	r1, [pc, #160]	@ (8008ae4 <_dtoa_r+0x5d4>)
 8008a42:	2000      	movs	r0, #0
 8008a44:	f7f7 ff1a 	bl	800087c <__aeabi_ddiv>
 8008a48:	4633      	mov	r3, r6
 8008a4a:	462a      	mov	r2, r5
 8008a4c:	f7f7 fc34 	bl	80002b8 <__aeabi_dsub>
 8008a50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008a54:	4656      	mov	r6, sl
 8008a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a5a:	f7f8 f895 	bl	8000b88 <__aeabi_d2iz>
 8008a5e:	4605      	mov	r5, r0
 8008a60:	f7f7 fd78 	bl	8000554 <__aeabi_i2d>
 8008a64:	4602      	mov	r2, r0
 8008a66:	460b      	mov	r3, r1
 8008a68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a6c:	f7f7 fc24 	bl	80002b8 <__aeabi_dsub>
 8008a70:	3530      	adds	r5, #48	@ 0x30
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a7a:	f806 5b01 	strb.w	r5, [r6], #1
 8008a7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008a82:	f7f8 f843 	bl	8000b0c <__aeabi_dcmplt>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d171      	bne.n	8008b6e <_dtoa_r+0x65e>
 8008a8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a8e:	4911      	ldr	r1, [pc, #68]	@ (8008ad4 <_dtoa_r+0x5c4>)
 8008a90:	2000      	movs	r0, #0
 8008a92:	f7f7 fc11 	bl	80002b8 <__aeabi_dsub>
 8008a96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008a9a:	f7f8 f837 	bl	8000b0c <__aeabi_dcmplt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	f040 8095 	bne.w	8008bce <_dtoa_r+0x6be>
 8008aa4:	42a6      	cmp	r6, r4
 8008aa6:	f43f af50 	beq.w	800894a <_dtoa_r+0x43a>
 8008aaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008aae:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad8 <_dtoa_r+0x5c8>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f7f7 fdb9 	bl	8000628 <__aeabi_dmul>
 8008ab6:	4b08      	ldr	r3, [pc, #32]	@ (8008ad8 <_dtoa_r+0x5c8>)
 8008ab8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008abc:	2200      	movs	r2, #0
 8008abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ac2:	f7f7 fdb1 	bl	8000628 <__aeabi_dmul>
 8008ac6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008aca:	e7c4      	b.n	8008a56 <_dtoa_r+0x546>
 8008acc:	0800a9e8 	.word	0x0800a9e8
 8008ad0:	0800a9c0 	.word	0x0800a9c0
 8008ad4:	3ff00000 	.word	0x3ff00000
 8008ad8:	40240000 	.word	0x40240000
 8008adc:	401c0000 	.word	0x401c0000
 8008ae0:	40140000 	.word	0x40140000
 8008ae4:	3fe00000 	.word	0x3fe00000
 8008ae8:	4631      	mov	r1, r6
 8008aea:	4628      	mov	r0, r5
 8008aec:	f7f7 fd9c 	bl	8000628 <__aeabi_dmul>
 8008af0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008af4:	9415      	str	r4, [sp, #84]	@ 0x54
 8008af6:	4656      	mov	r6, sl
 8008af8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008afc:	f7f8 f844 	bl	8000b88 <__aeabi_d2iz>
 8008b00:	4605      	mov	r5, r0
 8008b02:	f7f7 fd27 	bl	8000554 <__aeabi_i2d>
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b0e:	f7f7 fbd3 	bl	80002b8 <__aeabi_dsub>
 8008b12:	3530      	adds	r5, #48	@ 0x30
 8008b14:	f806 5b01 	strb.w	r5, [r6], #1
 8008b18:	4602      	mov	r2, r0
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	42a6      	cmp	r6, r4
 8008b1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b22:	f04f 0200 	mov.w	r2, #0
 8008b26:	d124      	bne.n	8008b72 <_dtoa_r+0x662>
 8008b28:	4bac      	ldr	r3, [pc, #688]	@ (8008ddc <_dtoa_r+0x8cc>)
 8008b2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b2e:	f7f7 fbc5 	bl	80002bc <__adddf3>
 8008b32:	4602      	mov	r2, r0
 8008b34:	460b      	mov	r3, r1
 8008b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b3a:	f7f8 f805 	bl	8000b48 <__aeabi_dcmpgt>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d145      	bne.n	8008bce <_dtoa_r+0x6be>
 8008b42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008b46:	49a5      	ldr	r1, [pc, #660]	@ (8008ddc <_dtoa_r+0x8cc>)
 8008b48:	2000      	movs	r0, #0
 8008b4a:	f7f7 fbb5 	bl	80002b8 <__aeabi_dsub>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	460b      	mov	r3, r1
 8008b52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b56:	f7f7 ffd9 	bl	8000b0c <__aeabi_dcmplt>
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	f43f aef5 	beq.w	800894a <_dtoa_r+0x43a>
 8008b60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008b62:	1e73      	subs	r3, r6, #1
 8008b64:	9315      	str	r3, [sp, #84]	@ 0x54
 8008b66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008b6a:	2b30      	cmp	r3, #48	@ 0x30
 8008b6c:	d0f8      	beq.n	8008b60 <_dtoa_r+0x650>
 8008b6e:	9f04      	ldr	r7, [sp, #16]
 8008b70:	e73e      	b.n	80089f0 <_dtoa_r+0x4e0>
 8008b72:	4b9b      	ldr	r3, [pc, #620]	@ (8008de0 <_dtoa_r+0x8d0>)
 8008b74:	f7f7 fd58 	bl	8000628 <__aeabi_dmul>
 8008b78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b7c:	e7bc      	b.n	8008af8 <_dtoa_r+0x5e8>
 8008b7e:	d10c      	bne.n	8008b9a <_dtoa_r+0x68a>
 8008b80:	4b98      	ldr	r3, [pc, #608]	@ (8008de4 <_dtoa_r+0x8d4>)
 8008b82:	2200      	movs	r2, #0
 8008b84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b88:	f7f7 fd4e 	bl	8000628 <__aeabi_dmul>
 8008b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b90:	f7f7 ffd0 	bl	8000b34 <__aeabi_dcmpge>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f000 8157 	beq.w	8008e48 <_dtoa_r+0x938>
 8008b9a:	2400      	movs	r4, #0
 8008b9c:	4625      	mov	r5, r4
 8008b9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ba0:	43db      	mvns	r3, r3
 8008ba2:	9304      	str	r3, [sp, #16]
 8008ba4:	4656      	mov	r6, sl
 8008ba6:	2700      	movs	r7, #0
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4658      	mov	r0, fp
 8008bac:	f000 fbb4 	bl	8009318 <_Bfree>
 8008bb0:	2d00      	cmp	r5, #0
 8008bb2:	d0dc      	beq.n	8008b6e <_dtoa_r+0x65e>
 8008bb4:	b12f      	cbz	r7, 8008bc2 <_dtoa_r+0x6b2>
 8008bb6:	42af      	cmp	r7, r5
 8008bb8:	d003      	beq.n	8008bc2 <_dtoa_r+0x6b2>
 8008bba:	4639      	mov	r1, r7
 8008bbc:	4658      	mov	r0, fp
 8008bbe:	f000 fbab 	bl	8009318 <_Bfree>
 8008bc2:	4629      	mov	r1, r5
 8008bc4:	4658      	mov	r0, fp
 8008bc6:	f000 fba7 	bl	8009318 <_Bfree>
 8008bca:	e7d0      	b.n	8008b6e <_dtoa_r+0x65e>
 8008bcc:	9704      	str	r7, [sp, #16]
 8008bce:	4633      	mov	r3, r6
 8008bd0:	461e      	mov	r6, r3
 8008bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bd6:	2a39      	cmp	r2, #57	@ 0x39
 8008bd8:	d107      	bne.n	8008bea <_dtoa_r+0x6da>
 8008bda:	459a      	cmp	sl, r3
 8008bdc:	d1f8      	bne.n	8008bd0 <_dtoa_r+0x6c0>
 8008bde:	9a04      	ldr	r2, [sp, #16]
 8008be0:	3201      	adds	r2, #1
 8008be2:	9204      	str	r2, [sp, #16]
 8008be4:	2230      	movs	r2, #48	@ 0x30
 8008be6:	f88a 2000 	strb.w	r2, [sl]
 8008bea:	781a      	ldrb	r2, [r3, #0]
 8008bec:	3201      	adds	r2, #1
 8008bee:	701a      	strb	r2, [r3, #0]
 8008bf0:	e7bd      	b.n	8008b6e <_dtoa_r+0x65e>
 8008bf2:	4b7b      	ldr	r3, [pc, #492]	@ (8008de0 <_dtoa_r+0x8d0>)
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f7f7 fd17 	bl	8000628 <__aeabi_dmul>
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	4604      	mov	r4, r0
 8008c00:	460d      	mov	r5, r1
 8008c02:	f7f7 ff79 	bl	8000af8 <__aeabi_dcmpeq>
 8008c06:	2800      	cmp	r0, #0
 8008c08:	f43f aebb 	beq.w	8008982 <_dtoa_r+0x472>
 8008c0c:	e6f0      	b.n	80089f0 <_dtoa_r+0x4e0>
 8008c0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008c10:	2a00      	cmp	r2, #0
 8008c12:	f000 80db 	beq.w	8008dcc <_dtoa_r+0x8bc>
 8008c16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c18:	2a01      	cmp	r2, #1
 8008c1a:	f300 80bf 	bgt.w	8008d9c <_dtoa_r+0x88c>
 8008c1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	f000 80b7 	beq.w	8008d94 <_dtoa_r+0x884>
 8008c26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008c2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c2c:	4646      	mov	r6, r8
 8008c2e:	9a08      	ldr	r2, [sp, #32]
 8008c30:	2101      	movs	r1, #1
 8008c32:	441a      	add	r2, r3
 8008c34:	4658      	mov	r0, fp
 8008c36:	4498      	add	r8, r3
 8008c38:	9208      	str	r2, [sp, #32]
 8008c3a:	f000 fc21 	bl	8009480 <__i2b>
 8008c3e:	4605      	mov	r5, r0
 8008c40:	b15e      	cbz	r6, 8008c5a <_dtoa_r+0x74a>
 8008c42:	9b08      	ldr	r3, [sp, #32]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	dd08      	ble.n	8008c5a <_dtoa_r+0x74a>
 8008c48:	42b3      	cmp	r3, r6
 8008c4a:	9a08      	ldr	r2, [sp, #32]
 8008c4c:	bfa8      	it	ge
 8008c4e:	4633      	movge	r3, r6
 8008c50:	eba8 0803 	sub.w	r8, r8, r3
 8008c54:	1af6      	subs	r6, r6, r3
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	9308      	str	r3, [sp, #32]
 8008c5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c5c:	b1f3      	cbz	r3, 8008c9c <_dtoa_r+0x78c>
 8008c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f000 80b7 	beq.w	8008dd4 <_dtoa_r+0x8c4>
 8008c66:	b18c      	cbz	r4, 8008c8c <_dtoa_r+0x77c>
 8008c68:	4629      	mov	r1, r5
 8008c6a:	4622      	mov	r2, r4
 8008c6c:	4658      	mov	r0, fp
 8008c6e:	f000 fcc7 	bl	8009600 <__pow5mult>
 8008c72:	464a      	mov	r2, r9
 8008c74:	4601      	mov	r1, r0
 8008c76:	4605      	mov	r5, r0
 8008c78:	4658      	mov	r0, fp
 8008c7a:	f000 fc17 	bl	80094ac <__multiply>
 8008c7e:	4649      	mov	r1, r9
 8008c80:	9004      	str	r0, [sp, #16]
 8008c82:	4658      	mov	r0, fp
 8008c84:	f000 fb48 	bl	8009318 <_Bfree>
 8008c88:	9b04      	ldr	r3, [sp, #16]
 8008c8a:	4699      	mov	r9, r3
 8008c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c8e:	1b1a      	subs	r2, r3, r4
 8008c90:	d004      	beq.n	8008c9c <_dtoa_r+0x78c>
 8008c92:	4649      	mov	r1, r9
 8008c94:	4658      	mov	r0, fp
 8008c96:	f000 fcb3 	bl	8009600 <__pow5mult>
 8008c9a:	4681      	mov	r9, r0
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	4658      	mov	r0, fp
 8008ca0:	f000 fbee 	bl	8009480 <__i2b>
 8008ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f000 81cf 	beq.w	800904c <_dtoa_r+0xb3c>
 8008cae:	461a      	mov	r2, r3
 8008cb0:	4601      	mov	r1, r0
 8008cb2:	4658      	mov	r0, fp
 8008cb4:	f000 fca4 	bl	8009600 <__pow5mult>
 8008cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	4604      	mov	r4, r0
 8008cbe:	f300 8095 	bgt.w	8008dec <_dtoa_r+0x8dc>
 8008cc2:	9b02      	ldr	r3, [sp, #8]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f040 8087 	bne.w	8008dd8 <_dtoa_r+0x8c8>
 8008cca:	9b03      	ldr	r3, [sp, #12]
 8008ccc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f040 8089 	bne.w	8008de8 <_dtoa_r+0x8d8>
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008cdc:	0d1b      	lsrs	r3, r3, #20
 8008cde:	051b      	lsls	r3, r3, #20
 8008ce0:	b12b      	cbz	r3, 8008cee <_dtoa_r+0x7de>
 8008ce2:	9b08      	ldr	r3, [sp, #32]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	9308      	str	r3, [sp, #32]
 8008ce8:	f108 0801 	add.w	r8, r8, #1
 8008cec:	2301      	movs	r3, #1
 8008cee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f000 81b0 	beq.w	8009058 <_dtoa_r+0xb48>
 8008cf8:	6923      	ldr	r3, [r4, #16]
 8008cfa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008cfe:	6918      	ldr	r0, [r3, #16]
 8008d00:	f000 fb72 	bl	80093e8 <__hi0bits>
 8008d04:	f1c0 0020 	rsb	r0, r0, #32
 8008d08:	9b08      	ldr	r3, [sp, #32]
 8008d0a:	4418      	add	r0, r3
 8008d0c:	f010 001f 	ands.w	r0, r0, #31
 8008d10:	d077      	beq.n	8008e02 <_dtoa_r+0x8f2>
 8008d12:	f1c0 0320 	rsb	r3, r0, #32
 8008d16:	2b04      	cmp	r3, #4
 8008d18:	dd6b      	ble.n	8008df2 <_dtoa_r+0x8e2>
 8008d1a:	9b08      	ldr	r3, [sp, #32]
 8008d1c:	f1c0 001c 	rsb	r0, r0, #28
 8008d20:	4403      	add	r3, r0
 8008d22:	4480      	add	r8, r0
 8008d24:	4406      	add	r6, r0
 8008d26:	9308      	str	r3, [sp, #32]
 8008d28:	f1b8 0f00 	cmp.w	r8, #0
 8008d2c:	dd05      	ble.n	8008d3a <_dtoa_r+0x82a>
 8008d2e:	4649      	mov	r1, r9
 8008d30:	4642      	mov	r2, r8
 8008d32:	4658      	mov	r0, fp
 8008d34:	f000 fcbe 	bl	80096b4 <__lshift>
 8008d38:	4681      	mov	r9, r0
 8008d3a:	9b08      	ldr	r3, [sp, #32]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	dd05      	ble.n	8008d4c <_dtoa_r+0x83c>
 8008d40:	4621      	mov	r1, r4
 8008d42:	461a      	mov	r2, r3
 8008d44:	4658      	mov	r0, fp
 8008d46:	f000 fcb5 	bl	80096b4 <__lshift>
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d059      	beq.n	8008e06 <_dtoa_r+0x8f6>
 8008d52:	4621      	mov	r1, r4
 8008d54:	4648      	mov	r0, r9
 8008d56:	f000 fd19 	bl	800978c <__mcmp>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	da53      	bge.n	8008e06 <_dtoa_r+0x8f6>
 8008d5e:	1e7b      	subs	r3, r7, #1
 8008d60:	9304      	str	r3, [sp, #16]
 8008d62:	4649      	mov	r1, r9
 8008d64:	2300      	movs	r3, #0
 8008d66:	220a      	movs	r2, #10
 8008d68:	4658      	mov	r0, fp
 8008d6a:	f000 faf7 	bl	800935c <__multadd>
 8008d6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d70:	4681      	mov	r9, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f000 8172 	beq.w	800905c <_dtoa_r+0xb4c>
 8008d78:	2300      	movs	r3, #0
 8008d7a:	4629      	mov	r1, r5
 8008d7c:	220a      	movs	r2, #10
 8008d7e:	4658      	mov	r0, fp
 8008d80:	f000 faec 	bl	800935c <__multadd>
 8008d84:	9b00      	ldr	r3, [sp, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	4605      	mov	r5, r0
 8008d8a:	dc67      	bgt.n	8008e5c <_dtoa_r+0x94c>
 8008d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d8e:	2b02      	cmp	r3, #2
 8008d90:	dc41      	bgt.n	8008e16 <_dtoa_r+0x906>
 8008d92:	e063      	b.n	8008e5c <_dtoa_r+0x94c>
 8008d94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008d96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008d9a:	e746      	b.n	8008c2a <_dtoa_r+0x71a>
 8008d9c:	9b07      	ldr	r3, [sp, #28]
 8008d9e:	1e5c      	subs	r4, r3, #1
 8008da0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008da2:	42a3      	cmp	r3, r4
 8008da4:	bfbf      	itttt	lt
 8008da6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008da8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008daa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008dac:	1ae3      	sublt	r3, r4, r3
 8008dae:	bfb4      	ite	lt
 8008db0:	18d2      	addlt	r2, r2, r3
 8008db2:	1b1c      	subge	r4, r3, r4
 8008db4:	9b07      	ldr	r3, [sp, #28]
 8008db6:	bfbc      	itt	lt
 8008db8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008dba:	2400      	movlt	r4, #0
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	bfb5      	itete	lt
 8008dc0:	eba8 0603 	sublt.w	r6, r8, r3
 8008dc4:	9b07      	ldrge	r3, [sp, #28]
 8008dc6:	2300      	movlt	r3, #0
 8008dc8:	4646      	movge	r6, r8
 8008dca:	e730      	b.n	8008c2e <_dtoa_r+0x71e>
 8008dcc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008dce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008dd0:	4646      	mov	r6, r8
 8008dd2:	e735      	b.n	8008c40 <_dtoa_r+0x730>
 8008dd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dd6:	e75c      	b.n	8008c92 <_dtoa_r+0x782>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	e788      	b.n	8008cee <_dtoa_r+0x7de>
 8008ddc:	3fe00000 	.word	0x3fe00000
 8008de0:	40240000 	.word	0x40240000
 8008de4:	40140000 	.word	0x40140000
 8008de8:	9b02      	ldr	r3, [sp, #8]
 8008dea:	e780      	b.n	8008cee <_dtoa_r+0x7de>
 8008dec:	2300      	movs	r3, #0
 8008dee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008df0:	e782      	b.n	8008cf8 <_dtoa_r+0x7e8>
 8008df2:	d099      	beq.n	8008d28 <_dtoa_r+0x818>
 8008df4:	9a08      	ldr	r2, [sp, #32]
 8008df6:	331c      	adds	r3, #28
 8008df8:	441a      	add	r2, r3
 8008dfa:	4498      	add	r8, r3
 8008dfc:	441e      	add	r6, r3
 8008dfe:	9208      	str	r2, [sp, #32]
 8008e00:	e792      	b.n	8008d28 <_dtoa_r+0x818>
 8008e02:	4603      	mov	r3, r0
 8008e04:	e7f6      	b.n	8008df4 <_dtoa_r+0x8e4>
 8008e06:	9b07      	ldr	r3, [sp, #28]
 8008e08:	9704      	str	r7, [sp, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	dc20      	bgt.n	8008e50 <_dtoa_r+0x940>
 8008e0e:	9300      	str	r3, [sp, #0]
 8008e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	dd1e      	ble.n	8008e54 <_dtoa_r+0x944>
 8008e16:	9b00      	ldr	r3, [sp, #0]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	f47f aec0 	bne.w	8008b9e <_dtoa_r+0x68e>
 8008e1e:	4621      	mov	r1, r4
 8008e20:	2205      	movs	r2, #5
 8008e22:	4658      	mov	r0, fp
 8008e24:	f000 fa9a 	bl	800935c <__multadd>
 8008e28:	4601      	mov	r1, r0
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	4648      	mov	r0, r9
 8008e2e:	f000 fcad 	bl	800978c <__mcmp>
 8008e32:	2800      	cmp	r0, #0
 8008e34:	f77f aeb3 	ble.w	8008b9e <_dtoa_r+0x68e>
 8008e38:	4656      	mov	r6, sl
 8008e3a:	2331      	movs	r3, #49	@ 0x31
 8008e3c:	f806 3b01 	strb.w	r3, [r6], #1
 8008e40:	9b04      	ldr	r3, [sp, #16]
 8008e42:	3301      	adds	r3, #1
 8008e44:	9304      	str	r3, [sp, #16]
 8008e46:	e6ae      	b.n	8008ba6 <_dtoa_r+0x696>
 8008e48:	9c07      	ldr	r4, [sp, #28]
 8008e4a:	9704      	str	r7, [sp, #16]
 8008e4c:	4625      	mov	r5, r4
 8008e4e:	e7f3      	b.n	8008e38 <_dtoa_r+0x928>
 8008e50:	9b07      	ldr	r3, [sp, #28]
 8008e52:	9300      	str	r3, [sp, #0]
 8008e54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	f000 8104 	beq.w	8009064 <_dtoa_r+0xb54>
 8008e5c:	2e00      	cmp	r6, #0
 8008e5e:	dd05      	ble.n	8008e6c <_dtoa_r+0x95c>
 8008e60:	4629      	mov	r1, r5
 8008e62:	4632      	mov	r2, r6
 8008e64:	4658      	mov	r0, fp
 8008e66:	f000 fc25 	bl	80096b4 <__lshift>
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d05a      	beq.n	8008f28 <_dtoa_r+0xa18>
 8008e72:	6869      	ldr	r1, [r5, #4]
 8008e74:	4658      	mov	r0, fp
 8008e76:	f000 fa0f 	bl	8009298 <_Balloc>
 8008e7a:	4606      	mov	r6, r0
 8008e7c:	b928      	cbnz	r0, 8008e8a <_dtoa_r+0x97a>
 8008e7e:	4b84      	ldr	r3, [pc, #528]	@ (8009090 <_dtoa_r+0xb80>)
 8008e80:	4602      	mov	r2, r0
 8008e82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008e86:	f7ff bb5a 	b.w	800853e <_dtoa_r+0x2e>
 8008e8a:	692a      	ldr	r2, [r5, #16]
 8008e8c:	3202      	adds	r2, #2
 8008e8e:	0092      	lsls	r2, r2, #2
 8008e90:	f105 010c 	add.w	r1, r5, #12
 8008e94:	300c      	adds	r0, #12
 8008e96:	f7ff faa4 	bl	80083e2 <memcpy>
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	4631      	mov	r1, r6
 8008e9e:	4658      	mov	r0, fp
 8008ea0:	f000 fc08 	bl	80096b4 <__lshift>
 8008ea4:	f10a 0301 	add.w	r3, sl, #1
 8008ea8:	9307      	str	r3, [sp, #28]
 8008eaa:	9b00      	ldr	r3, [sp, #0]
 8008eac:	4453      	add	r3, sl
 8008eae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008eb0:	9b02      	ldr	r3, [sp, #8]
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	462f      	mov	r7, r5
 8008eb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008eba:	4605      	mov	r5, r0
 8008ebc:	9b07      	ldr	r3, [sp, #28]
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	4648      	mov	r0, r9
 8008ec4:	9300      	str	r3, [sp, #0]
 8008ec6:	f7ff fa9a 	bl	80083fe <quorem>
 8008eca:	4639      	mov	r1, r7
 8008ecc:	9002      	str	r0, [sp, #8]
 8008ece:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008ed2:	4648      	mov	r0, r9
 8008ed4:	f000 fc5a 	bl	800978c <__mcmp>
 8008ed8:	462a      	mov	r2, r5
 8008eda:	9008      	str	r0, [sp, #32]
 8008edc:	4621      	mov	r1, r4
 8008ede:	4658      	mov	r0, fp
 8008ee0:	f000 fc70 	bl	80097c4 <__mdiff>
 8008ee4:	68c2      	ldr	r2, [r0, #12]
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	bb02      	cbnz	r2, 8008f2c <_dtoa_r+0xa1c>
 8008eea:	4601      	mov	r1, r0
 8008eec:	4648      	mov	r0, r9
 8008eee:	f000 fc4d 	bl	800978c <__mcmp>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	4631      	mov	r1, r6
 8008ef6:	4658      	mov	r0, fp
 8008ef8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008efa:	f000 fa0d 	bl	8009318 <_Bfree>
 8008efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f02:	9e07      	ldr	r6, [sp, #28]
 8008f04:	ea43 0102 	orr.w	r1, r3, r2
 8008f08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f0a:	4319      	orrs	r1, r3
 8008f0c:	d110      	bne.n	8008f30 <_dtoa_r+0xa20>
 8008f0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f12:	d029      	beq.n	8008f68 <_dtoa_r+0xa58>
 8008f14:	9b08      	ldr	r3, [sp, #32]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	dd02      	ble.n	8008f20 <_dtoa_r+0xa10>
 8008f1a:	9b02      	ldr	r3, [sp, #8]
 8008f1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008f20:	9b00      	ldr	r3, [sp, #0]
 8008f22:	f883 8000 	strb.w	r8, [r3]
 8008f26:	e63f      	b.n	8008ba8 <_dtoa_r+0x698>
 8008f28:	4628      	mov	r0, r5
 8008f2a:	e7bb      	b.n	8008ea4 <_dtoa_r+0x994>
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	e7e1      	b.n	8008ef4 <_dtoa_r+0x9e4>
 8008f30:	9b08      	ldr	r3, [sp, #32]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	db04      	blt.n	8008f40 <_dtoa_r+0xa30>
 8008f36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f38:	430b      	orrs	r3, r1
 8008f3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f3c:	430b      	orrs	r3, r1
 8008f3e:	d120      	bne.n	8008f82 <_dtoa_r+0xa72>
 8008f40:	2a00      	cmp	r2, #0
 8008f42:	dded      	ble.n	8008f20 <_dtoa_r+0xa10>
 8008f44:	4649      	mov	r1, r9
 8008f46:	2201      	movs	r2, #1
 8008f48:	4658      	mov	r0, fp
 8008f4a:	f000 fbb3 	bl	80096b4 <__lshift>
 8008f4e:	4621      	mov	r1, r4
 8008f50:	4681      	mov	r9, r0
 8008f52:	f000 fc1b 	bl	800978c <__mcmp>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	dc03      	bgt.n	8008f62 <_dtoa_r+0xa52>
 8008f5a:	d1e1      	bne.n	8008f20 <_dtoa_r+0xa10>
 8008f5c:	f018 0f01 	tst.w	r8, #1
 8008f60:	d0de      	beq.n	8008f20 <_dtoa_r+0xa10>
 8008f62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f66:	d1d8      	bne.n	8008f1a <_dtoa_r+0xa0a>
 8008f68:	9a00      	ldr	r2, [sp, #0]
 8008f6a:	2339      	movs	r3, #57	@ 0x39
 8008f6c:	7013      	strb	r3, [r2, #0]
 8008f6e:	4633      	mov	r3, r6
 8008f70:	461e      	mov	r6, r3
 8008f72:	3b01      	subs	r3, #1
 8008f74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008f78:	2a39      	cmp	r2, #57	@ 0x39
 8008f7a:	d052      	beq.n	8009022 <_dtoa_r+0xb12>
 8008f7c:	3201      	adds	r2, #1
 8008f7e:	701a      	strb	r2, [r3, #0]
 8008f80:	e612      	b.n	8008ba8 <_dtoa_r+0x698>
 8008f82:	2a00      	cmp	r2, #0
 8008f84:	dd07      	ble.n	8008f96 <_dtoa_r+0xa86>
 8008f86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f8a:	d0ed      	beq.n	8008f68 <_dtoa_r+0xa58>
 8008f8c:	9a00      	ldr	r2, [sp, #0]
 8008f8e:	f108 0301 	add.w	r3, r8, #1
 8008f92:	7013      	strb	r3, [r2, #0]
 8008f94:	e608      	b.n	8008ba8 <_dtoa_r+0x698>
 8008f96:	9b07      	ldr	r3, [sp, #28]
 8008f98:	9a07      	ldr	r2, [sp, #28]
 8008f9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d028      	beq.n	8008ff6 <_dtoa_r+0xae6>
 8008fa4:	4649      	mov	r1, r9
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	220a      	movs	r2, #10
 8008faa:	4658      	mov	r0, fp
 8008fac:	f000 f9d6 	bl	800935c <__multadd>
 8008fb0:	42af      	cmp	r7, r5
 8008fb2:	4681      	mov	r9, r0
 8008fb4:	f04f 0300 	mov.w	r3, #0
 8008fb8:	f04f 020a 	mov.w	r2, #10
 8008fbc:	4639      	mov	r1, r7
 8008fbe:	4658      	mov	r0, fp
 8008fc0:	d107      	bne.n	8008fd2 <_dtoa_r+0xac2>
 8008fc2:	f000 f9cb 	bl	800935c <__multadd>
 8008fc6:	4607      	mov	r7, r0
 8008fc8:	4605      	mov	r5, r0
 8008fca:	9b07      	ldr	r3, [sp, #28]
 8008fcc:	3301      	adds	r3, #1
 8008fce:	9307      	str	r3, [sp, #28]
 8008fd0:	e774      	b.n	8008ebc <_dtoa_r+0x9ac>
 8008fd2:	f000 f9c3 	bl	800935c <__multadd>
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4607      	mov	r7, r0
 8008fda:	2300      	movs	r3, #0
 8008fdc:	220a      	movs	r2, #10
 8008fde:	4658      	mov	r0, fp
 8008fe0:	f000 f9bc 	bl	800935c <__multadd>
 8008fe4:	4605      	mov	r5, r0
 8008fe6:	e7f0      	b.n	8008fca <_dtoa_r+0xaba>
 8008fe8:	9b00      	ldr	r3, [sp, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	bfcc      	ite	gt
 8008fee:	461e      	movgt	r6, r3
 8008ff0:	2601      	movle	r6, #1
 8008ff2:	4456      	add	r6, sl
 8008ff4:	2700      	movs	r7, #0
 8008ff6:	4649      	mov	r1, r9
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	4658      	mov	r0, fp
 8008ffc:	f000 fb5a 	bl	80096b4 <__lshift>
 8009000:	4621      	mov	r1, r4
 8009002:	4681      	mov	r9, r0
 8009004:	f000 fbc2 	bl	800978c <__mcmp>
 8009008:	2800      	cmp	r0, #0
 800900a:	dcb0      	bgt.n	8008f6e <_dtoa_r+0xa5e>
 800900c:	d102      	bne.n	8009014 <_dtoa_r+0xb04>
 800900e:	f018 0f01 	tst.w	r8, #1
 8009012:	d1ac      	bne.n	8008f6e <_dtoa_r+0xa5e>
 8009014:	4633      	mov	r3, r6
 8009016:	461e      	mov	r6, r3
 8009018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800901c:	2a30      	cmp	r2, #48	@ 0x30
 800901e:	d0fa      	beq.n	8009016 <_dtoa_r+0xb06>
 8009020:	e5c2      	b.n	8008ba8 <_dtoa_r+0x698>
 8009022:	459a      	cmp	sl, r3
 8009024:	d1a4      	bne.n	8008f70 <_dtoa_r+0xa60>
 8009026:	9b04      	ldr	r3, [sp, #16]
 8009028:	3301      	adds	r3, #1
 800902a:	9304      	str	r3, [sp, #16]
 800902c:	2331      	movs	r3, #49	@ 0x31
 800902e:	f88a 3000 	strb.w	r3, [sl]
 8009032:	e5b9      	b.n	8008ba8 <_dtoa_r+0x698>
 8009034:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009036:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009094 <_dtoa_r+0xb84>
 800903a:	b11b      	cbz	r3, 8009044 <_dtoa_r+0xb34>
 800903c:	f10a 0308 	add.w	r3, sl, #8
 8009040:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009042:	6013      	str	r3, [r2, #0]
 8009044:	4650      	mov	r0, sl
 8009046:	b019      	add	sp, #100	@ 0x64
 8009048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800904c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800904e:	2b01      	cmp	r3, #1
 8009050:	f77f ae37 	ble.w	8008cc2 <_dtoa_r+0x7b2>
 8009054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009056:	930a      	str	r3, [sp, #40]	@ 0x28
 8009058:	2001      	movs	r0, #1
 800905a:	e655      	b.n	8008d08 <_dtoa_r+0x7f8>
 800905c:	9b00      	ldr	r3, [sp, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	f77f aed6 	ble.w	8008e10 <_dtoa_r+0x900>
 8009064:	4656      	mov	r6, sl
 8009066:	4621      	mov	r1, r4
 8009068:	4648      	mov	r0, r9
 800906a:	f7ff f9c8 	bl	80083fe <quorem>
 800906e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009072:	f806 8b01 	strb.w	r8, [r6], #1
 8009076:	9b00      	ldr	r3, [sp, #0]
 8009078:	eba6 020a 	sub.w	r2, r6, sl
 800907c:	4293      	cmp	r3, r2
 800907e:	ddb3      	ble.n	8008fe8 <_dtoa_r+0xad8>
 8009080:	4649      	mov	r1, r9
 8009082:	2300      	movs	r3, #0
 8009084:	220a      	movs	r2, #10
 8009086:	4658      	mov	r0, fp
 8009088:	f000 f968 	bl	800935c <__multadd>
 800908c:	4681      	mov	r9, r0
 800908e:	e7ea      	b.n	8009066 <_dtoa_r+0xb56>
 8009090:	0800a944 	.word	0x0800a944
 8009094:	0800a8c8 	.word	0x0800a8c8

08009098 <_free_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	4605      	mov	r5, r0
 800909c:	2900      	cmp	r1, #0
 800909e:	d041      	beq.n	8009124 <_free_r+0x8c>
 80090a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090a4:	1f0c      	subs	r4, r1, #4
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	bfb8      	it	lt
 80090aa:	18e4      	addlt	r4, r4, r3
 80090ac:	f000 f8e8 	bl	8009280 <__malloc_lock>
 80090b0:	4a1d      	ldr	r2, [pc, #116]	@ (8009128 <_free_r+0x90>)
 80090b2:	6813      	ldr	r3, [r2, #0]
 80090b4:	b933      	cbnz	r3, 80090c4 <_free_r+0x2c>
 80090b6:	6063      	str	r3, [r4, #4]
 80090b8:	6014      	str	r4, [r2, #0]
 80090ba:	4628      	mov	r0, r5
 80090bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090c0:	f000 b8e4 	b.w	800928c <__malloc_unlock>
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	d908      	bls.n	80090da <_free_r+0x42>
 80090c8:	6820      	ldr	r0, [r4, #0]
 80090ca:	1821      	adds	r1, r4, r0
 80090cc:	428b      	cmp	r3, r1
 80090ce:	bf01      	itttt	eq
 80090d0:	6819      	ldreq	r1, [r3, #0]
 80090d2:	685b      	ldreq	r3, [r3, #4]
 80090d4:	1809      	addeq	r1, r1, r0
 80090d6:	6021      	streq	r1, [r4, #0]
 80090d8:	e7ed      	b.n	80090b6 <_free_r+0x1e>
 80090da:	461a      	mov	r2, r3
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	b10b      	cbz	r3, 80090e4 <_free_r+0x4c>
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	d9fa      	bls.n	80090da <_free_r+0x42>
 80090e4:	6811      	ldr	r1, [r2, #0]
 80090e6:	1850      	adds	r0, r2, r1
 80090e8:	42a0      	cmp	r0, r4
 80090ea:	d10b      	bne.n	8009104 <_free_r+0x6c>
 80090ec:	6820      	ldr	r0, [r4, #0]
 80090ee:	4401      	add	r1, r0
 80090f0:	1850      	adds	r0, r2, r1
 80090f2:	4283      	cmp	r3, r0
 80090f4:	6011      	str	r1, [r2, #0]
 80090f6:	d1e0      	bne.n	80090ba <_free_r+0x22>
 80090f8:	6818      	ldr	r0, [r3, #0]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	6053      	str	r3, [r2, #4]
 80090fe:	4408      	add	r0, r1
 8009100:	6010      	str	r0, [r2, #0]
 8009102:	e7da      	b.n	80090ba <_free_r+0x22>
 8009104:	d902      	bls.n	800910c <_free_r+0x74>
 8009106:	230c      	movs	r3, #12
 8009108:	602b      	str	r3, [r5, #0]
 800910a:	e7d6      	b.n	80090ba <_free_r+0x22>
 800910c:	6820      	ldr	r0, [r4, #0]
 800910e:	1821      	adds	r1, r4, r0
 8009110:	428b      	cmp	r3, r1
 8009112:	bf04      	itt	eq
 8009114:	6819      	ldreq	r1, [r3, #0]
 8009116:	685b      	ldreq	r3, [r3, #4]
 8009118:	6063      	str	r3, [r4, #4]
 800911a:	bf04      	itt	eq
 800911c:	1809      	addeq	r1, r1, r0
 800911e:	6021      	streq	r1, [r4, #0]
 8009120:	6054      	str	r4, [r2, #4]
 8009122:	e7ca      	b.n	80090ba <_free_r+0x22>
 8009124:	bd38      	pop	{r3, r4, r5, pc}
 8009126:	bf00      	nop
 8009128:	200008ec 	.word	0x200008ec

0800912c <malloc>:
 800912c:	4b02      	ldr	r3, [pc, #8]	@ (8009138 <malloc+0xc>)
 800912e:	4601      	mov	r1, r0
 8009130:	6818      	ldr	r0, [r3, #0]
 8009132:	f000 b825 	b.w	8009180 <_malloc_r>
 8009136:	bf00      	nop
 8009138:	20000068 	.word	0x20000068

0800913c <sbrk_aligned>:
 800913c:	b570      	push	{r4, r5, r6, lr}
 800913e:	4e0f      	ldr	r6, [pc, #60]	@ (800917c <sbrk_aligned+0x40>)
 8009140:	460c      	mov	r4, r1
 8009142:	6831      	ldr	r1, [r6, #0]
 8009144:	4605      	mov	r5, r0
 8009146:	b911      	cbnz	r1, 800914e <sbrk_aligned+0x12>
 8009148:	f000 fe46 	bl	8009dd8 <_sbrk_r>
 800914c:	6030      	str	r0, [r6, #0]
 800914e:	4621      	mov	r1, r4
 8009150:	4628      	mov	r0, r5
 8009152:	f000 fe41 	bl	8009dd8 <_sbrk_r>
 8009156:	1c43      	adds	r3, r0, #1
 8009158:	d103      	bne.n	8009162 <sbrk_aligned+0x26>
 800915a:	f04f 34ff 	mov.w	r4, #4294967295
 800915e:	4620      	mov	r0, r4
 8009160:	bd70      	pop	{r4, r5, r6, pc}
 8009162:	1cc4      	adds	r4, r0, #3
 8009164:	f024 0403 	bic.w	r4, r4, #3
 8009168:	42a0      	cmp	r0, r4
 800916a:	d0f8      	beq.n	800915e <sbrk_aligned+0x22>
 800916c:	1a21      	subs	r1, r4, r0
 800916e:	4628      	mov	r0, r5
 8009170:	f000 fe32 	bl	8009dd8 <_sbrk_r>
 8009174:	3001      	adds	r0, #1
 8009176:	d1f2      	bne.n	800915e <sbrk_aligned+0x22>
 8009178:	e7ef      	b.n	800915a <sbrk_aligned+0x1e>
 800917a:	bf00      	nop
 800917c:	200008e8 	.word	0x200008e8

08009180 <_malloc_r>:
 8009180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009184:	1ccd      	adds	r5, r1, #3
 8009186:	f025 0503 	bic.w	r5, r5, #3
 800918a:	3508      	adds	r5, #8
 800918c:	2d0c      	cmp	r5, #12
 800918e:	bf38      	it	cc
 8009190:	250c      	movcc	r5, #12
 8009192:	2d00      	cmp	r5, #0
 8009194:	4606      	mov	r6, r0
 8009196:	db01      	blt.n	800919c <_malloc_r+0x1c>
 8009198:	42a9      	cmp	r1, r5
 800919a:	d904      	bls.n	80091a6 <_malloc_r+0x26>
 800919c:	230c      	movs	r3, #12
 800919e:	6033      	str	r3, [r6, #0]
 80091a0:	2000      	movs	r0, #0
 80091a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800927c <_malloc_r+0xfc>
 80091aa:	f000 f869 	bl	8009280 <__malloc_lock>
 80091ae:	f8d8 3000 	ldr.w	r3, [r8]
 80091b2:	461c      	mov	r4, r3
 80091b4:	bb44      	cbnz	r4, 8009208 <_malloc_r+0x88>
 80091b6:	4629      	mov	r1, r5
 80091b8:	4630      	mov	r0, r6
 80091ba:	f7ff ffbf 	bl	800913c <sbrk_aligned>
 80091be:	1c43      	adds	r3, r0, #1
 80091c0:	4604      	mov	r4, r0
 80091c2:	d158      	bne.n	8009276 <_malloc_r+0xf6>
 80091c4:	f8d8 4000 	ldr.w	r4, [r8]
 80091c8:	4627      	mov	r7, r4
 80091ca:	2f00      	cmp	r7, #0
 80091cc:	d143      	bne.n	8009256 <_malloc_r+0xd6>
 80091ce:	2c00      	cmp	r4, #0
 80091d0:	d04b      	beq.n	800926a <_malloc_r+0xea>
 80091d2:	6823      	ldr	r3, [r4, #0]
 80091d4:	4639      	mov	r1, r7
 80091d6:	4630      	mov	r0, r6
 80091d8:	eb04 0903 	add.w	r9, r4, r3
 80091dc:	f000 fdfc 	bl	8009dd8 <_sbrk_r>
 80091e0:	4581      	cmp	r9, r0
 80091e2:	d142      	bne.n	800926a <_malloc_r+0xea>
 80091e4:	6821      	ldr	r1, [r4, #0]
 80091e6:	1a6d      	subs	r5, r5, r1
 80091e8:	4629      	mov	r1, r5
 80091ea:	4630      	mov	r0, r6
 80091ec:	f7ff ffa6 	bl	800913c <sbrk_aligned>
 80091f0:	3001      	adds	r0, #1
 80091f2:	d03a      	beq.n	800926a <_malloc_r+0xea>
 80091f4:	6823      	ldr	r3, [r4, #0]
 80091f6:	442b      	add	r3, r5
 80091f8:	6023      	str	r3, [r4, #0]
 80091fa:	f8d8 3000 	ldr.w	r3, [r8]
 80091fe:	685a      	ldr	r2, [r3, #4]
 8009200:	bb62      	cbnz	r2, 800925c <_malloc_r+0xdc>
 8009202:	f8c8 7000 	str.w	r7, [r8]
 8009206:	e00f      	b.n	8009228 <_malloc_r+0xa8>
 8009208:	6822      	ldr	r2, [r4, #0]
 800920a:	1b52      	subs	r2, r2, r5
 800920c:	d420      	bmi.n	8009250 <_malloc_r+0xd0>
 800920e:	2a0b      	cmp	r2, #11
 8009210:	d917      	bls.n	8009242 <_malloc_r+0xc2>
 8009212:	1961      	adds	r1, r4, r5
 8009214:	42a3      	cmp	r3, r4
 8009216:	6025      	str	r5, [r4, #0]
 8009218:	bf18      	it	ne
 800921a:	6059      	strne	r1, [r3, #4]
 800921c:	6863      	ldr	r3, [r4, #4]
 800921e:	bf08      	it	eq
 8009220:	f8c8 1000 	streq.w	r1, [r8]
 8009224:	5162      	str	r2, [r4, r5]
 8009226:	604b      	str	r3, [r1, #4]
 8009228:	4630      	mov	r0, r6
 800922a:	f000 f82f 	bl	800928c <__malloc_unlock>
 800922e:	f104 000b 	add.w	r0, r4, #11
 8009232:	1d23      	adds	r3, r4, #4
 8009234:	f020 0007 	bic.w	r0, r0, #7
 8009238:	1ac2      	subs	r2, r0, r3
 800923a:	bf1c      	itt	ne
 800923c:	1a1b      	subne	r3, r3, r0
 800923e:	50a3      	strne	r3, [r4, r2]
 8009240:	e7af      	b.n	80091a2 <_malloc_r+0x22>
 8009242:	6862      	ldr	r2, [r4, #4]
 8009244:	42a3      	cmp	r3, r4
 8009246:	bf0c      	ite	eq
 8009248:	f8c8 2000 	streq.w	r2, [r8]
 800924c:	605a      	strne	r2, [r3, #4]
 800924e:	e7eb      	b.n	8009228 <_malloc_r+0xa8>
 8009250:	4623      	mov	r3, r4
 8009252:	6864      	ldr	r4, [r4, #4]
 8009254:	e7ae      	b.n	80091b4 <_malloc_r+0x34>
 8009256:	463c      	mov	r4, r7
 8009258:	687f      	ldr	r7, [r7, #4]
 800925a:	e7b6      	b.n	80091ca <_malloc_r+0x4a>
 800925c:	461a      	mov	r2, r3
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	42a3      	cmp	r3, r4
 8009262:	d1fb      	bne.n	800925c <_malloc_r+0xdc>
 8009264:	2300      	movs	r3, #0
 8009266:	6053      	str	r3, [r2, #4]
 8009268:	e7de      	b.n	8009228 <_malloc_r+0xa8>
 800926a:	230c      	movs	r3, #12
 800926c:	6033      	str	r3, [r6, #0]
 800926e:	4630      	mov	r0, r6
 8009270:	f000 f80c 	bl	800928c <__malloc_unlock>
 8009274:	e794      	b.n	80091a0 <_malloc_r+0x20>
 8009276:	6005      	str	r5, [r0, #0]
 8009278:	e7d6      	b.n	8009228 <_malloc_r+0xa8>
 800927a:	bf00      	nop
 800927c:	200008ec 	.word	0x200008ec

08009280 <__malloc_lock>:
 8009280:	4801      	ldr	r0, [pc, #4]	@ (8009288 <__malloc_lock+0x8>)
 8009282:	f7ff b8ac 	b.w	80083de <__retarget_lock_acquire_recursive>
 8009286:	bf00      	nop
 8009288:	200008e4 	.word	0x200008e4

0800928c <__malloc_unlock>:
 800928c:	4801      	ldr	r0, [pc, #4]	@ (8009294 <__malloc_unlock+0x8>)
 800928e:	f7ff b8a7 	b.w	80083e0 <__retarget_lock_release_recursive>
 8009292:	bf00      	nop
 8009294:	200008e4 	.word	0x200008e4

08009298 <_Balloc>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	69c6      	ldr	r6, [r0, #28]
 800929c:	4604      	mov	r4, r0
 800929e:	460d      	mov	r5, r1
 80092a0:	b976      	cbnz	r6, 80092c0 <_Balloc+0x28>
 80092a2:	2010      	movs	r0, #16
 80092a4:	f7ff ff42 	bl	800912c <malloc>
 80092a8:	4602      	mov	r2, r0
 80092aa:	61e0      	str	r0, [r4, #28]
 80092ac:	b920      	cbnz	r0, 80092b8 <_Balloc+0x20>
 80092ae:	4b18      	ldr	r3, [pc, #96]	@ (8009310 <_Balloc+0x78>)
 80092b0:	4818      	ldr	r0, [pc, #96]	@ (8009314 <_Balloc+0x7c>)
 80092b2:	216b      	movs	r1, #107	@ 0x6b
 80092b4:	f000 fda0 	bl	8009df8 <__assert_func>
 80092b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092bc:	6006      	str	r6, [r0, #0]
 80092be:	60c6      	str	r6, [r0, #12]
 80092c0:	69e6      	ldr	r6, [r4, #28]
 80092c2:	68f3      	ldr	r3, [r6, #12]
 80092c4:	b183      	cbz	r3, 80092e8 <_Balloc+0x50>
 80092c6:	69e3      	ldr	r3, [r4, #28]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092ce:	b9b8      	cbnz	r0, 8009300 <_Balloc+0x68>
 80092d0:	2101      	movs	r1, #1
 80092d2:	fa01 f605 	lsl.w	r6, r1, r5
 80092d6:	1d72      	adds	r2, r6, #5
 80092d8:	0092      	lsls	r2, r2, #2
 80092da:	4620      	mov	r0, r4
 80092dc:	f000 fdaa 	bl	8009e34 <_calloc_r>
 80092e0:	b160      	cbz	r0, 80092fc <_Balloc+0x64>
 80092e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092e6:	e00e      	b.n	8009306 <_Balloc+0x6e>
 80092e8:	2221      	movs	r2, #33	@ 0x21
 80092ea:	2104      	movs	r1, #4
 80092ec:	4620      	mov	r0, r4
 80092ee:	f000 fda1 	bl	8009e34 <_calloc_r>
 80092f2:	69e3      	ldr	r3, [r4, #28]
 80092f4:	60f0      	str	r0, [r6, #12]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1e4      	bne.n	80092c6 <_Balloc+0x2e>
 80092fc:	2000      	movs	r0, #0
 80092fe:	bd70      	pop	{r4, r5, r6, pc}
 8009300:	6802      	ldr	r2, [r0, #0]
 8009302:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009306:	2300      	movs	r3, #0
 8009308:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800930c:	e7f7      	b.n	80092fe <_Balloc+0x66>
 800930e:	bf00      	nop
 8009310:	0800a8d5 	.word	0x0800a8d5
 8009314:	0800a955 	.word	0x0800a955

08009318 <_Bfree>:
 8009318:	b570      	push	{r4, r5, r6, lr}
 800931a:	69c6      	ldr	r6, [r0, #28]
 800931c:	4605      	mov	r5, r0
 800931e:	460c      	mov	r4, r1
 8009320:	b976      	cbnz	r6, 8009340 <_Bfree+0x28>
 8009322:	2010      	movs	r0, #16
 8009324:	f7ff ff02 	bl	800912c <malloc>
 8009328:	4602      	mov	r2, r0
 800932a:	61e8      	str	r0, [r5, #28]
 800932c:	b920      	cbnz	r0, 8009338 <_Bfree+0x20>
 800932e:	4b09      	ldr	r3, [pc, #36]	@ (8009354 <_Bfree+0x3c>)
 8009330:	4809      	ldr	r0, [pc, #36]	@ (8009358 <_Bfree+0x40>)
 8009332:	218f      	movs	r1, #143	@ 0x8f
 8009334:	f000 fd60 	bl	8009df8 <__assert_func>
 8009338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800933c:	6006      	str	r6, [r0, #0]
 800933e:	60c6      	str	r6, [r0, #12]
 8009340:	b13c      	cbz	r4, 8009352 <_Bfree+0x3a>
 8009342:	69eb      	ldr	r3, [r5, #28]
 8009344:	6862      	ldr	r2, [r4, #4]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800934c:	6021      	str	r1, [r4, #0]
 800934e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009352:	bd70      	pop	{r4, r5, r6, pc}
 8009354:	0800a8d5 	.word	0x0800a8d5
 8009358:	0800a955 	.word	0x0800a955

0800935c <__multadd>:
 800935c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009360:	690d      	ldr	r5, [r1, #16]
 8009362:	4607      	mov	r7, r0
 8009364:	460c      	mov	r4, r1
 8009366:	461e      	mov	r6, r3
 8009368:	f101 0c14 	add.w	ip, r1, #20
 800936c:	2000      	movs	r0, #0
 800936e:	f8dc 3000 	ldr.w	r3, [ip]
 8009372:	b299      	uxth	r1, r3
 8009374:	fb02 6101 	mla	r1, r2, r1, r6
 8009378:	0c1e      	lsrs	r6, r3, #16
 800937a:	0c0b      	lsrs	r3, r1, #16
 800937c:	fb02 3306 	mla	r3, r2, r6, r3
 8009380:	b289      	uxth	r1, r1
 8009382:	3001      	adds	r0, #1
 8009384:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009388:	4285      	cmp	r5, r0
 800938a:	f84c 1b04 	str.w	r1, [ip], #4
 800938e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009392:	dcec      	bgt.n	800936e <__multadd+0x12>
 8009394:	b30e      	cbz	r6, 80093da <__multadd+0x7e>
 8009396:	68a3      	ldr	r3, [r4, #8]
 8009398:	42ab      	cmp	r3, r5
 800939a:	dc19      	bgt.n	80093d0 <__multadd+0x74>
 800939c:	6861      	ldr	r1, [r4, #4]
 800939e:	4638      	mov	r0, r7
 80093a0:	3101      	adds	r1, #1
 80093a2:	f7ff ff79 	bl	8009298 <_Balloc>
 80093a6:	4680      	mov	r8, r0
 80093a8:	b928      	cbnz	r0, 80093b6 <__multadd+0x5a>
 80093aa:	4602      	mov	r2, r0
 80093ac:	4b0c      	ldr	r3, [pc, #48]	@ (80093e0 <__multadd+0x84>)
 80093ae:	480d      	ldr	r0, [pc, #52]	@ (80093e4 <__multadd+0x88>)
 80093b0:	21ba      	movs	r1, #186	@ 0xba
 80093b2:	f000 fd21 	bl	8009df8 <__assert_func>
 80093b6:	6922      	ldr	r2, [r4, #16]
 80093b8:	3202      	adds	r2, #2
 80093ba:	f104 010c 	add.w	r1, r4, #12
 80093be:	0092      	lsls	r2, r2, #2
 80093c0:	300c      	adds	r0, #12
 80093c2:	f7ff f80e 	bl	80083e2 <memcpy>
 80093c6:	4621      	mov	r1, r4
 80093c8:	4638      	mov	r0, r7
 80093ca:	f7ff ffa5 	bl	8009318 <_Bfree>
 80093ce:	4644      	mov	r4, r8
 80093d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80093d4:	3501      	adds	r5, #1
 80093d6:	615e      	str	r6, [r3, #20]
 80093d8:	6125      	str	r5, [r4, #16]
 80093da:	4620      	mov	r0, r4
 80093dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e0:	0800a944 	.word	0x0800a944
 80093e4:	0800a955 	.word	0x0800a955

080093e8 <__hi0bits>:
 80093e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80093ec:	4603      	mov	r3, r0
 80093ee:	bf36      	itet	cc
 80093f0:	0403      	lslcc	r3, r0, #16
 80093f2:	2000      	movcs	r0, #0
 80093f4:	2010      	movcc	r0, #16
 80093f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80093fa:	bf3c      	itt	cc
 80093fc:	021b      	lslcc	r3, r3, #8
 80093fe:	3008      	addcc	r0, #8
 8009400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009404:	bf3c      	itt	cc
 8009406:	011b      	lslcc	r3, r3, #4
 8009408:	3004      	addcc	r0, #4
 800940a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800940e:	bf3c      	itt	cc
 8009410:	009b      	lslcc	r3, r3, #2
 8009412:	3002      	addcc	r0, #2
 8009414:	2b00      	cmp	r3, #0
 8009416:	db05      	blt.n	8009424 <__hi0bits+0x3c>
 8009418:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800941c:	f100 0001 	add.w	r0, r0, #1
 8009420:	bf08      	it	eq
 8009422:	2020      	moveq	r0, #32
 8009424:	4770      	bx	lr

08009426 <__lo0bits>:
 8009426:	6803      	ldr	r3, [r0, #0]
 8009428:	4602      	mov	r2, r0
 800942a:	f013 0007 	ands.w	r0, r3, #7
 800942e:	d00b      	beq.n	8009448 <__lo0bits+0x22>
 8009430:	07d9      	lsls	r1, r3, #31
 8009432:	d421      	bmi.n	8009478 <__lo0bits+0x52>
 8009434:	0798      	lsls	r0, r3, #30
 8009436:	bf49      	itett	mi
 8009438:	085b      	lsrmi	r3, r3, #1
 800943a:	089b      	lsrpl	r3, r3, #2
 800943c:	2001      	movmi	r0, #1
 800943e:	6013      	strmi	r3, [r2, #0]
 8009440:	bf5c      	itt	pl
 8009442:	6013      	strpl	r3, [r2, #0]
 8009444:	2002      	movpl	r0, #2
 8009446:	4770      	bx	lr
 8009448:	b299      	uxth	r1, r3
 800944a:	b909      	cbnz	r1, 8009450 <__lo0bits+0x2a>
 800944c:	0c1b      	lsrs	r3, r3, #16
 800944e:	2010      	movs	r0, #16
 8009450:	b2d9      	uxtb	r1, r3
 8009452:	b909      	cbnz	r1, 8009458 <__lo0bits+0x32>
 8009454:	3008      	adds	r0, #8
 8009456:	0a1b      	lsrs	r3, r3, #8
 8009458:	0719      	lsls	r1, r3, #28
 800945a:	bf04      	itt	eq
 800945c:	091b      	lsreq	r3, r3, #4
 800945e:	3004      	addeq	r0, #4
 8009460:	0799      	lsls	r1, r3, #30
 8009462:	bf04      	itt	eq
 8009464:	089b      	lsreq	r3, r3, #2
 8009466:	3002      	addeq	r0, #2
 8009468:	07d9      	lsls	r1, r3, #31
 800946a:	d403      	bmi.n	8009474 <__lo0bits+0x4e>
 800946c:	085b      	lsrs	r3, r3, #1
 800946e:	f100 0001 	add.w	r0, r0, #1
 8009472:	d003      	beq.n	800947c <__lo0bits+0x56>
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	4770      	bx	lr
 8009478:	2000      	movs	r0, #0
 800947a:	4770      	bx	lr
 800947c:	2020      	movs	r0, #32
 800947e:	4770      	bx	lr

08009480 <__i2b>:
 8009480:	b510      	push	{r4, lr}
 8009482:	460c      	mov	r4, r1
 8009484:	2101      	movs	r1, #1
 8009486:	f7ff ff07 	bl	8009298 <_Balloc>
 800948a:	4602      	mov	r2, r0
 800948c:	b928      	cbnz	r0, 800949a <__i2b+0x1a>
 800948e:	4b05      	ldr	r3, [pc, #20]	@ (80094a4 <__i2b+0x24>)
 8009490:	4805      	ldr	r0, [pc, #20]	@ (80094a8 <__i2b+0x28>)
 8009492:	f240 1145 	movw	r1, #325	@ 0x145
 8009496:	f000 fcaf 	bl	8009df8 <__assert_func>
 800949a:	2301      	movs	r3, #1
 800949c:	6144      	str	r4, [r0, #20]
 800949e:	6103      	str	r3, [r0, #16]
 80094a0:	bd10      	pop	{r4, pc}
 80094a2:	bf00      	nop
 80094a4:	0800a944 	.word	0x0800a944
 80094a8:	0800a955 	.word	0x0800a955

080094ac <__multiply>:
 80094ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b0:	4614      	mov	r4, r2
 80094b2:	690a      	ldr	r2, [r1, #16]
 80094b4:	6923      	ldr	r3, [r4, #16]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	bfa8      	it	ge
 80094ba:	4623      	movge	r3, r4
 80094bc:	460f      	mov	r7, r1
 80094be:	bfa4      	itt	ge
 80094c0:	460c      	movge	r4, r1
 80094c2:	461f      	movge	r7, r3
 80094c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80094c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80094cc:	68a3      	ldr	r3, [r4, #8]
 80094ce:	6861      	ldr	r1, [r4, #4]
 80094d0:	eb0a 0609 	add.w	r6, sl, r9
 80094d4:	42b3      	cmp	r3, r6
 80094d6:	b085      	sub	sp, #20
 80094d8:	bfb8      	it	lt
 80094da:	3101      	addlt	r1, #1
 80094dc:	f7ff fedc 	bl	8009298 <_Balloc>
 80094e0:	b930      	cbnz	r0, 80094f0 <__multiply+0x44>
 80094e2:	4602      	mov	r2, r0
 80094e4:	4b44      	ldr	r3, [pc, #272]	@ (80095f8 <__multiply+0x14c>)
 80094e6:	4845      	ldr	r0, [pc, #276]	@ (80095fc <__multiply+0x150>)
 80094e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80094ec:	f000 fc84 	bl	8009df8 <__assert_func>
 80094f0:	f100 0514 	add.w	r5, r0, #20
 80094f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80094f8:	462b      	mov	r3, r5
 80094fa:	2200      	movs	r2, #0
 80094fc:	4543      	cmp	r3, r8
 80094fe:	d321      	bcc.n	8009544 <__multiply+0x98>
 8009500:	f107 0114 	add.w	r1, r7, #20
 8009504:	f104 0214 	add.w	r2, r4, #20
 8009508:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800950c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009510:	9302      	str	r3, [sp, #8]
 8009512:	1b13      	subs	r3, r2, r4
 8009514:	3b15      	subs	r3, #21
 8009516:	f023 0303 	bic.w	r3, r3, #3
 800951a:	3304      	adds	r3, #4
 800951c:	f104 0715 	add.w	r7, r4, #21
 8009520:	42ba      	cmp	r2, r7
 8009522:	bf38      	it	cc
 8009524:	2304      	movcc	r3, #4
 8009526:	9301      	str	r3, [sp, #4]
 8009528:	9b02      	ldr	r3, [sp, #8]
 800952a:	9103      	str	r1, [sp, #12]
 800952c:	428b      	cmp	r3, r1
 800952e:	d80c      	bhi.n	800954a <__multiply+0x9e>
 8009530:	2e00      	cmp	r6, #0
 8009532:	dd03      	ble.n	800953c <__multiply+0x90>
 8009534:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009538:	2b00      	cmp	r3, #0
 800953a:	d05b      	beq.n	80095f4 <__multiply+0x148>
 800953c:	6106      	str	r6, [r0, #16]
 800953e:	b005      	add	sp, #20
 8009540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009544:	f843 2b04 	str.w	r2, [r3], #4
 8009548:	e7d8      	b.n	80094fc <__multiply+0x50>
 800954a:	f8b1 a000 	ldrh.w	sl, [r1]
 800954e:	f1ba 0f00 	cmp.w	sl, #0
 8009552:	d024      	beq.n	800959e <__multiply+0xf2>
 8009554:	f104 0e14 	add.w	lr, r4, #20
 8009558:	46a9      	mov	r9, r5
 800955a:	f04f 0c00 	mov.w	ip, #0
 800955e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009562:	f8d9 3000 	ldr.w	r3, [r9]
 8009566:	fa1f fb87 	uxth.w	fp, r7
 800956a:	b29b      	uxth	r3, r3
 800956c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009570:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009574:	f8d9 7000 	ldr.w	r7, [r9]
 8009578:	4463      	add	r3, ip
 800957a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800957e:	fb0a c70b 	mla	r7, sl, fp, ip
 8009582:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009586:	b29b      	uxth	r3, r3
 8009588:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800958c:	4572      	cmp	r2, lr
 800958e:	f849 3b04 	str.w	r3, [r9], #4
 8009592:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009596:	d8e2      	bhi.n	800955e <__multiply+0xb2>
 8009598:	9b01      	ldr	r3, [sp, #4]
 800959a:	f845 c003 	str.w	ip, [r5, r3]
 800959e:	9b03      	ldr	r3, [sp, #12]
 80095a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80095a4:	3104      	adds	r1, #4
 80095a6:	f1b9 0f00 	cmp.w	r9, #0
 80095aa:	d021      	beq.n	80095f0 <__multiply+0x144>
 80095ac:	682b      	ldr	r3, [r5, #0]
 80095ae:	f104 0c14 	add.w	ip, r4, #20
 80095b2:	46ae      	mov	lr, r5
 80095b4:	f04f 0a00 	mov.w	sl, #0
 80095b8:	f8bc b000 	ldrh.w	fp, [ip]
 80095bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80095c0:	fb09 770b 	mla	r7, r9, fp, r7
 80095c4:	4457      	add	r7, sl
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80095cc:	f84e 3b04 	str.w	r3, [lr], #4
 80095d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80095d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095d8:	f8be 3000 	ldrh.w	r3, [lr]
 80095dc:	fb09 330a 	mla	r3, r9, sl, r3
 80095e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80095e4:	4562      	cmp	r2, ip
 80095e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095ea:	d8e5      	bhi.n	80095b8 <__multiply+0x10c>
 80095ec:	9f01      	ldr	r7, [sp, #4]
 80095ee:	51eb      	str	r3, [r5, r7]
 80095f0:	3504      	adds	r5, #4
 80095f2:	e799      	b.n	8009528 <__multiply+0x7c>
 80095f4:	3e01      	subs	r6, #1
 80095f6:	e79b      	b.n	8009530 <__multiply+0x84>
 80095f8:	0800a944 	.word	0x0800a944
 80095fc:	0800a955 	.word	0x0800a955

08009600 <__pow5mult>:
 8009600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009604:	4615      	mov	r5, r2
 8009606:	f012 0203 	ands.w	r2, r2, #3
 800960a:	4607      	mov	r7, r0
 800960c:	460e      	mov	r6, r1
 800960e:	d007      	beq.n	8009620 <__pow5mult+0x20>
 8009610:	4c25      	ldr	r4, [pc, #148]	@ (80096a8 <__pow5mult+0xa8>)
 8009612:	3a01      	subs	r2, #1
 8009614:	2300      	movs	r3, #0
 8009616:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800961a:	f7ff fe9f 	bl	800935c <__multadd>
 800961e:	4606      	mov	r6, r0
 8009620:	10ad      	asrs	r5, r5, #2
 8009622:	d03d      	beq.n	80096a0 <__pow5mult+0xa0>
 8009624:	69fc      	ldr	r4, [r7, #28]
 8009626:	b97c      	cbnz	r4, 8009648 <__pow5mult+0x48>
 8009628:	2010      	movs	r0, #16
 800962a:	f7ff fd7f 	bl	800912c <malloc>
 800962e:	4602      	mov	r2, r0
 8009630:	61f8      	str	r0, [r7, #28]
 8009632:	b928      	cbnz	r0, 8009640 <__pow5mult+0x40>
 8009634:	4b1d      	ldr	r3, [pc, #116]	@ (80096ac <__pow5mult+0xac>)
 8009636:	481e      	ldr	r0, [pc, #120]	@ (80096b0 <__pow5mult+0xb0>)
 8009638:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800963c:	f000 fbdc 	bl	8009df8 <__assert_func>
 8009640:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009644:	6004      	str	r4, [r0, #0]
 8009646:	60c4      	str	r4, [r0, #12]
 8009648:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800964c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009650:	b94c      	cbnz	r4, 8009666 <__pow5mult+0x66>
 8009652:	f240 2171 	movw	r1, #625	@ 0x271
 8009656:	4638      	mov	r0, r7
 8009658:	f7ff ff12 	bl	8009480 <__i2b>
 800965c:	2300      	movs	r3, #0
 800965e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009662:	4604      	mov	r4, r0
 8009664:	6003      	str	r3, [r0, #0]
 8009666:	f04f 0900 	mov.w	r9, #0
 800966a:	07eb      	lsls	r3, r5, #31
 800966c:	d50a      	bpl.n	8009684 <__pow5mult+0x84>
 800966e:	4631      	mov	r1, r6
 8009670:	4622      	mov	r2, r4
 8009672:	4638      	mov	r0, r7
 8009674:	f7ff ff1a 	bl	80094ac <__multiply>
 8009678:	4631      	mov	r1, r6
 800967a:	4680      	mov	r8, r0
 800967c:	4638      	mov	r0, r7
 800967e:	f7ff fe4b 	bl	8009318 <_Bfree>
 8009682:	4646      	mov	r6, r8
 8009684:	106d      	asrs	r5, r5, #1
 8009686:	d00b      	beq.n	80096a0 <__pow5mult+0xa0>
 8009688:	6820      	ldr	r0, [r4, #0]
 800968a:	b938      	cbnz	r0, 800969c <__pow5mult+0x9c>
 800968c:	4622      	mov	r2, r4
 800968e:	4621      	mov	r1, r4
 8009690:	4638      	mov	r0, r7
 8009692:	f7ff ff0b 	bl	80094ac <__multiply>
 8009696:	6020      	str	r0, [r4, #0]
 8009698:	f8c0 9000 	str.w	r9, [r0]
 800969c:	4604      	mov	r4, r0
 800969e:	e7e4      	b.n	800966a <__pow5mult+0x6a>
 80096a0:	4630      	mov	r0, r6
 80096a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096a6:	bf00      	nop
 80096a8:	0800a9b0 	.word	0x0800a9b0
 80096ac:	0800a8d5 	.word	0x0800a8d5
 80096b0:	0800a955 	.word	0x0800a955

080096b4 <__lshift>:
 80096b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	460c      	mov	r4, r1
 80096ba:	6849      	ldr	r1, [r1, #4]
 80096bc:	6923      	ldr	r3, [r4, #16]
 80096be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80096c2:	68a3      	ldr	r3, [r4, #8]
 80096c4:	4607      	mov	r7, r0
 80096c6:	4691      	mov	r9, r2
 80096c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80096cc:	f108 0601 	add.w	r6, r8, #1
 80096d0:	42b3      	cmp	r3, r6
 80096d2:	db0b      	blt.n	80096ec <__lshift+0x38>
 80096d4:	4638      	mov	r0, r7
 80096d6:	f7ff fddf 	bl	8009298 <_Balloc>
 80096da:	4605      	mov	r5, r0
 80096dc:	b948      	cbnz	r0, 80096f2 <__lshift+0x3e>
 80096de:	4602      	mov	r2, r0
 80096e0:	4b28      	ldr	r3, [pc, #160]	@ (8009784 <__lshift+0xd0>)
 80096e2:	4829      	ldr	r0, [pc, #164]	@ (8009788 <__lshift+0xd4>)
 80096e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80096e8:	f000 fb86 	bl	8009df8 <__assert_func>
 80096ec:	3101      	adds	r1, #1
 80096ee:	005b      	lsls	r3, r3, #1
 80096f0:	e7ee      	b.n	80096d0 <__lshift+0x1c>
 80096f2:	2300      	movs	r3, #0
 80096f4:	f100 0114 	add.w	r1, r0, #20
 80096f8:	f100 0210 	add.w	r2, r0, #16
 80096fc:	4618      	mov	r0, r3
 80096fe:	4553      	cmp	r3, sl
 8009700:	db33      	blt.n	800976a <__lshift+0xb6>
 8009702:	6920      	ldr	r0, [r4, #16]
 8009704:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009708:	f104 0314 	add.w	r3, r4, #20
 800970c:	f019 091f 	ands.w	r9, r9, #31
 8009710:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009714:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009718:	d02b      	beq.n	8009772 <__lshift+0xbe>
 800971a:	f1c9 0e20 	rsb	lr, r9, #32
 800971e:	468a      	mov	sl, r1
 8009720:	2200      	movs	r2, #0
 8009722:	6818      	ldr	r0, [r3, #0]
 8009724:	fa00 f009 	lsl.w	r0, r0, r9
 8009728:	4310      	orrs	r0, r2
 800972a:	f84a 0b04 	str.w	r0, [sl], #4
 800972e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009732:	459c      	cmp	ip, r3
 8009734:	fa22 f20e 	lsr.w	r2, r2, lr
 8009738:	d8f3      	bhi.n	8009722 <__lshift+0x6e>
 800973a:	ebac 0304 	sub.w	r3, ip, r4
 800973e:	3b15      	subs	r3, #21
 8009740:	f023 0303 	bic.w	r3, r3, #3
 8009744:	3304      	adds	r3, #4
 8009746:	f104 0015 	add.w	r0, r4, #21
 800974a:	4584      	cmp	ip, r0
 800974c:	bf38      	it	cc
 800974e:	2304      	movcc	r3, #4
 8009750:	50ca      	str	r2, [r1, r3]
 8009752:	b10a      	cbz	r2, 8009758 <__lshift+0xa4>
 8009754:	f108 0602 	add.w	r6, r8, #2
 8009758:	3e01      	subs	r6, #1
 800975a:	4638      	mov	r0, r7
 800975c:	612e      	str	r6, [r5, #16]
 800975e:	4621      	mov	r1, r4
 8009760:	f7ff fdda 	bl	8009318 <_Bfree>
 8009764:	4628      	mov	r0, r5
 8009766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800976a:	f842 0f04 	str.w	r0, [r2, #4]!
 800976e:	3301      	adds	r3, #1
 8009770:	e7c5      	b.n	80096fe <__lshift+0x4a>
 8009772:	3904      	subs	r1, #4
 8009774:	f853 2b04 	ldr.w	r2, [r3], #4
 8009778:	f841 2f04 	str.w	r2, [r1, #4]!
 800977c:	459c      	cmp	ip, r3
 800977e:	d8f9      	bhi.n	8009774 <__lshift+0xc0>
 8009780:	e7ea      	b.n	8009758 <__lshift+0xa4>
 8009782:	bf00      	nop
 8009784:	0800a944 	.word	0x0800a944
 8009788:	0800a955 	.word	0x0800a955

0800978c <__mcmp>:
 800978c:	690a      	ldr	r2, [r1, #16]
 800978e:	4603      	mov	r3, r0
 8009790:	6900      	ldr	r0, [r0, #16]
 8009792:	1a80      	subs	r0, r0, r2
 8009794:	b530      	push	{r4, r5, lr}
 8009796:	d10e      	bne.n	80097b6 <__mcmp+0x2a>
 8009798:	3314      	adds	r3, #20
 800979a:	3114      	adds	r1, #20
 800979c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80097a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80097a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80097a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80097ac:	4295      	cmp	r5, r2
 80097ae:	d003      	beq.n	80097b8 <__mcmp+0x2c>
 80097b0:	d205      	bcs.n	80097be <__mcmp+0x32>
 80097b2:	f04f 30ff 	mov.w	r0, #4294967295
 80097b6:	bd30      	pop	{r4, r5, pc}
 80097b8:	42a3      	cmp	r3, r4
 80097ba:	d3f3      	bcc.n	80097a4 <__mcmp+0x18>
 80097bc:	e7fb      	b.n	80097b6 <__mcmp+0x2a>
 80097be:	2001      	movs	r0, #1
 80097c0:	e7f9      	b.n	80097b6 <__mcmp+0x2a>
	...

080097c4 <__mdiff>:
 80097c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c8:	4689      	mov	r9, r1
 80097ca:	4606      	mov	r6, r0
 80097cc:	4611      	mov	r1, r2
 80097ce:	4648      	mov	r0, r9
 80097d0:	4614      	mov	r4, r2
 80097d2:	f7ff ffdb 	bl	800978c <__mcmp>
 80097d6:	1e05      	subs	r5, r0, #0
 80097d8:	d112      	bne.n	8009800 <__mdiff+0x3c>
 80097da:	4629      	mov	r1, r5
 80097dc:	4630      	mov	r0, r6
 80097de:	f7ff fd5b 	bl	8009298 <_Balloc>
 80097e2:	4602      	mov	r2, r0
 80097e4:	b928      	cbnz	r0, 80097f2 <__mdiff+0x2e>
 80097e6:	4b3f      	ldr	r3, [pc, #252]	@ (80098e4 <__mdiff+0x120>)
 80097e8:	f240 2137 	movw	r1, #567	@ 0x237
 80097ec:	483e      	ldr	r0, [pc, #248]	@ (80098e8 <__mdiff+0x124>)
 80097ee:	f000 fb03 	bl	8009df8 <__assert_func>
 80097f2:	2301      	movs	r3, #1
 80097f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80097f8:	4610      	mov	r0, r2
 80097fa:	b003      	add	sp, #12
 80097fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009800:	bfbc      	itt	lt
 8009802:	464b      	movlt	r3, r9
 8009804:	46a1      	movlt	r9, r4
 8009806:	4630      	mov	r0, r6
 8009808:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800980c:	bfba      	itte	lt
 800980e:	461c      	movlt	r4, r3
 8009810:	2501      	movlt	r5, #1
 8009812:	2500      	movge	r5, #0
 8009814:	f7ff fd40 	bl	8009298 <_Balloc>
 8009818:	4602      	mov	r2, r0
 800981a:	b918      	cbnz	r0, 8009824 <__mdiff+0x60>
 800981c:	4b31      	ldr	r3, [pc, #196]	@ (80098e4 <__mdiff+0x120>)
 800981e:	f240 2145 	movw	r1, #581	@ 0x245
 8009822:	e7e3      	b.n	80097ec <__mdiff+0x28>
 8009824:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009828:	6926      	ldr	r6, [r4, #16]
 800982a:	60c5      	str	r5, [r0, #12]
 800982c:	f109 0310 	add.w	r3, r9, #16
 8009830:	f109 0514 	add.w	r5, r9, #20
 8009834:	f104 0e14 	add.w	lr, r4, #20
 8009838:	f100 0b14 	add.w	fp, r0, #20
 800983c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009840:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009844:	9301      	str	r3, [sp, #4]
 8009846:	46d9      	mov	r9, fp
 8009848:	f04f 0c00 	mov.w	ip, #0
 800984c:	9b01      	ldr	r3, [sp, #4]
 800984e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009852:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009856:	9301      	str	r3, [sp, #4]
 8009858:	fa1f f38a 	uxth.w	r3, sl
 800985c:	4619      	mov	r1, r3
 800985e:	b283      	uxth	r3, r0
 8009860:	1acb      	subs	r3, r1, r3
 8009862:	0c00      	lsrs	r0, r0, #16
 8009864:	4463      	add	r3, ip
 8009866:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800986a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800986e:	b29b      	uxth	r3, r3
 8009870:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009874:	4576      	cmp	r6, lr
 8009876:	f849 3b04 	str.w	r3, [r9], #4
 800987a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800987e:	d8e5      	bhi.n	800984c <__mdiff+0x88>
 8009880:	1b33      	subs	r3, r6, r4
 8009882:	3b15      	subs	r3, #21
 8009884:	f023 0303 	bic.w	r3, r3, #3
 8009888:	3415      	adds	r4, #21
 800988a:	3304      	adds	r3, #4
 800988c:	42a6      	cmp	r6, r4
 800988e:	bf38      	it	cc
 8009890:	2304      	movcc	r3, #4
 8009892:	441d      	add	r5, r3
 8009894:	445b      	add	r3, fp
 8009896:	461e      	mov	r6, r3
 8009898:	462c      	mov	r4, r5
 800989a:	4544      	cmp	r4, r8
 800989c:	d30e      	bcc.n	80098bc <__mdiff+0xf8>
 800989e:	f108 0103 	add.w	r1, r8, #3
 80098a2:	1b49      	subs	r1, r1, r5
 80098a4:	f021 0103 	bic.w	r1, r1, #3
 80098a8:	3d03      	subs	r5, #3
 80098aa:	45a8      	cmp	r8, r5
 80098ac:	bf38      	it	cc
 80098ae:	2100      	movcc	r1, #0
 80098b0:	440b      	add	r3, r1
 80098b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80098b6:	b191      	cbz	r1, 80098de <__mdiff+0x11a>
 80098b8:	6117      	str	r7, [r2, #16]
 80098ba:	e79d      	b.n	80097f8 <__mdiff+0x34>
 80098bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80098c0:	46e6      	mov	lr, ip
 80098c2:	0c08      	lsrs	r0, r1, #16
 80098c4:	fa1c fc81 	uxtah	ip, ip, r1
 80098c8:	4471      	add	r1, lr
 80098ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80098ce:	b289      	uxth	r1, r1
 80098d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80098d4:	f846 1b04 	str.w	r1, [r6], #4
 80098d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098dc:	e7dd      	b.n	800989a <__mdiff+0xd6>
 80098de:	3f01      	subs	r7, #1
 80098e0:	e7e7      	b.n	80098b2 <__mdiff+0xee>
 80098e2:	bf00      	nop
 80098e4:	0800a944 	.word	0x0800a944
 80098e8:	0800a955 	.word	0x0800a955

080098ec <__d2b>:
 80098ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098f0:	460f      	mov	r7, r1
 80098f2:	2101      	movs	r1, #1
 80098f4:	ec59 8b10 	vmov	r8, r9, d0
 80098f8:	4616      	mov	r6, r2
 80098fa:	f7ff fccd 	bl	8009298 <_Balloc>
 80098fe:	4604      	mov	r4, r0
 8009900:	b930      	cbnz	r0, 8009910 <__d2b+0x24>
 8009902:	4602      	mov	r2, r0
 8009904:	4b23      	ldr	r3, [pc, #140]	@ (8009994 <__d2b+0xa8>)
 8009906:	4824      	ldr	r0, [pc, #144]	@ (8009998 <__d2b+0xac>)
 8009908:	f240 310f 	movw	r1, #783	@ 0x30f
 800990c:	f000 fa74 	bl	8009df8 <__assert_func>
 8009910:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009914:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009918:	b10d      	cbz	r5, 800991e <__d2b+0x32>
 800991a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800991e:	9301      	str	r3, [sp, #4]
 8009920:	f1b8 0300 	subs.w	r3, r8, #0
 8009924:	d023      	beq.n	800996e <__d2b+0x82>
 8009926:	4668      	mov	r0, sp
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	f7ff fd7c 	bl	8009426 <__lo0bits>
 800992e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009932:	b1d0      	cbz	r0, 800996a <__d2b+0x7e>
 8009934:	f1c0 0320 	rsb	r3, r0, #32
 8009938:	fa02 f303 	lsl.w	r3, r2, r3
 800993c:	430b      	orrs	r3, r1
 800993e:	40c2      	lsrs	r2, r0
 8009940:	6163      	str	r3, [r4, #20]
 8009942:	9201      	str	r2, [sp, #4]
 8009944:	9b01      	ldr	r3, [sp, #4]
 8009946:	61a3      	str	r3, [r4, #24]
 8009948:	2b00      	cmp	r3, #0
 800994a:	bf0c      	ite	eq
 800994c:	2201      	moveq	r2, #1
 800994e:	2202      	movne	r2, #2
 8009950:	6122      	str	r2, [r4, #16]
 8009952:	b1a5      	cbz	r5, 800997e <__d2b+0x92>
 8009954:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009958:	4405      	add	r5, r0
 800995a:	603d      	str	r5, [r7, #0]
 800995c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009960:	6030      	str	r0, [r6, #0]
 8009962:	4620      	mov	r0, r4
 8009964:	b003      	add	sp, #12
 8009966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800996a:	6161      	str	r1, [r4, #20]
 800996c:	e7ea      	b.n	8009944 <__d2b+0x58>
 800996e:	a801      	add	r0, sp, #4
 8009970:	f7ff fd59 	bl	8009426 <__lo0bits>
 8009974:	9b01      	ldr	r3, [sp, #4]
 8009976:	6163      	str	r3, [r4, #20]
 8009978:	3020      	adds	r0, #32
 800997a:	2201      	movs	r2, #1
 800997c:	e7e8      	b.n	8009950 <__d2b+0x64>
 800997e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009982:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009986:	6038      	str	r0, [r7, #0]
 8009988:	6918      	ldr	r0, [r3, #16]
 800998a:	f7ff fd2d 	bl	80093e8 <__hi0bits>
 800998e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009992:	e7e5      	b.n	8009960 <__d2b+0x74>
 8009994:	0800a944 	.word	0x0800a944
 8009998:	0800a955 	.word	0x0800a955

0800999c <__ssputs_r>:
 800999c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099a0:	688e      	ldr	r6, [r1, #8]
 80099a2:	461f      	mov	r7, r3
 80099a4:	42be      	cmp	r6, r7
 80099a6:	680b      	ldr	r3, [r1, #0]
 80099a8:	4682      	mov	sl, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	4690      	mov	r8, r2
 80099ae:	d82d      	bhi.n	8009a0c <__ssputs_r+0x70>
 80099b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099b8:	d026      	beq.n	8009a08 <__ssputs_r+0x6c>
 80099ba:	6965      	ldr	r5, [r4, #20]
 80099bc:	6909      	ldr	r1, [r1, #16]
 80099be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099c2:	eba3 0901 	sub.w	r9, r3, r1
 80099c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099ca:	1c7b      	adds	r3, r7, #1
 80099cc:	444b      	add	r3, r9
 80099ce:	106d      	asrs	r5, r5, #1
 80099d0:	429d      	cmp	r5, r3
 80099d2:	bf38      	it	cc
 80099d4:	461d      	movcc	r5, r3
 80099d6:	0553      	lsls	r3, r2, #21
 80099d8:	d527      	bpl.n	8009a2a <__ssputs_r+0x8e>
 80099da:	4629      	mov	r1, r5
 80099dc:	f7ff fbd0 	bl	8009180 <_malloc_r>
 80099e0:	4606      	mov	r6, r0
 80099e2:	b360      	cbz	r0, 8009a3e <__ssputs_r+0xa2>
 80099e4:	6921      	ldr	r1, [r4, #16]
 80099e6:	464a      	mov	r2, r9
 80099e8:	f7fe fcfb 	bl	80083e2 <memcpy>
 80099ec:	89a3      	ldrh	r3, [r4, #12]
 80099ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80099f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099f6:	81a3      	strh	r3, [r4, #12]
 80099f8:	6126      	str	r6, [r4, #16]
 80099fa:	6165      	str	r5, [r4, #20]
 80099fc:	444e      	add	r6, r9
 80099fe:	eba5 0509 	sub.w	r5, r5, r9
 8009a02:	6026      	str	r6, [r4, #0]
 8009a04:	60a5      	str	r5, [r4, #8]
 8009a06:	463e      	mov	r6, r7
 8009a08:	42be      	cmp	r6, r7
 8009a0a:	d900      	bls.n	8009a0e <__ssputs_r+0x72>
 8009a0c:	463e      	mov	r6, r7
 8009a0e:	6820      	ldr	r0, [r4, #0]
 8009a10:	4632      	mov	r2, r6
 8009a12:	4641      	mov	r1, r8
 8009a14:	f000 f9c6 	bl	8009da4 <memmove>
 8009a18:	68a3      	ldr	r3, [r4, #8]
 8009a1a:	1b9b      	subs	r3, r3, r6
 8009a1c:	60a3      	str	r3, [r4, #8]
 8009a1e:	6823      	ldr	r3, [r4, #0]
 8009a20:	4433      	add	r3, r6
 8009a22:	6023      	str	r3, [r4, #0]
 8009a24:	2000      	movs	r0, #0
 8009a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a2a:	462a      	mov	r2, r5
 8009a2c:	f000 fa28 	bl	8009e80 <_realloc_r>
 8009a30:	4606      	mov	r6, r0
 8009a32:	2800      	cmp	r0, #0
 8009a34:	d1e0      	bne.n	80099f8 <__ssputs_r+0x5c>
 8009a36:	6921      	ldr	r1, [r4, #16]
 8009a38:	4650      	mov	r0, sl
 8009a3a:	f7ff fb2d 	bl	8009098 <_free_r>
 8009a3e:	230c      	movs	r3, #12
 8009a40:	f8ca 3000 	str.w	r3, [sl]
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a4a:	81a3      	strh	r3, [r4, #12]
 8009a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a50:	e7e9      	b.n	8009a26 <__ssputs_r+0x8a>
	...

08009a54 <_svfiprintf_r>:
 8009a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a58:	4698      	mov	r8, r3
 8009a5a:	898b      	ldrh	r3, [r1, #12]
 8009a5c:	061b      	lsls	r3, r3, #24
 8009a5e:	b09d      	sub	sp, #116	@ 0x74
 8009a60:	4607      	mov	r7, r0
 8009a62:	460d      	mov	r5, r1
 8009a64:	4614      	mov	r4, r2
 8009a66:	d510      	bpl.n	8009a8a <_svfiprintf_r+0x36>
 8009a68:	690b      	ldr	r3, [r1, #16]
 8009a6a:	b973      	cbnz	r3, 8009a8a <_svfiprintf_r+0x36>
 8009a6c:	2140      	movs	r1, #64	@ 0x40
 8009a6e:	f7ff fb87 	bl	8009180 <_malloc_r>
 8009a72:	6028      	str	r0, [r5, #0]
 8009a74:	6128      	str	r0, [r5, #16]
 8009a76:	b930      	cbnz	r0, 8009a86 <_svfiprintf_r+0x32>
 8009a78:	230c      	movs	r3, #12
 8009a7a:	603b      	str	r3, [r7, #0]
 8009a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a80:	b01d      	add	sp, #116	@ 0x74
 8009a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a86:	2340      	movs	r3, #64	@ 0x40
 8009a88:	616b      	str	r3, [r5, #20]
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a8e:	2320      	movs	r3, #32
 8009a90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a94:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a98:	2330      	movs	r3, #48	@ 0x30
 8009a9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c38 <_svfiprintf_r+0x1e4>
 8009a9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009aa2:	f04f 0901 	mov.w	r9, #1
 8009aa6:	4623      	mov	r3, r4
 8009aa8:	469a      	mov	sl, r3
 8009aaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009aae:	b10a      	cbz	r2, 8009ab4 <_svfiprintf_r+0x60>
 8009ab0:	2a25      	cmp	r2, #37	@ 0x25
 8009ab2:	d1f9      	bne.n	8009aa8 <_svfiprintf_r+0x54>
 8009ab4:	ebba 0b04 	subs.w	fp, sl, r4
 8009ab8:	d00b      	beq.n	8009ad2 <_svfiprintf_r+0x7e>
 8009aba:	465b      	mov	r3, fp
 8009abc:	4622      	mov	r2, r4
 8009abe:	4629      	mov	r1, r5
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	f7ff ff6b 	bl	800999c <__ssputs_r>
 8009ac6:	3001      	adds	r0, #1
 8009ac8:	f000 80a7 	beq.w	8009c1a <_svfiprintf_r+0x1c6>
 8009acc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ace:	445a      	add	r2, fp
 8009ad0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ad2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f000 809f 	beq.w	8009c1a <_svfiprintf_r+0x1c6>
 8009adc:	2300      	movs	r3, #0
 8009ade:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ae6:	f10a 0a01 	add.w	sl, sl, #1
 8009aea:	9304      	str	r3, [sp, #16]
 8009aec:	9307      	str	r3, [sp, #28]
 8009aee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009af2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009af4:	4654      	mov	r4, sl
 8009af6:	2205      	movs	r2, #5
 8009af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009afc:	484e      	ldr	r0, [pc, #312]	@ (8009c38 <_svfiprintf_r+0x1e4>)
 8009afe:	f7f6 fb7f 	bl	8000200 <memchr>
 8009b02:	9a04      	ldr	r2, [sp, #16]
 8009b04:	b9d8      	cbnz	r0, 8009b3e <_svfiprintf_r+0xea>
 8009b06:	06d0      	lsls	r0, r2, #27
 8009b08:	bf44      	itt	mi
 8009b0a:	2320      	movmi	r3, #32
 8009b0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b10:	0711      	lsls	r1, r2, #28
 8009b12:	bf44      	itt	mi
 8009b14:	232b      	movmi	r3, #43	@ 0x2b
 8009b16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b1a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b20:	d015      	beq.n	8009b4e <_svfiprintf_r+0xfa>
 8009b22:	9a07      	ldr	r2, [sp, #28]
 8009b24:	4654      	mov	r4, sl
 8009b26:	2000      	movs	r0, #0
 8009b28:	f04f 0c0a 	mov.w	ip, #10
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b32:	3b30      	subs	r3, #48	@ 0x30
 8009b34:	2b09      	cmp	r3, #9
 8009b36:	d94b      	bls.n	8009bd0 <_svfiprintf_r+0x17c>
 8009b38:	b1b0      	cbz	r0, 8009b68 <_svfiprintf_r+0x114>
 8009b3a:	9207      	str	r2, [sp, #28]
 8009b3c:	e014      	b.n	8009b68 <_svfiprintf_r+0x114>
 8009b3e:	eba0 0308 	sub.w	r3, r0, r8
 8009b42:	fa09 f303 	lsl.w	r3, r9, r3
 8009b46:	4313      	orrs	r3, r2
 8009b48:	9304      	str	r3, [sp, #16]
 8009b4a:	46a2      	mov	sl, r4
 8009b4c:	e7d2      	b.n	8009af4 <_svfiprintf_r+0xa0>
 8009b4e:	9b03      	ldr	r3, [sp, #12]
 8009b50:	1d19      	adds	r1, r3, #4
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	9103      	str	r1, [sp, #12]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	bfbb      	ittet	lt
 8009b5a:	425b      	neglt	r3, r3
 8009b5c:	f042 0202 	orrlt.w	r2, r2, #2
 8009b60:	9307      	strge	r3, [sp, #28]
 8009b62:	9307      	strlt	r3, [sp, #28]
 8009b64:	bfb8      	it	lt
 8009b66:	9204      	strlt	r2, [sp, #16]
 8009b68:	7823      	ldrb	r3, [r4, #0]
 8009b6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b6c:	d10a      	bne.n	8009b84 <_svfiprintf_r+0x130>
 8009b6e:	7863      	ldrb	r3, [r4, #1]
 8009b70:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b72:	d132      	bne.n	8009bda <_svfiprintf_r+0x186>
 8009b74:	9b03      	ldr	r3, [sp, #12]
 8009b76:	1d1a      	adds	r2, r3, #4
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	9203      	str	r2, [sp, #12]
 8009b7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b80:	3402      	adds	r4, #2
 8009b82:	9305      	str	r3, [sp, #20]
 8009b84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c48 <_svfiprintf_r+0x1f4>
 8009b88:	7821      	ldrb	r1, [r4, #0]
 8009b8a:	2203      	movs	r2, #3
 8009b8c:	4650      	mov	r0, sl
 8009b8e:	f7f6 fb37 	bl	8000200 <memchr>
 8009b92:	b138      	cbz	r0, 8009ba4 <_svfiprintf_r+0x150>
 8009b94:	9b04      	ldr	r3, [sp, #16]
 8009b96:	eba0 000a 	sub.w	r0, r0, sl
 8009b9a:	2240      	movs	r2, #64	@ 0x40
 8009b9c:	4082      	lsls	r2, r0
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	3401      	adds	r4, #1
 8009ba2:	9304      	str	r3, [sp, #16]
 8009ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba8:	4824      	ldr	r0, [pc, #144]	@ (8009c3c <_svfiprintf_r+0x1e8>)
 8009baa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bae:	2206      	movs	r2, #6
 8009bb0:	f7f6 fb26 	bl	8000200 <memchr>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	d036      	beq.n	8009c26 <_svfiprintf_r+0x1d2>
 8009bb8:	4b21      	ldr	r3, [pc, #132]	@ (8009c40 <_svfiprintf_r+0x1ec>)
 8009bba:	bb1b      	cbnz	r3, 8009c04 <_svfiprintf_r+0x1b0>
 8009bbc:	9b03      	ldr	r3, [sp, #12]
 8009bbe:	3307      	adds	r3, #7
 8009bc0:	f023 0307 	bic.w	r3, r3, #7
 8009bc4:	3308      	adds	r3, #8
 8009bc6:	9303      	str	r3, [sp, #12]
 8009bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bca:	4433      	add	r3, r6
 8009bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bce:	e76a      	b.n	8009aa6 <_svfiprintf_r+0x52>
 8009bd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	2001      	movs	r0, #1
 8009bd8:	e7a8      	b.n	8009b2c <_svfiprintf_r+0xd8>
 8009bda:	2300      	movs	r3, #0
 8009bdc:	3401      	adds	r4, #1
 8009bde:	9305      	str	r3, [sp, #20]
 8009be0:	4619      	mov	r1, r3
 8009be2:	f04f 0c0a 	mov.w	ip, #10
 8009be6:	4620      	mov	r0, r4
 8009be8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bec:	3a30      	subs	r2, #48	@ 0x30
 8009bee:	2a09      	cmp	r2, #9
 8009bf0:	d903      	bls.n	8009bfa <_svfiprintf_r+0x1a6>
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d0c6      	beq.n	8009b84 <_svfiprintf_r+0x130>
 8009bf6:	9105      	str	r1, [sp, #20]
 8009bf8:	e7c4      	b.n	8009b84 <_svfiprintf_r+0x130>
 8009bfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bfe:	4604      	mov	r4, r0
 8009c00:	2301      	movs	r3, #1
 8009c02:	e7f0      	b.n	8009be6 <_svfiprintf_r+0x192>
 8009c04:	ab03      	add	r3, sp, #12
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	462a      	mov	r2, r5
 8009c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8009c44 <_svfiprintf_r+0x1f0>)
 8009c0c:	a904      	add	r1, sp, #16
 8009c0e:	4638      	mov	r0, r7
 8009c10:	f7fd fe8a 	bl	8007928 <_printf_float>
 8009c14:	1c42      	adds	r2, r0, #1
 8009c16:	4606      	mov	r6, r0
 8009c18:	d1d6      	bne.n	8009bc8 <_svfiprintf_r+0x174>
 8009c1a:	89ab      	ldrh	r3, [r5, #12]
 8009c1c:	065b      	lsls	r3, r3, #25
 8009c1e:	f53f af2d 	bmi.w	8009a7c <_svfiprintf_r+0x28>
 8009c22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c24:	e72c      	b.n	8009a80 <_svfiprintf_r+0x2c>
 8009c26:	ab03      	add	r3, sp, #12
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4b05      	ldr	r3, [pc, #20]	@ (8009c44 <_svfiprintf_r+0x1f0>)
 8009c2e:	a904      	add	r1, sp, #16
 8009c30:	4638      	mov	r0, r7
 8009c32:	f7fe f911 	bl	8007e58 <_printf_i>
 8009c36:	e7ed      	b.n	8009c14 <_svfiprintf_r+0x1c0>
 8009c38:	0800aab0 	.word	0x0800aab0
 8009c3c:	0800aaba 	.word	0x0800aaba
 8009c40:	08007929 	.word	0x08007929
 8009c44:	0800999d 	.word	0x0800999d
 8009c48:	0800aab6 	.word	0x0800aab6

08009c4c <__sflush_r>:
 8009c4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c54:	0716      	lsls	r6, r2, #28
 8009c56:	4605      	mov	r5, r0
 8009c58:	460c      	mov	r4, r1
 8009c5a:	d454      	bmi.n	8009d06 <__sflush_r+0xba>
 8009c5c:	684b      	ldr	r3, [r1, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	dc02      	bgt.n	8009c68 <__sflush_r+0x1c>
 8009c62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	dd48      	ble.n	8009cfa <__sflush_r+0xae>
 8009c68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c6a:	2e00      	cmp	r6, #0
 8009c6c:	d045      	beq.n	8009cfa <__sflush_r+0xae>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c74:	682f      	ldr	r7, [r5, #0]
 8009c76:	6a21      	ldr	r1, [r4, #32]
 8009c78:	602b      	str	r3, [r5, #0]
 8009c7a:	d030      	beq.n	8009cde <__sflush_r+0x92>
 8009c7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c7e:	89a3      	ldrh	r3, [r4, #12]
 8009c80:	0759      	lsls	r1, r3, #29
 8009c82:	d505      	bpl.n	8009c90 <__sflush_r+0x44>
 8009c84:	6863      	ldr	r3, [r4, #4]
 8009c86:	1ad2      	subs	r2, r2, r3
 8009c88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c8a:	b10b      	cbz	r3, 8009c90 <__sflush_r+0x44>
 8009c8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c8e:	1ad2      	subs	r2, r2, r3
 8009c90:	2300      	movs	r3, #0
 8009c92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c94:	6a21      	ldr	r1, [r4, #32]
 8009c96:	4628      	mov	r0, r5
 8009c98:	47b0      	blx	r6
 8009c9a:	1c43      	adds	r3, r0, #1
 8009c9c:	89a3      	ldrh	r3, [r4, #12]
 8009c9e:	d106      	bne.n	8009cae <__sflush_r+0x62>
 8009ca0:	6829      	ldr	r1, [r5, #0]
 8009ca2:	291d      	cmp	r1, #29
 8009ca4:	d82b      	bhi.n	8009cfe <__sflush_r+0xb2>
 8009ca6:	4a2a      	ldr	r2, [pc, #168]	@ (8009d50 <__sflush_r+0x104>)
 8009ca8:	410a      	asrs	r2, r1
 8009caa:	07d6      	lsls	r6, r2, #31
 8009cac:	d427      	bmi.n	8009cfe <__sflush_r+0xb2>
 8009cae:	2200      	movs	r2, #0
 8009cb0:	6062      	str	r2, [r4, #4]
 8009cb2:	04d9      	lsls	r1, r3, #19
 8009cb4:	6922      	ldr	r2, [r4, #16]
 8009cb6:	6022      	str	r2, [r4, #0]
 8009cb8:	d504      	bpl.n	8009cc4 <__sflush_r+0x78>
 8009cba:	1c42      	adds	r2, r0, #1
 8009cbc:	d101      	bne.n	8009cc2 <__sflush_r+0x76>
 8009cbe:	682b      	ldr	r3, [r5, #0]
 8009cc0:	b903      	cbnz	r3, 8009cc4 <__sflush_r+0x78>
 8009cc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cc6:	602f      	str	r7, [r5, #0]
 8009cc8:	b1b9      	cbz	r1, 8009cfa <__sflush_r+0xae>
 8009cca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cce:	4299      	cmp	r1, r3
 8009cd0:	d002      	beq.n	8009cd8 <__sflush_r+0x8c>
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	f7ff f9e0 	bl	8009098 <_free_r>
 8009cd8:	2300      	movs	r3, #0
 8009cda:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cdc:	e00d      	b.n	8009cfa <__sflush_r+0xae>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	47b0      	blx	r6
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	1c50      	adds	r0, r2, #1
 8009ce8:	d1c9      	bne.n	8009c7e <__sflush_r+0x32>
 8009cea:	682b      	ldr	r3, [r5, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d0c6      	beq.n	8009c7e <__sflush_r+0x32>
 8009cf0:	2b1d      	cmp	r3, #29
 8009cf2:	d001      	beq.n	8009cf8 <__sflush_r+0xac>
 8009cf4:	2b16      	cmp	r3, #22
 8009cf6:	d11e      	bne.n	8009d36 <__sflush_r+0xea>
 8009cf8:	602f      	str	r7, [r5, #0]
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	e022      	b.n	8009d44 <__sflush_r+0xf8>
 8009cfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d02:	b21b      	sxth	r3, r3
 8009d04:	e01b      	b.n	8009d3e <__sflush_r+0xf2>
 8009d06:	690f      	ldr	r7, [r1, #16]
 8009d08:	2f00      	cmp	r7, #0
 8009d0a:	d0f6      	beq.n	8009cfa <__sflush_r+0xae>
 8009d0c:	0793      	lsls	r3, r2, #30
 8009d0e:	680e      	ldr	r6, [r1, #0]
 8009d10:	bf08      	it	eq
 8009d12:	694b      	ldreq	r3, [r1, #20]
 8009d14:	600f      	str	r7, [r1, #0]
 8009d16:	bf18      	it	ne
 8009d18:	2300      	movne	r3, #0
 8009d1a:	eba6 0807 	sub.w	r8, r6, r7
 8009d1e:	608b      	str	r3, [r1, #8]
 8009d20:	f1b8 0f00 	cmp.w	r8, #0
 8009d24:	dde9      	ble.n	8009cfa <__sflush_r+0xae>
 8009d26:	6a21      	ldr	r1, [r4, #32]
 8009d28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d2a:	4643      	mov	r3, r8
 8009d2c:	463a      	mov	r2, r7
 8009d2e:	4628      	mov	r0, r5
 8009d30:	47b0      	blx	r6
 8009d32:	2800      	cmp	r0, #0
 8009d34:	dc08      	bgt.n	8009d48 <__sflush_r+0xfc>
 8009d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d3e:	81a3      	strh	r3, [r4, #12]
 8009d40:	f04f 30ff 	mov.w	r0, #4294967295
 8009d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d48:	4407      	add	r7, r0
 8009d4a:	eba8 0800 	sub.w	r8, r8, r0
 8009d4e:	e7e7      	b.n	8009d20 <__sflush_r+0xd4>
 8009d50:	dfbffffe 	.word	0xdfbffffe

08009d54 <_fflush_r>:
 8009d54:	b538      	push	{r3, r4, r5, lr}
 8009d56:	690b      	ldr	r3, [r1, #16]
 8009d58:	4605      	mov	r5, r0
 8009d5a:	460c      	mov	r4, r1
 8009d5c:	b913      	cbnz	r3, 8009d64 <_fflush_r+0x10>
 8009d5e:	2500      	movs	r5, #0
 8009d60:	4628      	mov	r0, r5
 8009d62:	bd38      	pop	{r3, r4, r5, pc}
 8009d64:	b118      	cbz	r0, 8009d6e <_fflush_r+0x1a>
 8009d66:	6a03      	ldr	r3, [r0, #32]
 8009d68:	b90b      	cbnz	r3, 8009d6e <_fflush_r+0x1a>
 8009d6a:	f7fe fa21 	bl	80081b0 <__sinit>
 8009d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0f3      	beq.n	8009d5e <_fflush_r+0xa>
 8009d76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d78:	07d0      	lsls	r0, r2, #31
 8009d7a:	d404      	bmi.n	8009d86 <_fflush_r+0x32>
 8009d7c:	0599      	lsls	r1, r3, #22
 8009d7e:	d402      	bmi.n	8009d86 <_fflush_r+0x32>
 8009d80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d82:	f7fe fb2c 	bl	80083de <__retarget_lock_acquire_recursive>
 8009d86:	4628      	mov	r0, r5
 8009d88:	4621      	mov	r1, r4
 8009d8a:	f7ff ff5f 	bl	8009c4c <__sflush_r>
 8009d8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d90:	07da      	lsls	r2, r3, #31
 8009d92:	4605      	mov	r5, r0
 8009d94:	d4e4      	bmi.n	8009d60 <_fflush_r+0xc>
 8009d96:	89a3      	ldrh	r3, [r4, #12]
 8009d98:	059b      	lsls	r3, r3, #22
 8009d9a:	d4e1      	bmi.n	8009d60 <_fflush_r+0xc>
 8009d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d9e:	f7fe fb1f 	bl	80083e0 <__retarget_lock_release_recursive>
 8009da2:	e7dd      	b.n	8009d60 <_fflush_r+0xc>

08009da4 <memmove>:
 8009da4:	4288      	cmp	r0, r1
 8009da6:	b510      	push	{r4, lr}
 8009da8:	eb01 0402 	add.w	r4, r1, r2
 8009dac:	d902      	bls.n	8009db4 <memmove+0x10>
 8009dae:	4284      	cmp	r4, r0
 8009db0:	4623      	mov	r3, r4
 8009db2:	d807      	bhi.n	8009dc4 <memmove+0x20>
 8009db4:	1e43      	subs	r3, r0, #1
 8009db6:	42a1      	cmp	r1, r4
 8009db8:	d008      	beq.n	8009dcc <memmove+0x28>
 8009dba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dc2:	e7f8      	b.n	8009db6 <memmove+0x12>
 8009dc4:	4402      	add	r2, r0
 8009dc6:	4601      	mov	r1, r0
 8009dc8:	428a      	cmp	r2, r1
 8009dca:	d100      	bne.n	8009dce <memmove+0x2a>
 8009dcc:	bd10      	pop	{r4, pc}
 8009dce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dd6:	e7f7      	b.n	8009dc8 <memmove+0x24>

08009dd8 <_sbrk_r>:
 8009dd8:	b538      	push	{r3, r4, r5, lr}
 8009dda:	4d06      	ldr	r5, [pc, #24]	@ (8009df4 <_sbrk_r+0x1c>)
 8009ddc:	2300      	movs	r3, #0
 8009dde:	4604      	mov	r4, r0
 8009de0:	4608      	mov	r0, r1
 8009de2:	602b      	str	r3, [r5, #0]
 8009de4:	f7f8 f976 	bl	80020d4 <_sbrk>
 8009de8:	1c43      	adds	r3, r0, #1
 8009dea:	d102      	bne.n	8009df2 <_sbrk_r+0x1a>
 8009dec:	682b      	ldr	r3, [r5, #0]
 8009dee:	b103      	cbz	r3, 8009df2 <_sbrk_r+0x1a>
 8009df0:	6023      	str	r3, [r4, #0]
 8009df2:	bd38      	pop	{r3, r4, r5, pc}
 8009df4:	200008e0 	.word	0x200008e0

08009df8 <__assert_func>:
 8009df8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dfa:	4614      	mov	r4, r2
 8009dfc:	461a      	mov	r2, r3
 8009dfe:	4b09      	ldr	r3, [pc, #36]	@ (8009e24 <__assert_func+0x2c>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4605      	mov	r5, r0
 8009e04:	68d8      	ldr	r0, [r3, #12]
 8009e06:	b954      	cbnz	r4, 8009e1e <__assert_func+0x26>
 8009e08:	4b07      	ldr	r3, [pc, #28]	@ (8009e28 <__assert_func+0x30>)
 8009e0a:	461c      	mov	r4, r3
 8009e0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e10:	9100      	str	r1, [sp, #0]
 8009e12:	462b      	mov	r3, r5
 8009e14:	4905      	ldr	r1, [pc, #20]	@ (8009e2c <__assert_func+0x34>)
 8009e16:	f000 f86f 	bl	8009ef8 <fiprintf>
 8009e1a:	f000 f87f 	bl	8009f1c <abort>
 8009e1e:	4b04      	ldr	r3, [pc, #16]	@ (8009e30 <__assert_func+0x38>)
 8009e20:	e7f4      	b.n	8009e0c <__assert_func+0x14>
 8009e22:	bf00      	nop
 8009e24:	20000068 	.word	0x20000068
 8009e28:	0800ab06 	.word	0x0800ab06
 8009e2c:	0800aad8 	.word	0x0800aad8
 8009e30:	0800aacb 	.word	0x0800aacb

08009e34 <_calloc_r>:
 8009e34:	b570      	push	{r4, r5, r6, lr}
 8009e36:	fba1 5402 	umull	r5, r4, r1, r2
 8009e3a:	b93c      	cbnz	r4, 8009e4c <_calloc_r+0x18>
 8009e3c:	4629      	mov	r1, r5
 8009e3e:	f7ff f99f 	bl	8009180 <_malloc_r>
 8009e42:	4606      	mov	r6, r0
 8009e44:	b928      	cbnz	r0, 8009e52 <_calloc_r+0x1e>
 8009e46:	2600      	movs	r6, #0
 8009e48:	4630      	mov	r0, r6
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
 8009e4c:	220c      	movs	r2, #12
 8009e4e:	6002      	str	r2, [r0, #0]
 8009e50:	e7f9      	b.n	8009e46 <_calloc_r+0x12>
 8009e52:	462a      	mov	r2, r5
 8009e54:	4621      	mov	r1, r4
 8009e56:	f7fe fa44 	bl	80082e2 <memset>
 8009e5a:	e7f5      	b.n	8009e48 <_calloc_r+0x14>

08009e5c <__ascii_mbtowc>:
 8009e5c:	b082      	sub	sp, #8
 8009e5e:	b901      	cbnz	r1, 8009e62 <__ascii_mbtowc+0x6>
 8009e60:	a901      	add	r1, sp, #4
 8009e62:	b142      	cbz	r2, 8009e76 <__ascii_mbtowc+0x1a>
 8009e64:	b14b      	cbz	r3, 8009e7a <__ascii_mbtowc+0x1e>
 8009e66:	7813      	ldrb	r3, [r2, #0]
 8009e68:	600b      	str	r3, [r1, #0]
 8009e6a:	7812      	ldrb	r2, [r2, #0]
 8009e6c:	1e10      	subs	r0, r2, #0
 8009e6e:	bf18      	it	ne
 8009e70:	2001      	movne	r0, #1
 8009e72:	b002      	add	sp, #8
 8009e74:	4770      	bx	lr
 8009e76:	4610      	mov	r0, r2
 8009e78:	e7fb      	b.n	8009e72 <__ascii_mbtowc+0x16>
 8009e7a:	f06f 0001 	mvn.w	r0, #1
 8009e7e:	e7f8      	b.n	8009e72 <__ascii_mbtowc+0x16>

08009e80 <_realloc_r>:
 8009e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e84:	4680      	mov	r8, r0
 8009e86:	4615      	mov	r5, r2
 8009e88:	460c      	mov	r4, r1
 8009e8a:	b921      	cbnz	r1, 8009e96 <_realloc_r+0x16>
 8009e8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e90:	4611      	mov	r1, r2
 8009e92:	f7ff b975 	b.w	8009180 <_malloc_r>
 8009e96:	b92a      	cbnz	r2, 8009ea4 <_realloc_r+0x24>
 8009e98:	f7ff f8fe 	bl	8009098 <_free_r>
 8009e9c:	2400      	movs	r4, #0
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ea4:	f000 f841 	bl	8009f2a <_malloc_usable_size_r>
 8009ea8:	4285      	cmp	r5, r0
 8009eaa:	4606      	mov	r6, r0
 8009eac:	d802      	bhi.n	8009eb4 <_realloc_r+0x34>
 8009eae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009eb2:	d8f4      	bhi.n	8009e9e <_realloc_r+0x1e>
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	4640      	mov	r0, r8
 8009eb8:	f7ff f962 	bl	8009180 <_malloc_r>
 8009ebc:	4607      	mov	r7, r0
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	d0ec      	beq.n	8009e9c <_realloc_r+0x1c>
 8009ec2:	42b5      	cmp	r5, r6
 8009ec4:	462a      	mov	r2, r5
 8009ec6:	4621      	mov	r1, r4
 8009ec8:	bf28      	it	cs
 8009eca:	4632      	movcs	r2, r6
 8009ecc:	f7fe fa89 	bl	80083e2 <memcpy>
 8009ed0:	4621      	mov	r1, r4
 8009ed2:	4640      	mov	r0, r8
 8009ed4:	f7ff f8e0 	bl	8009098 <_free_r>
 8009ed8:	463c      	mov	r4, r7
 8009eda:	e7e0      	b.n	8009e9e <_realloc_r+0x1e>

08009edc <__ascii_wctomb>:
 8009edc:	4603      	mov	r3, r0
 8009ede:	4608      	mov	r0, r1
 8009ee0:	b141      	cbz	r1, 8009ef4 <__ascii_wctomb+0x18>
 8009ee2:	2aff      	cmp	r2, #255	@ 0xff
 8009ee4:	d904      	bls.n	8009ef0 <__ascii_wctomb+0x14>
 8009ee6:	228a      	movs	r2, #138	@ 0x8a
 8009ee8:	601a      	str	r2, [r3, #0]
 8009eea:	f04f 30ff 	mov.w	r0, #4294967295
 8009eee:	4770      	bx	lr
 8009ef0:	700a      	strb	r2, [r1, #0]
 8009ef2:	2001      	movs	r0, #1
 8009ef4:	4770      	bx	lr
	...

08009ef8 <fiprintf>:
 8009ef8:	b40e      	push	{r1, r2, r3}
 8009efa:	b503      	push	{r0, r1, lr}
 8009efc:	4601      	mov	r1, r0
 8009efe:	ab03      	add	r3, sp, #12
 8009f00:	4805      	ldr	r0, [pc, #20]	@ (8009f18 <fiprintf+0x20>)
 8009f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f06:	6800      	ldr	r0, [r0, #0]
 8009f08:	9301      	str	r3, [sp, #4]
 8009f0a:	f000 f83f 	bl	8009f8c <_vfiprintf_r>
 8009f0e:	b002      	add	sp, #8
 8009f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f14:	b003      	add	sp, #12
 8009f16:	4770      	bx	lr
 8009f18:	20000068 	.word	0x20000068

08009f1c <abort>:
 8009f1c:	b508      	push	{r3, lr}
 8009f1e:	2006      	movs	r0, #6
 8009f20:	f000 fa08 	bl	800a334 <raise>
 8009f24:	2001      	movs	r0, #1
 8009f26:	f7f8 f85d 	bl	8001fe4 <_exit>

08009f2a <_malloc_usable_size_r>:
 8009f2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f2e:	1f18      	subs	r0, r3, #4
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	bfbc      	itt	lt
 8009f34:	580b      	ldrlt	r3, [r1, r0]
 8009f36:	18c0      	addlt	r0, r0, r3
 8009f38:	4770      	bx	lr

08009f3a <__sfputc_r>:
 8009f3a:	6893      	ldr	r3, [r2, #8]
 8009f3c:	3b01      	subs	r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	b410      	push	{r4}
 8009f42:	6093      	str	r3, [r2, #8]
 8009f44:	da08      	bge.n	8009f58 <__sfputc_r+0x1e>
 8009f46:	6994      	ldr	r4, [r2, #24]
 8009f48:	42a3      	cmp	r3, r4
 8009f4a:	db01      	blt.n	8009f50 <__sfputc_r+0x16>
 8009f4c:	290a      	cmp	r1, #10
 8009f4e:	d103      	bne.n	8009f58 <__sfputc_r+0x1e>
 8009f50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f54:	f000 b932 	b.w	800a1bc <__swbuf_r>
 8009f58:	6813      	ldr	r3, [r2, #0]
 8009f5a:	1c58      	adds	r0, r3, #1
 8009f5c:	6010      	str	r0, [r2, #0]
 8009f5e:	7019      	strb	r1, [r3, #0]
 8009f60:	4608      	mov	r0, r1
 8009f62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <__sfputs_r>:
 8009f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	460f      	mov	r7, r1
 8009f6e:	4614      	mov	r4, r2
 8009f70:	18d5      	adds	r5, r2, r3
 8009f72:	42ac      	cmp	r4, r5
 8009f74:	d101      	bne.n	8009f7a <__sfputs_r+0x12>
 8009f76:	2000      	movs	r0, #0
 8009f78:	e007      	b.n	8009f8a <__sfputs_r+0x22>
 8009f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f7e:	463a      	mov	r2, r7
 8009f80:	4630      	mov	r0, r6
 8009f82:	f7ff ffda 	bl	8009f3a <__sfputc_r>
 8009f86:	1c43      	adds	r3, r0, #1
 8009f88:	d1f3      	bne.n	8009f72 <__sfputs_r+0xa>
 8009f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f8c <_vfiprintf_r>:
 8009f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f90:	460d      	mov	r5, r1
 8009f92:	b09d      	sub	sp, #116	@ 0x74
 8009f94:	4614      	mov	r4, r2
 8009f96:	4698      	mov	r8, r3
 8009f98:	4606      	mov	r6, r0
 8009f9a:	b118      	cbz	r0, 8009fa4 <_vfiprintf_r+0x18>
 8009f9c:	6a03      	ldr	r3, [r0, #32]
 8009f9e:	b90b      	cbnz	r3, 8009fa4 <_vfiprintf_r+0x18>
 8009fa0:	f7fe f906 	bl	80081b0 <__sinit>
 8009fa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fa6:	07d9      	lsls	r1, r3, #31
 8009fa8:	d405      	bmi.n	8009fb6 <_vfiprintf_r+0x2a>
 8009faa:	89ab      	ldrh	r3, [r5, #12]
 8009fac:	059a      	lsls	r2, r3, #22
 8009fae:	d402      	bmi.n	8009fb6 <_vfiprintf_r+0x2a>
 8009fb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fb2:	f7fe fa14 	bl	80083de <__retarget_lock_acquire_recursive>
 8009fb6:	89ab      	ldrh	r3, [r5, #12]
 8009fb8:	071b      	lsls	r3, r3, #28
 8009fba:	d501      	bpl.n	8009fc0 <_vfiprintf_r+0x34>
 8009fbc:	692b      	ldr	r3, [r5, #16]
 8009fbe:	b99b      	cbnz	r3, 8009fe8 <_vfiprintf_r+0x5c>
 8009fc0:	4629      	mov	r1, r5
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	f000 f938 	bl	800a238 <__swsetup_r>
 8009fc8:	b170      	cbz	r0, 8009fe8 <_vfiprintf_r+0x5c>
 8009fca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fcc:	07dc      	lsls	r4, r3, #31
 8009fce:	d504      	bpl.n	8009fda <_vfiprintf_r+0x4e>
 8009fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd4:	b01d      	add	sp, #116	@ 0x74
 8009fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fda:	89ab      	ldrh	r3, [r5, #12]
 8009fdc:	0598      	lsls	r0, r3, #22
 8009fde:	d4f7      	bmi.n	8009fd0 <_vfiprintf_r+0x44>
 8009fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fe2:	f7fe f9fd 	bl	80083e0 <__retarget_lock_release_recursive>
 8009fe6:	e7f3      	b.n	8009fd0 <_vfiprintf_r+0x44>
 8009fe8:	2300      	movs	r3, #0
 8009fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fec:	2320      	movs	r3, #32
 8009fee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ff2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ff6:	2330      	movs	r3, #48	@ 0x30
 8009ff8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a1a8 <_vfiprintf_r+0x21c>
 8009ffc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a000:	f04f 0901 	mov.w	r9, #1
 800a004:	4623      	mov	r3, r4
 800a006:	469a      	mov	sl, r3
 800a008:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a00c:	b10a      	cbz	r2, 800a012 <_vfiprintf_r+0x86>
 800a00e:	2a25      	cmp	r2, #37	@ 0x25
 800a010:	d1f9      	bne.n	800a006 <_vfiprintf_r+0x7a>
 800a012:	ebba 0b04 	subs.w	fp, sl, r4
 800a016:	d00b      	beq.n	800a030 <_vfiprintf_r+0xa4>
 800a018:	465b      	mov	r3, fp
 800a01a:	4622      	mov	r2, r4
 800a01c:	4629      	mov	r1, r5
 800a01e:	4630      	mov	r0, r6
 800a020:	f7ff ffa2 	bl	8009f68 <__sfputs_r>
 800a024:	3001      	adds	r0, #1
 800a026:	f000 80a7 	beq.w	800a178 <_vfiprintf_r+0x1ec>
 800a02a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a02c:	445a      	add	r2, fp
 800a02e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a030:	f89a 3000 	ldrb.w	r3, [sl]
 800a034:	2b00      	cmp	r3, #0
 800a036:	f000 809f 	beq.w	800a178 <_vfiprintf_r+0x1ec>
 800a03a:	2300      	movs	r3, #0
 800a03c:	f04f 32ff 	mov.w	r2, #4294967295
 800a040:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a044:	f10a 0a01 	add.w	sl, sl, #1
 800a048:	9304      	str	r3, [sp, #16]
 800a04a:	9307      	str	r3, [sp, #28]
 800a04c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a050:	931a      	str	r3, [sp, #104]	@ 0x68
 800a052:	4654      	mov	r4, sl
 800a054:	2205      	movs	r2, #5
 800a056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a05a:	4853      	ldr	r0, [pc, #332]	@ (800a1a8 <_vfiprintf_r+0x21c>)
 800a05c:	f7f6 f8d0 	bl	8000200 <memchr>
 800a060:	9a04      	ldr	r2, [sp, #16]
 800a062:	b9d8      	cbnz	r0, 800a09c <_vfiprintf_r+0x110>
 800a064:	06d1      	lsls	r1, r2, #27
 800a066:	bf44      	itt	mi
 800a068:	2320      	movmi	r3, #32
 800a06a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a06e:	0713      	lsls	r3, r2, #28
 800a070:	bf44      	itt	mi
 800a072:	232b      	movmi	r3, #43	@ 0x2b
 800a074:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a078:	f89a 3000 	ldrb.w	r3, [sl]
 800a07c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a07e:	d015      	beq.n	800a0ac <_vfiprintf_r+0x120>
 800a080:	9a07      	ldr	r2, [sp, #28]
 800a082:	4654      	mov	r4, sl
 800a084:	2000      	movs	r0, #0
 800a086:	f04f 0c0a 	mov.w	ip, #10
 800a08a:	4621      	mov	r1, r4
 800a08c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a090:	3b30      	subs	r3, #48	@ 0x30
 800a092:	2b09      	cmp	r3, #9
 800a094:	d94b      	bls.n	800a12e <_vfiprintf_r+0x1a2>
 800a096:	b1b0      	cbz	r0, 800a0c6 <_vfiprintf_r+0x13a>
 800a098:	9207      	str	r2, [sp, #28]
 800a09a:	e014      	b.n	800a0c6 <_vfiprintf_r+0x13a>
 800a09c:	eba0 0308 	sub.w	r3, r0, r8
 800a0a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	9304      	str	r3, [sp, #16]
 800a0a8:	46a2      	mov	sl, r4
 800a0aa:	e7d2      	b.n	800a052 <_vfiprintf_r+0xc6>
 800a0ac:	9b03      	ldr	r3, [sp, #12]
 800a0ae:	1d19      	adds	r1, r3, #4
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	9103      	str	r1, [sp, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	bfbb      	ittet	lt
 800a0b8:	425b      	neglt	r3, r3
 800a0ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a0be:	9307      	strge	r3, [sp, #28]
 800a0c0:	9307      	strlt	r3, [sp, #28]
 800a0c2:	bfb8      	it	lt
 800a0c4:	9204      	strlt	r2, [sp, #16]
 800a0c6:	7823      	ldrb	r3, [r4, #0]
 800a0c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0ca:	d10a      	bne.n	800a0e2 <_vfiprintf_r+0x156>
 800a0cc:	7863      	ldrb	r3, [r4, #1]
 800a0ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0d0:	d132      	bne.n	800a138 <_vfiprintf_r+0x1ac>
 800a0d2:	9b03      	ldr	r3, [sp, #12]
 800a0d4:	1d1a      	adds	r2, r3, #4
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	9203      	str	r2, [sp, #12]
 800a0da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0de:	3402      	adds	r4, #2
 800a0e0:	9305      	str	r3, [sp, #20]
 800a0e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a1b8 <_vfiprintf_r+0x22c>
 800a0e6:	7821      	ldrb	r1, [r4, #0]
 800a0e8:	2203      	movs	r2, #3
 800a0ea:	4650      	mov	r0, sl
 800a0ec:	f7f6 f888 	bl	8000200 <memchr>
 800a0f0:	b138      	cbz	r0, 800a102 <_vfiprintf_r+0x176>
 800a0f2:	9b04      	ldr	r3, [sp, #16]
 800a0f4:	eba0 000a 	sub.w	r0, r0, sl
 800a0f8:	2240      	movs	r2, #64	@ 0x40
 800a0fa:	4082      	lsls	r2, r0
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	3401      	adds	r4, #1
 800a100:	9304      	str	r3, [sp, #16]
 800a102:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a106:	4829      	ldr	r0, [pc, #164]	@ (800a1ac <_vfiprintf_r+0x220>)
 800a108:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a10c:	2206      	movs	r2, #6
 800a10e:	f7f6 f877 	bl	8000200 <memchr>
 800a112:	2800      	cmp	r0, #0
 800a114:	d03f      	beq.n	800a196 <_vfiprintf_r+0x20a>
 800a116:	4b26      	ldr	r3, [pc, #152]	@ (800a1b0 <_vfiprintf_r+0x224>)
 800a118:	bb1b      	cbnz	r3, 800a162 <_vfiprintf_r+0x1d6>
 800a11a:	9b03      	ldr	r3, [sp, #12]
 800a11c:	3307      	adds	r3, #7
 800a11e:	f023 0307 	bic.w	r3, r3, #7
 800a122:	3308      	adds	r3, #8
 800a124:	9303      	str	r3, [sp, #12]
 800a126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a128:	443b      	add	r3, r7
 800a12a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a12c:	e76a      	b.n	800a004 <_vfiprintf_r+0x78>
 800a12e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a132:	460c      	mov	r4, r1
 800a134:	2001      	movs	r0, #1
 800a136:	e7a8      	b.n	800a08a <_vfiprintf_r+0xfe>
 800a138:	2300      	movs	r3, #0
 800a13a:	3401      	adds	r4, #1
 800a13c:	9305      	str	r3, [sp, #20]
 800a13e:	4619      	mov	r1, r3
 800a140:	f04f 0c0a 	mov.w	ip, #10
 800a144:	4620      	mov	r0, r4
 800a146:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a14a:	3a30      	subs	r2, #48	@ 0x30
 800a14c:	2a09      	cmp	r2, #9
 800a14e:	d903      	bls.n	800a158 <_vfiprintf_r+0x1cc>
 800a150:	2b00      	cmp	r3, #0
 800a152:	d0c6      	beq.n	800a0e2 <_vfiprintf_r+0x156>
 800a154:	9105      	str	r1, [sp, #20]
 800a156:	e7c4      	b.n	800a0e2 <_vfiprintf_r+0x156>
 800a158:	fb0c 2101 	mla	r1, ip, r1, r2
 800a15c:	4604      	mov	r4, r0
 800a15e:	2301      	movs	r3, #1
 800a160:	e7f0      	b.n	800a144 <_vfiprintf_r+0x1b8>
 800a162:	ab03      	add	r3, sp, #12
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	462a      	mov	r2, r5
 800a168:	4b12      	ldr	r3, [pc, #72]	@ (800a1b4 <_vfiprintf_r+0x228>)
 800a16a:	a904      	add	r1, sp, #16
 800a16c:	4630      	mov	r0, r6
 800a16e:	f7fd fbdb 	bl	8007928 <_printf_float>
 800a172:	4607      	mov	r7, r0
 800a174:	1c78      	adds	r0, r7, #1
 800a176:	d1d6      	bne.n	800a126 <_vfiprintf_r+0x19a>
 800a178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a17a:	07d9      	lsls	r1, r3, #31
 800a17c:	d405      	bmi.n	800a18a <_vfiprintf_r+0x1fe>
 800a17e:	89ab      	ldrh	r3, [r5, #12]
 800a180:	059a      	lsls	r2, r3, #22
 800a182:	d402      	bmi.n	800a18a <_vfiprintf_r+0x1fe>
 800a184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a186:	f7fe f92b 	bl	80083e0 <__retarget_lock_release_recursive>
 800a18a:	89ab      	ldrh	r3, [r5, #12]
 800a18c:	065b      	lsls	r3, r3, #25
 800a18e:	f53f af1f 	bmi.w	8009fd0 <_vfiprintf_r+0x44>
 800a192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a194:	e71e      	b.n	8009fd4 <_vfiprintf_r+0x48>
 800a196:	ab03      	add	r3, sp, #12
 800a198:	9300      	str	r3, [sp, #0]
 800a19a:	462a      	mov	r2, r5
 800a19c:	4b05      	ldr	r3, [pc, #20]	@ (800a1b4 <_vfiprintf_r+0x228>)
 800a19e:	a904      	add	r1, sp, #16
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	f7fd fe59 	bl	8007e58 <_printf_i>
 800a1a6:	e7e4      	b.n	800a172 <_vfiprintf_r+0x1e6>
 800a1a8:	0800aab0 	.word	0x0800aab0
 800a1ac:	0800aaba 	.word	0x0800aaba
 800a1b0:	08007929 	.word	0x08007929
 800a1b4:	08009f69 	.word	0x08009f69
 800a1b8:	0800aab6 	.word	0x0800aab6

0800a1bc <__swbuf_r>:
 800a1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1be:	460e      	mov	r6, r1
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	4605      	mov	r5, r0
 800a1c4:	b118      	cbz	r0, 800a1ce <__swbuf_r+0x12>
 800a1c6:	6a03      	ldr	r3, [r0, #32]
 800a1c8:	b90b      	cbnz	r3, 800a1ce <__swbuf_r+0x12>
 800a1ca:	f7fd fff1 	bl	80081b0 <__sinit>
 800a1ce:	69a3      	ldr	r3, [r4, #24]
 800a1d0:	60a3      	str	r3, [r4, #8]
 800a1d2:	89a3      	ldrh	r3, [r4, #12]
 800a1d4:	071a      	lsls	r2, r3, #28
 800a1d6:	d501      	bpl.n	800a1dc <__swbuf_r+0x20>
 800a1d8:	6923      	ldr	r3, [r4, #16]
 800a1da:	b943      	cbnz	r3, 800a1ee <__swbuf_r+0x32>
 800a1dc:	4621      	mov	r1, r4
 800a1de:	4628      	mov	r0, r5
 800a1e0:	f000 f82a 	bl	800a238 <__swsetup_r>
 800a1e4:	b118      	cbz	r0, 800a1ee <__swbuf_r+0x32>
 800a1e6:	f04f 37ff 	mov.w	r7, #4294967295
 800a1ea:	4638      	mov	r0, r7
 800a1ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	6922      	ldr	r2, [r4, #16]
 800a1f2:	1a98      	subs	r0, r3, r2
 800a1f4:	6963      	ldr	r3, [r4, #20]
 800a1f6:	b2f6      	uxtb	r6, r6
 800a1f8:	4283      	cmp	r3, r0
 800a1fa:	4637      	mov	r7, r6
 800a1fc:	dc05      	bgt.n	800a20a <__swbuf_r+0x4e>
 800a1fe:	4621      	mov	r1, r4
 800a200:	4628      	mov	r0, r5
 800a202:	f7ff fda7 	bl	8009d54 <_fflush_r>
 800a206:	2800      	cmp	r0, #0
 800a208:	d1ed      	bne.n	800a1e6 <__swbuf_r+0x2a>
 800a20a:	68a3      	ldr	r3, [r4, #8]
 800a20c:	3b01      	subs	r3, #1
 800a20e:	60a3      	str	r3, [r4, #8]
 800a210:	6823      	ldr	r3, [r4, #0]
 800a212:	1c5a      	adds	r2, r3, #1
 800a214:	6022      	str	r2, [r4, #0]
 800a216:	701e      	strb	r6, [r3, #0]
 800a218:	6962      	ldr	r2, [r4, #20]
 800a21a:	1c43      	adds	r3, r0, #1
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d004      	beq.n	800a22a <__swbuf_r+0x6e>
 800a220:	89a3      	ldrh	r3, [r4, #12]
 800a222:	07db      	lsls	r3, r3, #31
 800a224:	d5e1      	bpl.n	800a1ea <__swbuf_r+0x2e>
 800a226:	2e0a      	cmp	r6, #10
 800a228:	d1df      	bne.n	800a1ea <__swbuf_r+0x2e>
 800a22a:	4621      	mov	r1, r4
 800a22c:	4628      	mov	r0, r5
 800a22e:	f7ff fd91 	bl	8009d54 <_fflush_r>
 800a232:	2800      	cmp	r0, #0
 800a234:	d0d9      	beq.n	800a1ea <__swbuf_r+0x2e>
 800a236:	e7d6      	b.n	800a1e6 <__swbuf_r+0x2a>

0800a238 <__swsetup_r>:
 800a238:	b538      	push	{r3, r4, r5, lr}
 800a23a:	4b29      	ldr	r3, [pc, #164]	@ (800a2e0 <__swsetup_r+0xa8>)
 800a23c:	4605      	mov	r5, r0
 800a23e:	6818      	ldr	r0, [r3, #0]
 800a240:	460c      	mov	r4, r1
 800a242:	b118      	cbz	r0, 800a24c <__swsetup_r+0x14>
 800a244:	6a03      	ldr	r3, [r0, #32]
 800a246:	b90b      	cbnz	r3, 800a24c <__swsetup_r+0x14>
 800a248:	f7fd ffb2 	bl	80081b0 <__sinit>
 800a24c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a250:	0719      	lsls	r1, r3, #28
 800a252:	d422      	bmi.n	800a29a <__swsetup_r+0x62>
 800a254:	06da      	lsls	r2, r3, #27
 800a256:	d407      	bmi.n	800a268 <__swsetup_r+0x30>
 800a258:	2209      	movs	r2, #9
 800a25a:	602a      	str	r2, [r5, #0]
 800a25c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a260:	81a3      	strh	r3, [r4, #12]
 800a262:	f04f 30ff 	mov.w	r0, #4294967295
 800a266:	e033      	b.n	800a2d0 <__swsetup_r+0x98>
 800a268:	0758      	lsls	r0, r3, #29
 800a26a:	d512      	bpl.n	800a292 <__swsetup_r+0x5a>
 800a26c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a26e:	b141      	cbz	r1, 800a282 <__swsetup_r+0x4a>
 800a270:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a274:	4299      	cmp	r1, r3
 800a276:	d002      	beq.n	800a27e <__swsetup_r+0x46>
 800a278:	4628      	mov	r0, r5
 800a27a:	f7fe ff0d 	bl	8009098 <_free_r>
 800a27e:	2300      	movs	r3, #0
 800a280:	6363      	str	r3, [r4, #52]	@ 0x34
 800a282:	89a3      	ldrh	r3, [r4, #12]
 800a284:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a288:	81a3      	strh	r3, [r4, #12]
 800a28a:	2300      	movs	r3, #0
 800a28c:	6063      	str	r3, [r4, #4]
 800a28e:	6923      	ldr	r3, [r4, #16]
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	89a3      	ldrh	r3, [r4, #12]
 800a294:	f043 0308 	orr.w	r3, r3, #8
 800a298:	81a3      	strh	r3, [r4, #12]
 800a29a:	6923      	ldr	r3, [r4, #16]
 800a29c:	b94b      	cbnz	r3, 800a2b2 <__swsetup_r+0x7a>
 800a29e:	89a3      	ldrh	r3, [r4, #12]
 800a2a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a2a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2a8:	d003      	beq.n	800a2b2 <__swsetup_r+0x7a>
 800a2aa:	4621      	mov	r1, r4
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	f000 f883 	bl	800a3b8 <__smakebuf_r>
 800a2b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2b6:	f013 0201 	ands.w	r2, r3, #1
 800a2ba:	d00a      	beq.n	800a2d2 <__swsetup_r+0x9a>
 800a2bc:	2200      	movs	r2, #0
 800a2be:	60a2      	str	r2, [r4, #8]
 800a2c0:	6962      	ldr	r2, [r4, #20]
 800a2c2:	4252      	negs	r2, r2
 800a2c4:	61a2      	str	r2, [r4, #24]
 800a2c6:	6922      	ldr	r2, [r4, #16]
 800a2c8:	b942      	cbnz	r2, 800a2dc <__swsetup_r+0xa4>
 800a2ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2ce:	d1c5      	bne.n	800a25c <__swsetup_r+0x24>
 800a2d0:	bd38      	pop	{r3, r4, r5, pc}
 800a2d2:	0799      	lsls	r1, r3, #30
 800a2d4:	bf58      	it	pl
 800a2d6:	6962      	ldrpl	r2, [r4, #20]
 800a2d8:	60a2      	str	r2, [r4, #8]
 800a2da:	e7f4      	b.n	800a2c6 <__swsetup_r+0x8e>
 800a2dc:	2000      	movs	r0, #0
 800a2de:	e7f7      	b.n	800a2d0 <__swsetup_r+0x98>
 800a2e0:	20000068 	.word	0x20000068

0800a2e4 <_raise_r>:
 800a2e4:	291f      	cmp	r1, #31
 800a2e6:	b538      	push	{r3, r4, r5, lr}
 800a2e8:	4605      	mov	r5, r0
 800a2ea:	460c      	mov	r4, r1
 800a2ec:	d904      	bls.n	800a2f8 <_raise_r+0x14>
 800a2ee:	2316      	movs	r3, #22
 800a2f0:	6003      	str	r3, [r0, #0]
 800a2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f6:	bd38      	pop	{r3, r4, r5, pc}
 800a2f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a2fa:	b112      	cbz	r2, 800a302 <_raise_r+0x1e>
 800a2fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a300:	b94b      	cbnz	r3, 800a316 <_raise_r+0x32>
 800a302:	4628      	mov	r0, r5
 800a304:	f000 f830 	bl	800a368 <_getpid_r>
 800a308:	4622      	mov	r2, r4
 800a30a:	4601      	mov	r1, r0
 800a30c:	4628      	mov	r0, r5
 800a30e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a312:	f000 b817 	b.w	800a344 <_kill_r>
 800a316:	2b01      	cmp	r3, #1
 800a318:	d00a      	beq.n	800a330 <_raise_r+0x4c>
 800a31a:	1c59      	adds	r1, r3, #1
 800a31c:	d103      	bne.n	800a326 <_raise_r+0x42>
 800a31e:	2316      	movs	r3, #22
 800a320:	6003      	str	r3, [r0, #0]
 800a322:	2001      	movs	r0, #1
 800a324:	e7e7      	b.n	800a2f6 <_raise_r+0x12>
 800a326:	2100      	movs	r1, #0
 800a328:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a32c:	4620      	mov	r0, r4
 800a32e:	4798      	blx	r3
 800a330:	2000      	movs	r0, #0
 800a332:	e7e0      	b.n	800a2f6 <_raise_r+0x12>

0800a334 <raise>:
 800a334:	4b02      	ldr	r3, [pc, #8]	@ (800a340 <raise+0xc>)
 800a336:	4601      	mov	r1, r0
 800a338:	6818      	ldr	r0, [r3, #0]
 800a33a:	f7ff bfd3 	b.w	800a2e4 <_raise_r>
 800a33e:	bf00      	nop
 800a340:	20000068 	.word	0x20000068

0800a344 <_kill_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4d07      	ldr	r5, [pc, #28]	@ (800a364 <_kill_r+0x20>)
 800a348:	2300      	movs	r3, #0
 800a34a:	4604      	mov	r4, r0
 800a34c:	4608      	mov	r0, r1
 800a34e:	4611      	mov	r1, r2
 800a350:	602b      	str	r3, [r5, #0]
 800a352:	f7f7 fe37 	bl	8001fc4 <_kill>
 800a356:	1c43      	adds	r3, r0, #1
 800a358:	d102      	bne.n	800a360 <_kill_r+0x1c>
 800a35a:	682b      	ldr	r3, [r5, #0]
 800a35c:	b103      	cbz	r3, 800a360 <_kill_r+0x1c>
 800a35e:	6023      	str	r3, [r4, #0]
 800a360:	bd38      	pop	{r3, r4, r5, pc}
 800a362:	bf00      	nop
 800a364:	200008e0 	.word	0x200008e0

0800a368 <_getpid_r>:
 800a368:	f7f7 be24 	b.w	8001fb4 <_getpid>

0800a36c <__swhatbuf_r>:
 800a36c:	b570      	push	{r4, r5, r6, lr}
 800a36e:	460c      	mov	r4, r1
 800a370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a374:	2900      	cmp	r1, #0
 800a376:	b096      	sub	sp, #88	@ 0x58
 800a378:	4615      	mov	r5, r2
 800a37a:	461e      	mov	r6, r3
 800a37c:	da0d      	bge.n	800a39a <__swhatbuf_r+0x2e>
 800a37e:	89a3      	ldrh	r3, [r4, #12]
 800a380:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a384:	f04f 0100 	mov.w	r1, #0
 800a388:	bf14      	ite	ne
 800a38a:	2340      	movne	r3, #64	@ 0x40
 800a38c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a390:	2000      	movs	r0, #0
 800a392:	6031      	str	r1, [r6, #0]
 800a394:	602b      	str	r3, [r5, #0]
 800a396:	b016      	add	sp, #88	@ 0x58
 800a398:	bd70      	pop	{r4, r5, r6, pc}
 800a39a:	466a      	mov	r2, sp
 800a39c:	f000 f848 	bl	800a430 <_fstat_r>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	dbec      	blt.n	800a37e <__swhatbuf_r+0x12>
 800a3a4:	9901      	ldr	r1, [sp, #4]
 800a3a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a3aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a3ae:	4259      	negs	r1, r3
 800a3b0:	4159      	adcs	r1, r3
 800a3b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3b6:	e7eb      	b.n	800a390 <__swhatbuf_r+0x24>

0800a3b8 <__smakebuf_r>:
 800a3b8:	898b      	ldrh	r3, [r1, #12]
 800a3ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3bc:	079d      	lsls	r5, r3, #30
 800a3be:	4606      	mov	r6, r0
 800a3c0:	460c      	mov	r4, r1
 800a3c2:	d507      	bpl.n	800a3d4 <__smakebuf_r+0x1c>
 800a3c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	6123      	str	r3, [r4, #16]
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	6163      	str	r3, [r4, #20]
 800a3d0:	b003      	add	sp, #12
 800a3d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3d4:	ab01      	add	r3, sp, #4
 800a3d6:	466a      	mov	r2, sp
 800a3d8:	f7ff ffc8 	bl	800a36c <__swhatbuf_r>
 800a3dc:	9f00      	ldr	r7, [sp, #0]
 800a3de:	4605      	mov	r5, r0
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	f7fe fecc 	bl	8009180 <_malloc_r>
 800a3e8:	b948      	cbnz	r0, 800a3fe <__smakebuf_r+0x46>
 800a3ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ee:	059a      	lsls	r2, r3, #22
 800a3f0:	d4ee      	bmi.n	800a3d0 <__smakebuf_r+0x18>
 800a3f2:	f023 0303 	bic.w	r3, r3, #3
 800a3f6:	f043 0302 	orr.w	r3, r3, #2
 800a3fa:	81a3      	strh	r3, [r4, #12]
 800a3fc:	e7e2      	b.n	800a3c4 <__smakebuf_r+0xc>
 800a3fe:	89a3      	ldrh	r3, [r4, #12]
 800a400:	6020      	str	r0, [r4, #0]
 800a402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a406:	81a3      	strh	r3, [r4, #12]
 800a408:	9b01      	ldr	r3, [sp, #4]
 800a40a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a40e:	b15b      	cbz	r3, 800a428 <__smakebuf_r+0x70>
 800a410:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a414:	4630      	mov	r0, r6
 800a416:	f000 f81d 	bl	800a454 <_isatty_r>
 800a41a:	b128      	cbz	r0, 800a428 <__smakebuf_r+0x70>
 800a41c:	89a3      	ldrh	r3, [r4, #12]
 800a41e:	f023 0303 	bic.w	r3, r3, #3
 800a422:	f043 0301 	orr.w	r3, r3, #1
 800a426:	81a3      	strh	r3, [r4, #12]
 800a428:	89a3      	ldrh	r3, [r4, #12]
 800a42a:	431d      	orrs	r5, r3
 800a42c:	81a5      	strh	r5, [r4, #12]
 800a42e:	e7cf      	b.n	800a3d0 <__smakebuf_r+0x18>

0800a430 <_fstat_r>:
 800a430:	b538      	push	{r3, r4, r5, lr}
 800a432:	4d07      	ldr	r5, [pc, #28]	@ (800a450 <_fstat_r+0x20>)
 800a434:	2300      	movs	r3, #0
 800a436:	4604      	mov	r4, r0
 800a438:	4608      	mov	r0, r1
 800a43a:	4611      	mov	r1, r2
 800a43c:	602b      	str	r3, [r5, #0]
 800a43e:	f7f7 fe21 	bl	8002084 <_fstat>
 800a442:	1c43      	adds	r3, r0, #1
 800a444:	d102      	bne.n	800a44c <_fstat_r+0x1c>
 800a446:	682b      	ldr	r3, [r5, #0]
 800a448:	b103      	cbz	r3, 800a44c <_fstat_r+0x1c>
 800a44a:	6023      	str	r3, [r4, #0]
 800a44c:	bd38      	pop	{r3, r4, r5, pc}
 800a44e:	bf00      	nop
 800a450:	200008e0 	.word	0x200008e0

0800a454 <_isatty_r>:
 800a454:	b538      	push	{r3, r4, r5, lr}
 800a456:	4d06      	ldr	r5, [pc, #24]	@ (800a470 <_isatty_r+0x1c>)
 800a458:	2300      	movs	r3, #0
 800a45a:	4604      	mov	r4, r0
 800a45c:	4608      	mov	r0, r1
 800a45e:	602b      	str	r3, [r5, #0]
 800a460:	f7f7 fe20 	bl	80020a4 <_isatty>
 800a464:	1c43      	adds	r3, r0, #1
 800a466:	d102      	bne.n	800a46e <_isatty_r+0x1a>
 800a468:	682b      	ldr	r3, [r5, #0]
 800a46a:	b103      	cbz	r3, 800a46e <_isatty_r+0x1a>
 800a46c:	6023      	str	r3, [r4, #0]
 800a46e:	bd38      	pop	{r3, r4, r5, pc}
 800a470:	200008e0 	.word	0x200008e0

0800a474 <atan2f>:
 800a474:	f000 b82e 	b.w	800a4d4 <__ieee754_atan2f>

0800a478 <sqrtf>:
 800a478:	b508      	push	{r3, lr}
 800a47a:	ed2d 8b02 	vpush	{d8}
 800a47e:	eeb0 8a40 	vmov.f32	s16, s0
 800a482:	f000 f817 	bl	800a4b4 <__ieee754_sqrtf>
 800a486:	eeb4 8a48 	vcmp.f32	s16, s16
 800a48a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a48e:	d60c      	bvs.n	800a4aa <sqrtf+0x32>
 800a490:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a4b0 <sqrtf+0x38>
 800a494:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a49c:	d505      	bpl.n	800a4aa <sqrtf+0x32>
 800a49e:	f7fd ff73 	bl	8008388 <__errno>
 800a4a2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a4a6:	2321      	movs	r3, #33	@ 0x21
 800a4a8:	6003      	str	r3, [r0, #0]
 800a4aa:	ecbd 8b02 	vpop	{d8}
 800a4ae:	bd08      	pop	{r3, pc}
 800a4b0:	00000000 	.word	0x00000000

0800a4b4 <__ieee754_sqrtf>:
 800a4b4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a4b8:	4770      	bx	lr

0800a4ba <feclearexcept>:
 800a4ba:	eef1 3a10 	vmrs	r3, fpscr
 800a4be:	ea23 0000 	bic.w	r0, r3, r0
 800a4c2:	eee1 0a10 	vmsr	fpscr, r0
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	4770      	bx	lr

0800a4ca <fetestexcept>:
 800a4ca:	eef1 3a10 	vmrs	r3, fpscr
 800a4ce:	4018      	ands	r0, r3
 800a4d0:	4770      	bx	lr
	...

0800a4d4 <__ieee754_atan2f>:
 800a4d4:	ee10 2a90 	vmov	r2, s1
 800a4d8:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800a4dc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a4e0:	b510      	push	{r4, lr}
 800a4e2:	eef0 7a40 	vmov.f32	s15, s0
 800a4e6:	d806      	bhi.n	800a4f6 <__ieee754_atan2f+0x22>
 800a4e8:	ee10 0a10 	vmov	r0, s0
 800a4ec:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a4f0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a4f4:	d904      	bls.n	800a500 <__ieee754_atan2f+0x2c>
 800a4f6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a4fa:	eeb0 0a67 	vmov.f32	s0, s15
 800a4fe:	bd10      	pop	{r4, pc}
 800a500:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800a504:	d103      	bne.n	800a50e <__ieee754_atan2f+0x3a>
 800a506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a50a:	f000 b883 	b.w	800a614 <atanf>
 800a50e:	1794      	asrs	r4, r2, #30
 800a510:	f004 0402 	and.w	r4, r4, #2
 800a514:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a518:	b943      	cbnz	r3, 800a52c <__ieee754_atan2f+0x58>
 800a51a:	2c02      	cmp	r4, #2
 800a51c:	d05e      	beq.n	800a5dc <__ieee754_atan2f+0x108>
 800a51e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a5f0 <__ieee754_atan2f+0x11c>
 800a522:	2c03      	cmp	r4, #3
 800a524:	bf08      	it	eq
 800a526:	eef0 7a47 	vmoveq.f32	s15, s14
 800a52a:	e7e6      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a52c:	b941      	cbnz	r1, 800a540 <__ieee754_atan2f+0x6c>
 800a52e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800a5f4 <__ieee754_atan2f+0x120>
 800a532:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a5f8 <__ieee754_atan2f+0x124>
 800a536:	2800      	cmp	r0, #0
 800a538:	bfb8      	it	lt
 800a53a:	eef0 7a47 	vmovlt.f32	s15, s14
 800a53e:	e7dc      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a540:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a544:	d110      	bne.n	800a568 <__ieee754_atan2f+0x94>
 800a546:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a54a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a54e:	d107      	bne.n	800a560 <__ieee754_atan2f+0x8c>
 800a550:	2c02      	cmp	r4, #2
 800a552:	d846      	bhi.n	800a5e2 <__ieee754_atan2f+0x10e>
 800a554:	4b29      	ldr	r3, [pc, #164]	@ (800a5fc <__ieee754_atan2f+0x128>)
 800a556:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a55a:	edd3 7a00 	vldr	s15, [r3]
 800a55e:	e7cc      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a560:	2c02      	cmp	r4, #2
 800a562:	d841      	bhi.n	800a5e8 <__ieee754_atan2f+0x114>
 800a564:	4b26      	ldr	r3, [pc, #152]	@ (800a600 <__ieee754_atan2f+0x12c>)
 800a566:	e7f6      	b.n	800a556 <__ieee754_atan2f+0x82>
 800a568:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a56c:	d0df      	beq.n	800a52e <__ieee754_atan2f+0x5a>
 800a56e:	1a5b      	subs	r3, r3, r1
 800a570:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800a574:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a578:	da1a      	bge.n	800a5b0 <__ieee754_atan2f+0xdc>
 800a57a:	2a00      	cmp	r2, #0
 800a57c:	da01      	bge.n	800a582 <__ieee754_atan2f+0xae>
 800a57e:	313c      	adds	r1, #60	@ 0x3c
 800a580:	db19      	blt.n	800a5b6 <__ieee754_atan2f+0xe2>
 800a582:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a586:	f000 f919 	bl	800a7bc <fabsf>
 800a58a:	f000 f843 	bl	800a614 <atanf>
 800a58e:	eef0 7a40 	vmov.f32	s15, s0
 800a592:	2c01      	cmp	r4, #1
 800a594:	d012      	beq.n	800a5bc <__ieee754_atan2f+0xe8>
 800a596:	2c02      	cmp	r4, #2
 800a598:	d017      	beq.n	800a5ca <__ieee754_atan2f+0xf6>
 800a59a:	2c00      	cmp	r4, #0
 800a59c:	d0ad      	beq.n	800a4fa <__ieee754_atan2f+0x26>
 800a59e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800a604 <__ieee754_atan2f+0x130>
 800a5a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a5a6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800a608 <__ieee754_atan2f+0x134>
 800a5aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a5ae:	e7a4      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a5b0:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800a5f4 <__ieee754_atan2f+0x120>
 800a5b4:	e7ed      	b.n	800a592 <__ieee754_atan2f+0xbe>
 800a5b6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a60c <__ieee754_atan2f+0x138>
 800a5ba:	e7ea      	b.n	800a592 <__ieee754_atan2f+0xbe>
 800a5bc:	ee17 3a90 	vmov	r3, s15
 800a5c0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a5c4:	ee07 3a90 	vmov	s15, r3
 800a5c8:	e797      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a5ca:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800a604 <__ieee754_atan2f+0x130>
 800a5ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a5d2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a608 <__ieee754_atan2f+0x134>
 800a5d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5da:	e78e      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a5dc:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a608 <__ieee754_atan2f+0x134>
 800a5e0:	e78b      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a5e2:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800a610 <__ieee754_atan2f+0x13c>
 800a5e6:	e788      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a5e8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a60c <__ieee754_atan2f+0x138>
 800a5ec:	e785      	b.n	800a4fa <__ieee754_atan2f+0x26>
 800a5ee:	bf00      	nop
 800a5f0:	c0490fdb 	.word	0xc0490fdb
 800a5f4:	3fc90fdb 	.word	0x3fc90fdb
 800a5f8:	bfc90fdb 	.word	0xbfc90fdb
 800a5fc:	0800ac14 	.word	0x0800ac14
 800a600:	0800ac08 	.word	0x0800ac08
 800a604:	33bbbd2e 	.word	0x33bbbd2e
 800a608:	40490fdb 	.word	0x40490fdb
 800a60c:	00000000 	.word	0x00000000
 800a610:	3f490fdb 	.word	0x3f490fdb

0800a614 <atanf>:
 800a614:	b538      	push	{r3, r4, r5, lr}
 800a616:	ee10 5a10 	vmov	r5, s0
 800a61a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a61e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800a622:	eef0 7a40 	vmov.f32	s15, s0
 800a626:	d310      	bcc.n	800a64a <atanf+0x36>
 800a628:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800a62c:	d904      	bls.n	800a638 <atanf+0x24>
 800a62e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a632:	eeb0 0a67 	vmov.f32	s0, s15
 800a636:	bd38      	pop	{r3, r4, r5, pc}
 800a638:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800a770 <atanf+0x15c>
 800a63c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800a774 <atanf+0x160>
 800a640:	2d00      	cmp	r5, #0
 800a642:	bfc8      	it	gt
 800a644:	eef0 7a47 	vmovgt.f32	s15, s14
 800a648:	e7f3      	b.n	800a632 <atanf+0x1e>
 800a64a:	4b4b      	ldr	r3, [pc, #300]	@ (800a778 <atanf+0x164>)
 800a64c:	429c      	cmp	r4, r3
 800a64e:	d810      	bhi.n	800a672 <atanf+0x5e>
 800a650:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800a654:	d20a      	bcs.n	800a66c <atanf+0x58>
 800a656:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a77c <atanf+0x168>
 800a65a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a65e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a662:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a66a:	dce2      	bgt.n	800a632 <atanf+0x1e>
 800a66c:	f04f 33ff 	mov.w	r3, #4294967295
 800a670:	e013      	b.n	800a69a <atanf+0x86>
 800a672:	f000 f8a3 	bl	800a7bc <fabsf>
 800a676:	4b42      	ldr	r3, [pc, #264]	@ (800a780 <atanf+0x16c>)
 800a678:	429c      	cmp	r4, r3
 800a67a:	d84f      	bhi.n	800a71c <atanf+0x108>
 800a67c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a680:	429c      	cmp	r4, r3
 800a682:	d841      	bhi.n	800a708 <atanf+0xf4>
 800a684:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800a688:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a68c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a690:	2300      	movs	r3, #0
 800a692:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a696:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a69a:	1c5a      	adds	r2, r3, #1
 800a69c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a6a0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a784 <atanf+0x170>
 800a6a4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800a788 <atanf+0x174>
 800a6a8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800a78c <atanf+0x178>
 800a6ac:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a6b0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a6b4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800a790 <atanf+0x17c>
 800a6b8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a6bc:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a794 <atanf+0x180>
 800a6c0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a6c4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a798 <atanf+0x184>
 800a6c8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a6cc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a79c <atanf+0x188>
 800a6d0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a6d4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800a7a0 <atanf+0x18c>
 800a6d8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a6dc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a7a4 <atanf+0x190>
 800a6e0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a6e4:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800a7a8 <atanf+0x194>
 800a6e8:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a6ec:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800a7ac <atanf+0x198>
 800a6f0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a6f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a6f8:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a6fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a700:	d121      	bne.n	800a746 <atanf+0x132>
 800a702:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a706:	e794      	b.n	800a632 <atanf+0x1e>
 800a708:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a70c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a710:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a714:	2301      	movs	r3, #1
 800a716:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a71a:	e7be      	b.n	800a69a <atanf+0x86>
 800a71c:	4b24      	ldr	r3, [pc, #144]	@ (800a7b0 <atanf+0x19c>)
 800a71e:	429c      	cmp	r4, r3
 800a720:	d80b      	bhi.n	800a73a <atanf+0x126>
 800a722:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800a726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a72a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a72e:	2302      	movs	r3, #2
 800a730:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a738:	e7af      	b.n	800a69a <atanf+0x86>
 800a73a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a73e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a742:	2303      	movs	r3, #3
 800a744:	e7a9      	b.n	800a69a <atanf+0x86>
 800a746:	4a1b      	ldr	r2, [pc, #108]	@ (800a7b4 <atanf+0x1a0>)
 800a748:	491b      	ldr	r1, [pc, #108]	@ (800a7b8 <atanf+0x1a4>)
 800a74a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a74e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a752:	edd3 6a00 	vldr	s13, [r3]
 800a756:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a75a:	2d00      	cmp	r5, #0
 800a75c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a760:	edd2 7a00 	vldr	s15, [r2]
 800a764:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a768:	bfb8      	it	lt
 800a76a:	eef1 7a67 	vneglt.f32	s15, s15
 800a76e:	e760      	b.n	800a632 <atanf+0x1e>
 800a770:	bfc90fdb 	.word	0xbfc90fdb
 800a774:	3fc90fdb 	.word	0x3fc90fdb
 800a778:	3edfffff 	.word	0x3edfffff
 800a77c:	7149f2ca 	.word	0x7149f2ca
 800a780:	3f97ffff 	.word	0x3f97ffff
 800a784:	3c8569d7 	.word	0x3c8569d7
 800a788:	3d4bda59 	.word	0x3d4bda59
 800a78c:	bd6ef16b 	.word	0xbd6ef16b
 800a790:	3d886b35 	.word	0x3d886b35
 800a794:	3dba2e6e 	.word	0x3dba2e6e
 800a798:	3e124925 	.word	0x3e124925
 800a79c:	3eaaaaab 	.word	0x3eaaaaab
 800a7a0:	bd15a221 	.word	0xbd15a221
 800a7a4:	bd9d8795 	.word	0xbd9d8795
 800a7a8:	bde38e38 	.word	0xbde38e38
 800a7ac:	be4ccccd 	.word	0xbe4ccccd
 800a7b0:	401bffff 	.word	0x401bffff
 800a7b4:	0800ac30 	.word	0x0800ac30
 800a7b8:	0800ac20 	.word	0x0800ac20

0800a7bc <fabsf>:
 800a7bc:	ee10 3a10 	vmov	r3, s0
 800a7c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a7c4:	ee00 3a10 	vmov	s0, r3
 800a7c8:	4770      	bx	lr
	...

0800a7cc <_init>:
 800a7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ce:	bf00      	nop
 800a7d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7d2:	bc08      	pop	{r3}
 800a7d4:	469e      	mov	lr, r3
 800a7d6:	4770      	bx	lr

0800a7d8 <_fini>:
 800a7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7da:	bf00      	nop
 800a7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7de:	bc08      	pop	{r3}
 800a7e0:	469e      	mov	lr, r3
 800a7e2:	4770      	bx	lr
