$date
	Sat Oct 22 20:57:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#569825
b10100 !
1"
#569826
b10100 &
b10100 %
1$
#569827
0"
#569830
b1010 &
b1010 %
#569834
b101 &
b101 %
#569838
b10000 &
b10000 %
#569842
b1000 &
b1000 %
#569846
b100 &
b100 %
#569850
b10 &
b10 %
#569854
b1 &
1#
b1 %
#569858
b0 &
b0 %
0#
0$
#1605153
b10 !
1"
#1605154
b10 &
b10 %
1$
#1605155
0"
#1605158
b1 &
1#
b1 %
#1605162
b0 &
b0 %
0#
0$
#2554559
b11101 !
1"
#2554562
b11101 &
b11101 %
1$
#2554563
0"
#2554566
b1011000 &
b1011000 %
#2554570
b101100 &
b101100 %
#2554574
b10110 &
b10110 %
#2554578
b1011 &
b1011 %
#2554582
b100010 &
b100010 %
#2554586
b10001 &
b10001 %
#2554590
b110100 &
b110100 %
#2554594
b11010 &
b11010 %
#2554598
b1101 &
b1101 %
#2554602
b101000 &
b101000 %
#2554606
b10100 &
b10100 %
#2554610
b1010 &
b1010 %
#2554614
b101 &
b101 %
#2554618
b10000 &
b10000 %
#2554622
b1000 &
b1000 %
#2554626
b100 &
b100 %
#2554630
b10 &
b10 %
#2554634
b1 &
b1 %
1#
#2554638
b0 &
0#
b0 %
0$
#4500012
