#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  4 06:06:40 2021
# Process ID: 290455
# Current directory: /home/narendiran/Desktop/AXILearning
# Command line: vivado VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.xpr
# Log file: /home/narendiran/Desktop/AXILearning/vivado.log
# Journal file: /home/narendiran/Desktop/AXILearning/vivado.jou
#-----------------------------------------------------------
start_gui
open_project VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.xpr
launch_simulation
source tbReadFromBRAMusingAXIMaster.tcl
update_compile_order -fileset sources_1
restart
restart
run 1 us
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg
set_property xsim.view /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg [get_filesets sim_1]
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd}
update_module_reference BRAMReadingMaster_MasterReadFromBram_0_0
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -top
close_sim
generate_target Simulation [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd]
export_ip_user_files -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -directory /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/sim_scripts -ip_user_files_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files -ipstatic_source_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/modelsim} {questa=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/questa} {ies=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/ies} {xcelium=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/xcelium} {vcs=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/vcs} {riviera=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg
source tbReadFromBRAMusingAXIMaster.tcl
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd}
update_module_reference BRAMReadingMaster_MasterReadFromBram_0_0
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -top
close_sim
generate_target Simulation [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd]
export_ip_user_files -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -directory /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/sim_scripts -ip_user_files_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files -ipstatic_source_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/modelsim} {questa=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/questa} {ies=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/ies} {xcelium=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/xcelium} {vcs=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/vcs} {riviera=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg
source tbReadFromBRAMusingAXIMaster.tcl
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg}
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd}
update_module_reference BRAMReadingMaster_MasterReadFromBram_0_0
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -top
close_sim
generate_target Simulation [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd]
export_ip_user_files -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -directory /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/sim_scripts -ip_user_files_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files -ipstatic_source_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/modelsim} {questa=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/questa} {ies=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/ies} {xcelium=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/xcelium} {vcs=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/vcs} {riviera=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg
source tbReadFromBRAMusingAXIMaster.tcl
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg}
create_bd_design "IPcheck"
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs BRAMReadingMaster]
close_bd_design [get_bd_designs BRAMReadingMaster]
create_bd_cell -type module -reference MasterReadFromBram MasterReadFromBram_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
delete_bd_objs [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_protocol_checker:2.0 axis_protocol_checker_0
endgroup
delete_bd_objs [get_bd_cells axis_protocol_checker_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axi4stream_vip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi4stream_vip_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins MasterReadFromBram_0/M_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi4stream_vip_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins MasterReadFromBram_0/M_AXI]
delete_bd_objs [get_bd_cells MasterReadFromBram_0] [get_bd_cells axi4stream_vip_0]
export_ip_user_files -of_objects  [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/IPcheck/IPcheck.bd] -no_script -reset -force -quiet
remove_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/IPcheck/IPcheck.bd
file delete -force /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/IPcheck
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/tbReadFromBRAMusingAXIMaster_behav.wcfg}
close_sim
close_project
create_project BRAMWritingUsingMasterAXI /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
file mkdir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/new
close [ open /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/new/MasterWriteToBRAM.v w ]
add_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/new/MasterWriteToBRAM.v
update_compile_order -fileset sources_1
create_bd_design "BlkBRAMWriteUsingMaster"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
create_bd_cell -type module -reference MasterWriteToBRAM MasterWriteToBRAM_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/MasterWriteToBRAM_0/M_AXI} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
regenerate_bd_layout
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
add_files -norecurse {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/new/MasterReadFromBram.v /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/new/MasterWriteToBRAM.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference MasterReadFromBram MasterReadFromBram_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/MasterReadFromBram_0/M_AXI} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins MasterReadFromBram_0/M_AXI]
regenerate_bd_layout
undo
undo
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_1]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/MasterReadFromBram_0/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins MasterReadFromBram_0/M_AXI_ACLK]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins MasterReadFromBram_0/M_AXI_ACLK]
connect_bd_net [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon_1/ARESETN] -boundary_type upper
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_port -dir I resetN
connect_bd_net [get_bd_pins /MasterWriteToBRAM_0/M_AXI_ARESETn] [get_bd_ports resetN]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir I clkIn
connect_bd_net [get_bd_pins /MasterWriteToBRAM_0/M_AXI_ACLK] [get_bd_ports clkIn]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells MasterWriteToBRAM_0]
make_bd_intf_pins_external  [get_bd_cells MasterWriteToBRAM_0]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells MasterReadFromBram_0]
make_bd_intf_pins_external  [get_bd_cells MasterReadFromBram_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/BlkBRAMWriteUsingMaster.bd] -top
add_files -norecurse /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/hdl/BlkBRAMWriteUsingMaster_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BlkBRAMWriteUsingMaster_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/BlkBRAMWriteUsingMaster.bd] -top
file mkdir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sim_1/new/tbBRAMwriteToBRAMusingMaster.v w ]
add_files -fileset sim_1 /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sim_1/new/tbBRAMwriteToBRAMusingMaster.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tbBRAMwriteToBRAMusingMaster [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
create_bd_design "rtesat"
update_compile_order -fileset sources_1
create_peripheral user.org user masterTest 1.0 -dir /home/narendiran/Desktop/AXILearning/VivadoProjects/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:masterTest:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:masterTest:1.0]
write_peripheral [ipx::find_open_core user.org:user:masterTest:1.0]
set_property  ip_repo_paths  /home/narendiran/Desktop/AXILearning/VivadoProjects/ip_repo/masterTest_1.0 [current_project]
update_ip_catalog -rebuild
current_bd_design [get_bd_designs BlkBRAMWriteUsingMaster]
current_bd_design [get_bd_designs rtesat]
ipx::edit_ip_in_project -upgrade true -name masterTest_v1_0_project -directory /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.tmp/masterTest_v1_0_project /home/narendiran/Desktop/AXILearning/VivadoProjects/ip_repo/masterTest_1.0/component.xml
update_compile_order -fileset sources_1
close_project
export_ip_user_files -of_objects  [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/rtesat/rtesat.bd] -no_script -reset -force -quiet
remove_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/rtesat/rtesat.bd
file delete -force /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/rtesat
generate_target Simulation [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/BlkBRAMWriteUsingMaster.bd]
export_ip_user_files -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/BlkBRAMWriteUsingMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/BlkBRAMWriteUsingMaster.bd] -directory /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.ip_user_files/sim_scripts -ip_user_files_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.ip_user_files -ipstatic_source_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.cache/compile_simlib/modelsim} {questa=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.cache/compile_simlib/questa} {ies=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.cache/compile_simlib/ies} {xcelium=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.cache/compile_simlib/xcelium} {vcs=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.cache/compile_simlib/vcs} {riviera=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tbBRAMwriteToBRAMusingMaster.tcl
restart
run 1 us
run 1 us
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg
set_property xsim.view /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg [get_filesets sim_1]
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg}
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg}
restart
run all
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg}
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg}
save_wave_config {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/tbBRAMwriteToBRAMusingMaster_behav.wcfg}
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMWritingUsingMasterAXI/BRAMWritingUsingMasterAXI.srcs/sources_1/bd/BlkBRAMWriteUsingMaster/BlkBRAMWriteUsingMaster.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_accum:12.0 c_accum_0
endgroup
delete_bd_objs [get_bd_cells c_accum_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
validate_bd_design
save_bd_design
close_sim
close_project
create_project testProjectDelete /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
create_bd_design "BlkUARTTRYout"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
add_files -norecurse /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/hdl/BlkUARTTRYout_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 50 .. 51}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_run synth_1
reset_run BlkUARTTRYout_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {EMIO}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports uart_rtl]
startgroup
create_bd_port -dir I rx
connect_bd_net [get_bd_pins /axi_uartlite_0/rx] [get_bd_ports rx]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir O tx
connect_bd_net [get_bd_pins /axi_uartlite_0/tx] [get_bd_ports tx]
endgroup
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
save_bd_design
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_nets axi_uartlite_0_tx] [get_bd_nets rx_1] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_ports tx]
regenerate_bd_layout
delete_bd_objs [get_bd_ports rx]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk
file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

launch_sdk -workspace /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk -hwspec /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

startgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells axi_gpio_0] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO] [get_bd_intf_ports btns_4bits]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
delete_bd_objs [get_bd_cells processing_system7_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -sync -no_script -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -sync -no_script -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd}
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {sws_4bits}] [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.srcs/sources_1/bd/BlkUARTTRYout/BlkUARTTRYout.bd] -top
reset_run synth_1
reset_run BlkUARTTRYout_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.runs/impl_1/BlkUARTTRYout_wrapper.sysdef /home/narendiran/Desktop/AXILearning/VivadoProjects/testProjectDelete/testProjectDelete.sdk/BlkUARTTRYout_wrapper.hdf

startgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells axi_gpio_0] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports leds_4bits] [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
endgroup
save_bd_design
close_project
create_project MasterAXIGPIO /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
create_bd_design "BlkGPIO"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
add_files -norecurse {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/new/MasterReadFromBram.v /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/new/MasterWriteToBRAM.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference MasterWriteToBRAM MasterWriteToBRAM_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/MasterWriteToBRAM_0/M_AXI} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins MasterWriteToBRAM_0/writeAddr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {5}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins MasterWriteToBRAM_0/writeData]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_port -dir I clkIn
connect_bd_net [get_bd_pins /MasterWriteToBRAM_0/M_AXI_ACLK] [get_bd_ports clkIn]
endgroup
create_bd_port -dir I resetN
connect_bd_net [get_bd_ports resetN] [get_bd_pins MasterWriteToBRAM_0/M_AXI_ARESETn]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
regenerate_bd_layout
validate_bd_design -force
startgroup
create_bd_port -dir I initializeOperation
connect_bd_net [get_bd_pins /MasterWriteToBRAM_0/initializeOperation] [get_bd_ports initializeOperation]
endgroup
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
add_files -norecurse /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/hdl/BlkGPIO_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BlkGPIO_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
regenerate_bd_layout
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports initializeOperation Y16
set_property IOSTANDARD LVCMOS33 [get_ports [list initializeOperation]]
place_ports resetN R18
place_ports clkIn L16
set_property IOSTANDARD LVCMOS33 [get_ports [list clkIn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list resetN]]
file mkdir /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new
close [ open /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc w ]
add_files -fileset constrs_1 /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc
set_property target_constrs_file /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc [current_fileset -constrset]
save_constraints -force
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd]
refresh_design
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd}
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
validate_bd_design -force
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
reset_run synth_1
reset_run BlkGPIO_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets MasterWriteToBRAM_0_axi_periph_M00_AXI] [get_bd_intf_nets MasterWriteToBRAM_0_M_AXI] [get_bd_cells MasterWriteToBRAM_0_axi_periph]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins MasterWriteToBRAM_0/M_AXI]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
regenerate_bd_layout
validate_bd_design -force
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd]
save_bd_design
regenerate_bd_layout
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference BlkGPIO_MasterWriteToBRAM_0_0
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
reset_target all [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd]
export_ip_user_files -of_objects  [get_files  /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -sync -no_script -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
validate_bd_design -force
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd]
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds_4bits_tri_o[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds_4bits_tri_o[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds_4bits_tri_o[1]}]]
set_property IOSTANDARD PCI33_3 [get_ports [list {leds_4bits_tri_o[0]}]]
set_property IOSTANDARD LVTTL [get_ports [list {leds_4bits_tri_o[0]}]]
place_ports {leds_4bits_tri_o[3]} D18
place_ports {leds_4bits_tri_o[2]} G14
place_ports {leds_4bits_tri_o[1]} M15
place_ports {leds_4bits_tri_o[0]} M14
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd}
close [ open /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/new/ResetNotGate.v w ]
add_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/new/ResetNotGate.v
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
create_bd_cell -type module -reference ResetNotGate ResetNotGate_0
save_bd_design
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd}
create_bd_cell -type module -reference ResetNotGate ResetNotGate_0
connect_bd_net [get_bd_ports resetN] [get_bd_pins ResetNotGate_0/resetIn]
connect_bd_net [get_bd_pins ResetNotGate_0/resetOut] [get_bd_pins MasterWriteToBRAM_0/M_AXI_ARESETn]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
save_bd_design
create_bd_cell -type module -reference MasterReadFromBram MasterReadFromBram_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
startgroup
create_bd_port -dir I -from 3 -to 0 sw_4bits
connect_bd_net [get_bd_pins /axi_gpio_1/gpio_io_i] [get_bd_ports sw_4bits]
endgroup
connect_bd_intf_net [get_bd_intf_pins MasterReadFromBram_0/M_AXI] [get_bd_intf_pins axi_gpio_1/S_AXI]
connect_bd_net [get_bd_ports clkIn] [get_bd_pins MasterReadFromBram_0/M_AXI_ACLK]
connect_bd_net [get_bd_pins MasterReadFromBram_0/M_AXI_ARESETn] [get_bd_pins ResetNotGate_0/resetOut]
regenerate_bd_layout
delete_bd_objs [get_bd_nets initializeOperation_1]
connect_bd_net [get_bd_ports initializeOperation] [get_bd_pins MasterReadFromBram_0/initializeOperation]
connect_bd_net [get_bd_pins MasterReadFromBram_0/readValid] [get_bd_pins MasterWriteToBRAM_0/initializeOperation]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins MasterReadFromBram_0/readValid] [get_bd_pins MasterWriteToBRAM_0/writeData]
undo
connect_bd_net [get_bd_pins MasterReadFromBram_0/readValue] [get_bd_pins MasterWriteToBRAM_0/writeData]
regenerate_bd_layout
connect_bd_net [get_bd_ports clkIn] [get_bd_pins axi_gpio_1/s_axi_aclk]
connect_bd_net [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins ResetNotGate_0/resetOut]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_pins MasterReadFromBram_0/readAddr] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
assign_bd_address [get_bd_addr_segs {axi_gpio_1/S_AXI/Reg }]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd] -top
update_module_reference BlkGPIO_MasterReadFromBram_0_0
