#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar  3 18:37:58 2023
# Process ID: 12752
# Current directory: D:/Desktop/RISC-V-pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12508 D:\Desktop\RISC-V-pipeline\RISC-V-pipeline.xpr
# Log file: D:/Desktop/RISC-V-pipeline/vivado.log
# Journal file: D:/Desktop/RISC-V-pipeline\vivado.jou
# Running On: DESKTOP-FELKDMR, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 16914 MB
#-----------------------------------------------------------
start_guoopen_project D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.xpruuupdate_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/top_tb/u_top/bus/rd_en}} 
current_wave_config {Untitled 1}
add_wave {{/top_tb/u_top/bus/interface_numled/ledDisplayCtrl/num_in}} 
run all
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation
source top_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/top_tb/u_top/bus/interface_numled/ledDisplayCtrl/num_in}} 
current_wave_config {Untitled 2}
add_wave {{/top_tb/u_top/bus/interface_numled/ledDisplayCtrl/led}} 
current_wave_config {Untitled 2}
add_wave {{/top_tb/u_top/bus/interface_numled/ledDisplayCtrl/num}} 
current_wave_config {Untitled 2}
add_wave {{/top_tb/u_top/bus/rd_en}} 
relaunch_sim
run all
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci] -no_script -reset -force -quiet
remove_files  -fileset FIFO_data D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci
file delete -force D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data
file delete -force d:/Desktop/RISC-V-pipeline/RISC-V-pipeline.gen/sources_1/ip/FIFO_data
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
launch_simulation
close_design
launch_simulation
launch_simulation
source top_tb.tcl
run all
current_wave_config {Untitled 4}
add_wave {{/top_tb/RV/If/inst}} 
current_wave_config {Untitled 4}
add_wave {{/top_tb/bus/interface_numled/ledDisplayCtrl/num_in}} 
current_wave_config {Untitled 4}
add_wave {{/top_tb/bus/interface_numled/ledDisplayCtrl/num}} 
relaunch_sim
run all
close_sim
launch_simulation
source top_tb.tcl
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/interface_LED_SWITCH.v] -no_script -reset -force -quiet
remove_files  D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/interface_LED_SWITCH.v
file delete -force D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/interface_LED_SWITCH.v
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name FIFO_data
set_property -dict [list \
  CONFIG.Component_Name {FIFO_data} \
  CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
  CONFIG.Input_Data_Width {32} \
  CONFIG.Read_Data_Count {true} \
  CONFIG.Reset_Pin {false} \
  CONFIG.Write_Data_Count {true} \
] [get_ips FIFO_data]
generate_target {instantiation_template} [get_files d:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci]
generate_target all [get_files  d:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci]
catch { config_ip_cache -export [get_ips -all FIFO_data] }
export_ip_user_files -of_objects [get_files d:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci]
export_simulation -of_objects [get_files d:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/ip/FIFO_data/FIFO_data.xci] -directory D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.ip_user_files -ipstatic_source_dir D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.cache/compile_simlib/modelsim} {questa=D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.cache/compile_simlib/questa} {riviera=D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.cache/compile_simlib/riviera} {activehdl=D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/inputCtrl_LED.v] -no_script -reset -force -quiet
remove_files  D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/inputCtrl_LED.v
file delete -force D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/inputCtrl_LED.v
export_ip_user_files -of_objects  [get_files D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/outputCtrl_Switch.v] -no_script -reset -force -quiet
remove_files  D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/outputCtrl_Switch.v
file delete -force D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/IO/interface_LED_SWITCH/outputCtrl_Switch.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
launch_simulation
source top_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/deviceClk}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/switch}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/dout}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/din}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/wr_en}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/rd_en}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/wr_clk}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/rd_clk}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/rd_data_count}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/your_instance_name/wr_data_count}} 
run all
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/FIFO/wr_data_count}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/FIFO/rd_data_count}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/deviceCLK/switch}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/deviceCLK/clk_out}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/deviceCLK/cnt}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/deviceCLK/clk_out}} 
current_wave_config {Untitled 6}
add_wave {{/top_tb/u_top/bus/deviceCLK/switch}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
close_sim
launch_simulation
source top_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/deviceCLK/switch}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/deviceCLK/clk_out}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/deviceCLK/cnt}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/deviceCLK/flag}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/deviceCLK}} 
run all
relaunch_sim
run all
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/deviceClk}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/data}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/data_out}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/rd_data_count}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/wr_data_count}} 
current_wave_config {Untitled 7}
add_wave {{/top_tb/u_top/bus/interface_numled/ledDisplayCtrl/num_in}} 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
