Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 16:52:38 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_442_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 ModCount151_instance/count_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No17_instance/Y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.382ns (10.764%)  route 3.167ns (89.236%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 7.018 - 4.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 1.576ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.429ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=24052, routed)       2.578     3.515    ModCount151_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X120Y145       FDCE                                         r  ModCount151_instance/count_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y145       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.594 r  ModCount151_instance/count_reg[2]_rep__3/Q
                         net (fo=112, routed)         1.138     4.732    MUX_Sum14_1_impl_1_LUT_instance/instLUT/count_reg[2]_rep__3
    SLICE_X138Y133       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.822 r  MUX_Sum14_1_impl_1_LUT_instance/instLUT/Y[33]_i_7/O
                         net (fo=69, routed)          0.476     5.298    MUX_Sum14_1_impl_1_instance/MUX_Sum14_1_impl_1_LUT_out[0]
    SLICE_X130Y140       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.422 r  MUX_Sum14_1_impl_1_instance/Y[33]_i_4/O
                         net (fo=34, routed)          1.504     6.926    MUX_Sum14_1_impl_1_instance/Y[33]_i_4_n_0
    SLICE_X134Y70        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     7.015 r  MUX_Sum14_1_impl_1_instance/Y[9]_i_1/O
                         net (fo=1, routed)           0.049     7.064    Delay1No17_instance/Y_reg[33]_1[9]
    SLICE_X134Y70        FDCE                                         r  Delay1No17_instance/Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=24052, routed)       2.371     7.018    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y70        FDCE                                         r  Delay1No17_instance/Y_reg[9]/C
                         clock pessimism              0.442     7.459    
                         clock uncertainty           -0.035     7.424    
    SLICE_X134Y70        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.449    Delay1No17_instance/Y_reg[9]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.385    




