drm/i915/whl: Introducing Whiskey Lake platform

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-957.el7
commit-author José Roberto de Souza <jose.souza@intel.com>
commit b9be78531d2710f4302545aa80e0678ed0a3dd09
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-957.el7/b9be7853.failed

Whiskey Lake uses the same gen graphics as Coffe Lake, including some
ids that were previously marked as reserved on Coffe Lake, but that
now are moved to WHL page.

So, let's just move them to WHL macros that will feed into CFL macro
just to keep it better organized to make easier future code review
but it will be handled as a CFL.

v2:
Fixing GT level of some ids

	Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
	Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
	Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
	Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180614233720.30517-1-jose.souza@intel.com
(cherry picked from commit b9be78531d2710f4302545aa80e0678ed0a3dd09)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/i915_pci.c
#	include/drm/i915_pciids.h
diff --cc drivers/gpu/drm/i915/i915_pci.c
index cd04f9c43a43,92e98773e53d..000000000000
--- a/drivers/gpu/drm/i915/i915_pci.c
+++ b/drivers/gpu/drm/i915/i915_pci.c
@@@ -479,31 -629,44 +479,42 @@@ static const struct pci_device_id pciid
  	INTEL_PINEVIEW_IDS(&intel_pineview_info),
  	INTEL_IRONLAKE_D_IDS(&intel_ironlake_d_info),
  	INTEL_IRONLAKE_M_IDS(&intel_ironlake_m_info),
 -	INTEL_SNB_D_GT1_IDS(&intel_sandybridge_d_gt1_info),
 -	INTEL_SNB_D_GT2_IDS(&intel_sandybridge_d_gt2_info),
 -	INTEL_SNB_M_GT1_IDS(&intel_sandybridge_m_gt1_info),
 -	INTEL_SNB_M_GT2_IDS(&intel_sandybridge_m_gt2_info),
 +	INTEL_SNB_D_IDS(&intel_sandybridge_d_info),
 +	INTEL_SNB_M_IDS(&intel_sandybridge_m_info),
  	INTEL_IVB_Q_IDS(&intel_ivybridge_q_info), /* must be first IVB */
 -	INTEL_IVB_M_GT1_IDS(&intel_ivybridge_m_gt1_info),
 -	INTEL_IVB_M_GT2_IDS(&intel_ivybridge_m_gt2_info),
 -	INTEL_IVB_D_GT1_IDS(&intel_ivybridge_d_gt1_info),
 -	INTEL_IVB_D_GT2_IDS(&intel_ivybridge_d_gt2_info),
 -	INTEL_HSW_GT1_IDS(&intel_haswell_gt1_info),
 -	INTEL_HSW_GT2_IDS(&intel_haswell_gt2_info),
 -	INTEL_HSW_GT3_IDS(&intel_haswell_gt3_info),
 +	INTEL_IVB_M_IDS(&intel_ivybridge_m_info),
 +	INTEL_IVB_D_IDS(&intel_ivybridge_d_info),
 +	INTEL_HSW_IDS(&intel_haswell_info),
  	INTEL_VLV_IDS(&intel_valleyview_info),
 -	INTEL_BDW_GT1_IDS(&intel_broadwell_gt1_info),
 -	INTEL_BDW_GT2_IDS(&intel_broadwell_gt2_info),
 +	INTEL_BDW_GT12_IDS(&intel_broadwell_info),
  	INTEL_BDW_GT3_IDS(&intel_broadwell_gt3_info),
 -	INTEL_BDW_RSVD_IDS(&intel_broadwell_rsvd_info),
 +	INTEL_BDW_RSVD_IDS(&intel_broadwell_info),
  	INTEL_CHV_IDS(&intel_cherryview_info),
 -	INTEL_SKL_GT1_IDS(&intel_skylake_gt1_info),
 -	INTEL_SKL_GT2_IDS(&intel_skylake_gt2_info),
 +	INTEL_SKL_GT1_IDS(&intel_skylake_info),
 +	INTEL_SKL_GT2_IDS(&intel_skylake_info),
  	INTEL_SKL_GT3_IDS(&intel_skylake_gt3_info),
 -	INTEL_SKL_GT4_IDS(&intel_skylake_gt4_info),
 +	INTEL_SKL_GT4_IDS(&intel_skylake_gt3_info),
  	INTEL_BXT_IDS(&intel_broxton_info),
  	INTEL_GLK_IDS(&intel_geminilake_info),
 -	INTEL_KBL_GT1_IDS(&intel_kabylake_gt1_info),
 -	INTEL_KBL_GT2_IDS(&intel_kabylake_gt2_info),
 +	INTEL_KBL_GT1_IDS(&intel_kabylake_info),
 +	INTEL_KBL_GT2_IDS(&intel_kabylake_info),
  	INTEL_KBL_GT3_IDS(&intel_kabylake_gt3_info),
  	INTEL_KBL_GT4_IDS(&intel_kabylake_gt3_info),
++<<<<<<< HEAD
 +	INTEL_CFL_S_IDS(&intel_coffeelake_info),
 +	INTEL_CFL_H_IDS(&intel_coffeelake_info),
 +	INTEL_CFL_U_IDS(&intel_coffeelake_gt3_info),
++=======
+ 	INTEL_CFL_S_GT1_IDS(&intel_coffeelake_gt1_info),
+ 	INTEL_CFL_S_GT2_IDS(&intel_coffeelake_gt2_info),
+ 	INTEL_CFL_H_GT2_IDS(&intel_coffeelake_gt2_info),
+ 	INTEL_CFL_U_GT2_IDS(&intel_coffeelake_gt2_info),
+ 	INTEL_CFL_U_GT3_IDS(&intel_coffeelake_gt3_info),
+ 	INTEL_WHL_U_GT1_IDS(&intel_coffeelake_gt1_info),
+ 	INTEL_WHL_U_GT2_IDS(&intel_coffeelake_gt2_info),
+ 	INTEL_WHL_U_GT3_IDS(&intel_coffeelake_gt3_info),
++>>>>>>> b9be78531d27 (drm/i915/whl: Introducing Whiskey Lake platform)
  	INTEL_CNL_IDS(&intel_cannonlake_info),
 -	INTEL_ICL_11_IDS(&intel_icelake_11_info),
  	{0, 0, 0}
  };
  MODULE_DEVICE_TABLE(pci, pciidlist);
diff --cc include/drm/i915_pciids.h
index ee15b263e5b8,d03350a38025..000000000000
--- a/include/drm/i915_pciids.h
+++ b/include/drm/i915_pciids.h
@@@ -347,27 -388,43 +347,63 @@@
  	INTEL_VGA_DEVICE(0x3E9B, info), /* Halo GT2 */ \
  	INTEL_VGA_DEVICE(0x3E94, info)  /* Halo GT2 */
  
++<<<<<<< HEAD
 +/* CFL U */
 +#define INTEL_CFL_U_IDS(info) \
++=======
+ /* CFL U GT2 */
+ #define INTEL_CFL_U_GT2_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x3EA9, info)
+ 
+ /* CFL U GT3 */
+ #define INTEL_CFL_U_GT3_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x3EA5, info), /* ULT GT3 */ \
++>>>>>>> b9be78531d27 (drm/i915/whl: Introducing Whiskey Lake platform)
  	INTEL_VGA_DEVICE(0x3EA6, info), /* ULT GT3 */ \
  	INTEL_VGA_DEVICE(0x3EA7, info), /* ULT GT3 */ \
 -	INTEL_VGA_DEVICE(0x3EA8, info)  /* ULT GT3 */
 -
 +	INTEL_VGA_DEVICE(0x3EA8, info), /* ULT GT3 */ \
 +	INTEL_VGA_DEVICE(0x3EA5, info)  /* ULT GT3 */
 +
++<<<<<<< HEAD
 +#define INTEL_CFL_IDS(info) \
 +	INTEL_CFL_S_IDS(info), \
 +	INTEL_CFL_H_IDS(info), \
 +	INTEL_CFL_U_IDS(info)
++=======
+ /* WHL/CFL U GT1 */
+ #define INTEL_WHL_U_GT1_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x3EA1, info)
+ 
+ /* WHL/CFL U GT2 */
+ #define INTEL_WHL_U_GT2_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x3EA0, info)
+ 
+ /* WHL/CFL U GT3 */
+ #define INTEL_WHL_U_GT3_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x3EA2, info), \
+ 	INTEL_VGA_DEVICE(0x3EA3, info), \
+ 	INTEL_VGA_DEVICE(0x3EA4, info)
+ 
+ #define INTEL_CFL_IDS(info)	   \
+ 	INTEL_CFL_S_GT1_IDS(info), \
+ 	INTEL_CFL_S_GT2_IDS(info), \
+ 	INTEL_CFL_H_GT2_IDS(info), \
+ 	INTEL_CFL_U_GT2_IDS(info), \
+ 	INTEL_CFL_U_GT3_IDS(info), \
+ 	INTEL_WHL_U_GT1_IDS(info), \
+ 	INTEL_WHL_U_GT2_IDS(info), \
+ 	INTEL_WHL_U_GT3_IDS(info)
++>>>>>>> b9be78531d27 (drm/i915/whl: Introducing Whiskey Lake platform)
  
 -/* CNL */
 -#define INTEL_CNL_IDS(info) \
 +/* CNL U 2+2 */
 +#define INTEL_CNL_U_GT2_IDS(info) \
 +	INTEL_VGA_DEVICE(0x5A52, info), \
 +	INTEL_VGA_DEVICE(0x5A5A, info), \
 +	INTEL_VGA_DEVICE(0x5A42, info), \
 +	INTEL_VGA_DEVICE(0x5A4A, info)
 +
 +/* CNL Y 2+2 */
 +#define INTEL_CNL_Y_GT2_IDS(info) \
  	INTEL_VGA_DEVICE(0x5A51, info), \
  	INTEL_VGA_DEVICE(0x5A59, info), \
  	INTEL_VGA_DEVICE(0x5A41, info), \
* Unmerged path drivers/gpu/drm/i915/i915_pci.c
* Unmerged path include/drm/i915_pciids.h
