<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Aug  2 06:07:28 2019


Command Line:  synthesis -f ber_measure_impl1_lattice.synproj -gui -msgset /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1 (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj (searchpath added)
VHDL library = work
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd
NGD file = ber_measure_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1". VHDL-1504
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(14): analyzing entity async_fifo. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(30): analyzing architecture structure. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd(19): analyzing entity calc_ber. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd(31): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd(57): analyzing entity dec_8b10b. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd(67): analyzing architecture behavioral. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd(26): analyzing entity deserializer. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd(37): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd(25): analyzing entity ft601. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd(56): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(21): analyzing entity prng_recv. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(42): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(26): analyzing entity top. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(58): analyzing architecture rtl_top. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(14): analyzing entity ddrx1. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(26): analyzing architecture structure. VHDL-1010
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(26): executing top(rtl_top)

WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(162): Register fifo_rd_en_15 is stuck at One. VDB-5014
WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(56): replacing existing netlist top(rtl_top). VHDL-1205
Top module name (VHDL): top
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pwr will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net LED_N_3 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net link_rdy will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net q2_buf[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net q2_buf[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sclk_buf will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net locked will be ignored due to unrecognized driver type
######## Converting I/O port FT601_DATA[31] to output.
######## Converting I/O port FT601_DATA[30] to output.
######## Converting I/O port FT601_DATA[29] to output.
######## Converting I/O port FT601_DATA[28] to output.
######## Converting I/O port FT601_DATA[27] to output.
######## Converting I/O port FT601_DATA[26] to output.
######## Converting I/O port FT601_DATA[25] to output.
######## Converting I/O port FT601_DATA[24] to output.
######## Converting I/O port FT601_DATA[23] to output.
######## Converting I/O port FT601_DATA[22] to output.
######## Converting I/O port FT601_DATA[21] to output.
######## Converting I/O port FT601_DATA[20] to output.
######## Converting I/O port FT601_DATA[19] to output.
######## Converting I/O port FT601_DATA[18] to output.
######## Converting I/O port FT601_DATA[17] to output.
######## Converting I/O port FT601_DATA[16] to output.
######## Converting I/O port FT601_DATA[15] to output.
######## Converting I/O port FT601_DATA[14] to output.
######## Converting I/O port FT601_DATA[13] to output.
######## Converting I/O port FT601_DATA[12] to output.
######## Converting I/O port FT601_DATA[11] to output.
######## Converting I/O port FT601_DATA[10] to output.
######## Converting I/O port FT601_DATA[9] to output.
######## Converting I/O port FT601_DATA[8] to output.
######## Converting I/O port FT601_DATA[7] to output.
######## Converting I/O port FT601_DATA[6] to output.
######## Converting I/O port FT601_DATA[5] to output.
######## Converting I/O port FT601_DATA[4] to output.
######## Converting I/O port FT601_DATA[3] to output.
######## Converting I/O port FT601_DATA[2] to output.
######## Converting I/O port FT601_DATA[1] to output.
######## Converting I/O port FT601_DATA[0] to output.
INFO - synthesis: Extracted state machine for register '\deser_inst/counter' with one-hot encoding
State machine has 8 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 

 111 

original encoding -> new encoding (one-hot encoding)

 000 -> 00000001

 001 -> 00000010

 010 -> 00000100

 011 -> 00001000

 100 -> 00010000

 101 -> 00100000

 110 -> 01000000

 111 -> 10000000




WARNING - synthesis: Skipping pad insertion on DATA_LANE[0] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on CLK_LANE due to black_box_pad_pin attribute.
WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(66): Register \prng_inst/sr_i0 is stuck at One. VDB-5014
WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(66): Register \prng_inst/sr_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(928): Register \deser_inst/counter_FSM_i6 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance \ft601_comp/i_valid_i2 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file ber_measure_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 85 of 2352 (3 % )
CCU2D => 5
DELAYE => 1
DLLDELC => 1
DQSDLLC => 1
FD1P3AX => 31
FD1P3IX => 21
FD1P3JX => 2
FD1S3AX => 22
FD1S3IX => 3
FD1S3JX => 6
FIFO8KB => 1
GSR => 1
IB => 5
IDDRXE => 1
INV => 2
LUT4 => 141
OB => 38
OBZ => 4
PFUMX => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : deser_inst/ddrx1_inst/sclk_buf, loads : 39
  Net : FT601_CLK_c, loads : 23
  Net : deser_inst/sclk, loads : 18
  Net : buf_clk, loads : 1
  Net : decoder_inst/mode, loads : 1
Clock Enable Nets
Number of Clock Enables: 23
Top 10 highest fanout Clock Enables:
  Net : deser_inst/bit_slip_N_87, loads : 15
  Net : deser_inst/sclk_buf_enable_13, loads : 10
  Net : deser_inst/sclk_buf_enable_26, loads : 5
  Net : deser_inst/sclk_buf_enable_25, loads : 5
  Net : deser_inst/sclk_buf_enable_9, loads : 4
  Net : deser_inst/sclk_buf_enable_15, loads : 3
  Net : ft601_comp/FT601_CLK_c_enable_17, loads : 3
  Net : ft601_comp/FT601_CLK_c_enable_18, loads : 3
  Net : ft601_comp/FT601_CLK_c_enable_15, loads : 3
  Net : deser_inst/sclk_buf_enable_19, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ft601_comp/i_tx_state_0, loads : 21
  Net : ft601_comp/i_tx_state_1, loads : 21
  Net : ft601_comp/i_tx_state_2, loads : 17
  Net : deser_inst/bit_slip_N_87, loads : 15
  Net : deser_inst/ddrx1_inst/n3217, loads : 14
  Net : ft601_comp/i_state_2, loads : 14
  Net : deser_inst/debug_2, loads : 12
  Net : ft601_comp/i_state_1, loads : 12
  Net : ft601_comp/i_state_0, loads : 11
  Net : ft601_comp/ft601_txe, loads : 11
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \decoder_inst/mode]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets FT601_CLK_c]             |  200.000 MHz|  180.963 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sclk]                    |  200.000 MHz|  268.240 MHz|     6  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \deser_inst/sclk_buf]    |  200.000 MHz|  146.714 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 215.098  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.336  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
