// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Fri Nov 21 12:29:06 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 9 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 11 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, inout o_STM32_SPI_MOSI, output i_STM32_SPI_MISO, 
            inout o_STM32_SPI_Clk, inout o_STM32_SPI_CS_n, output o_RHD_SPI_MOSI, 
            input i_RHD_SPI_MISO, output o_RHD_SPI_Clk, output o_RHD_SPI_CS_n, 
            input CTRL0_IN, output o_BOOST_ENABLE, output RGB0_OUT, output RGB1_OUT, 
            output RGB2_OUT, output LED1_OUT, output LED2_OUT, output LED3_OUT, 
            output LED4_OUT, output [3:0]o_Controller_Mode, output o_reset, 
            output [7:0]o_reset_Counter);
    
    (* is_clock=1, lineinfo="@8(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    wire GND_net, VCC_net, i_STM32_SPI_MISO_c, o_RHD_SPI_MOSI_c, i_RHD_SPI_MISO_c, 
        o_RHD_SPI_Clk_c, o_RHD_SPI_CS_n_c, o_reset_c, o_Controller_Mode_c_1, 
        o_Controller_Mode_c_0;
    (* lineinfo="@8(76[9],76[22])" *) wire [25:0]reset_counter;
    
    wire o_reset_Counter_c_7, o_reset_Counter_c_6, o_reset_Counter_c_5, 
        o_reset_Counter_c_4, o_reset_Counter_c_3, o_reset_Counter_c_2, 
        o_reset_Counter_c_1, o_reset_Counter_c_0, RGB2_OUT_c, stop_counting, 
        int_RHD_SPI_MOSI, int_RHD_SPI_MISO, int_RHD_SPI_CS_n, int_RHD_SPI_Clk, 
        int_STM32_SPI_MOSI, int_STM32_SPI_Clk, int_STM32_SPI_CS_n, n1101, 
        n3;
    (* lineinfo="@4(182[9],182[18])" *) wire [31:0]rhd_index;
    (* lineinfo="@4(283[9],283[22])" *) wire [15:0]\channel_array[0] ;
    
    wire rhd_done_config, n1221, n22378, n22366, n24897, n23768, 
        n4, n23765, n23762, n23761, n23759, n24894, n23754, n14859;
    wire [25:0]reset_counter_25__N_33;
    
    wire n7, n62, n23741, n7_adj_2785, n6, o_RHD_SPI_CS_n_c_N_2521, 
        o_RHD_SPI_Clk_c_N_2519, n23736, n23735, n4_adj_2786, n23732, 
        n10138, n62_adj_2787, n14476, n20646, n14510, n15, n23730, 
        n23727, n23724, n22155, n12788, n12855, n12864, n22385, 
        n22358, n14920, n9597, n9598, n9600, n9602, n9603, n21691, 
        maxfan_replicated_net_999, n20644, n17316, n31, n56, n14899, 
        n14900, n14, n13, n16660, n8, n7_adj_2788, n20642, n27089, 
        n25374, n22968, n22966, n22382, n22964, n22958, n15439, 
        n15_adj_2789, n14_adj_2790, n22380, n27320, n22944, n22318, 
        n27317, n27314, n20640, n20638, n27311, n27308, n20636, 
        n27305, n22907, n27302, n20634, n27299, n20632, n27296, 
        n20630, n27293, n27290, n27287, n27284, n14880, n14878, 
        n15142, n14873, n14868, n14866, n36, n34, n15_adj_2791, 
        n37, n11, n22377, n22379, n31_adj_2792, n16, n20628, n22315, 
        n22381, n14902, n40, n20626, n31_adj_2793, n20624, n20622, 
        o_RHD_SPI_MOSI_c_N_2517, n22367, n22319, n14904, n15_adj_2794, 
        n10054, n25377, maxfan_replicated_net_1480;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@8(128[12],128[28])" *) CLK_48MHz pll_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_int);
    (* lineinfo="@8(52[9],52[17])" *) OB RGB0_OUT_pad (.I(VCC_net), .O(RGB0_OUT));
    (* lse_init_val=0, lineinfo="@8(224[9],260[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(o_reset_Counter_c_1), 
            .SP(n37), .CK(pll_clk_int), .SR(n15_adj_2791), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(50[3],50[17])" *) OB o_BOOST_ENABLE_pad (.I(VCC_net), 
            .O(o_BOOST_ENABLE));
    (* lineinfo="@8(42[9],42[23])" *) OB o_RHD_SPI_CS_n_pad (.I(o_RHD_SPI_CS_n_c), 
            .O(o_RHD_SPI_CS_n));
    (* lineinfo="@8(41[9],41[22])" *) OB o_RHD_SPI_Clk_pad (.I(o_RHD_SPI_Clk_c), 
            .O(o_RHD_SPI_Clk));
    (* lineinfo="@8(39[9],39[23])" *) OB o_RHD_SPI_MOSI_pad (.I(o_RHD_SPI_MOSI_c), 
            .O(o_RHD_SPI_MOSI));
    (* lineinfo="@8(26[9],26[25])" *) OB i_STM32_SPI_MISO_pad (.I(i_STM32_SPI_MISO_c), 
            .O(i_STM32_SPI_MISO));
    (* lineinfo="@8(182[2],219[14])" *) BB_B o_STM32_SPI_CS_n_pad (.T_N(n1101), 
            .I(int_STM32_SPI_CS_n), .O(o_RHD_SPI_CS_n_c_N_2521), .B(o_STM32_SPI_CS_n));
    (* lineinfo="@8(182[2],219[14])" *) BB_B o_STM32_SPI_Clk_pad (.T_N(n1101), 
            .I(int_STM32_SPI_Clk), .O(o_RHD_SPI_Clk_c_N_2519), .B(o_STM32_SPI_Clk));
    (* lut_function="(A+(B))" *) LUT4 i12084_2_lut (.A(reset_counter[10]), 
            .B(reset_counter[9]), .Z(n22907));
    defparam i12084_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12140_4_lut (.A(reset_counter[15]), 
            .B(reset_counter[25]), .C(reset_counter[23]), .D(reset_counter[13]), 
            .Z(n22964));
    defparam i12140_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12134_4_lut (.A(o_reset_Counter_c_4), 
            .B(reset_counter[24]), .C(o_reset_Counter_c_2), .D(reset_counter[17]), 
            .Z(n22958));
    defparam i12134_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12144_4_lut (.A(reset_counter[14]), 
            .B(n22964), .C(n22907), .D(n31_adj_2792), .Z(n22968));
    defparam i12144_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12142_4_lut (.A(n34), .B(n22958), 
            .C(o_reset_Counter_c_0), .D(o_reset_Counter_c_3), .Z(n22966));
    defparam i12142_4_lut.INIT = "0xfffe";
    (* lineinfo="@8(182[2],219[14])" *) BB_B o_STM32_SPI_MOSI_pad (.T_N(n1101), 
            .I(int_STM32_SPI_MOSI), .O(o_RHD_SPI_MOSI_c_N_2517), .B(o_STM32_SPI_MOSI));
    (* lut_function="(A+!(B+((D)+!C)))", lineinfo="@8(76[9],76[22])" *) LUT4 i1_4_lut (.A(stop_counting), 
            .B(n22966), .C(n56), .D(n22968), .Z(n22155));
    defparam i1_4_lut.INIT = "0xaaba";
    (* lut_function="(!(A+!(B (C)+!B !(D))))" *) LUT4 i1_4_lut_adj_108 (.A(n15_adj_2791), 
            .B(n36), .C(o_Controller_Mode_c_1), .D(o_reset_Counter_c_1), 
            .Z(n15439));
    defparam i1_4_lut_adj_108.INIT = "0x4051";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n14510), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(n1221), 
            .Z(n14476));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i1 (.D(reset_counter_25__N_33[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_0));
    defparam reset_counter_1643__i1.REGSET = "RESET";
    defparam reset_counter_1643__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(224[9],260[16])" *) LUT4 i1_3_lut (.A(o_reset_Counter_c_5), 
            .B(n22385), .C(n22315), .Z(n16660));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n40));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_109 (.A(n14510), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(n1221), 
            .Z(n10138));
    defparam i1_2_lut_3_lut_4_lut_adj_109.INIT = "0x0004";
    (* lut_function="(!(A+(B (C+(D))+!B (C))))" *) LUT4 i13190_4_lut (.A(n22318), 
            .B(o_reset_Counter_c_4), .C(n16660), .D(n7_adj_2788), .Z(n15_adj_2791));
    defparam i13190_4_lut.INIT = "0x0105";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n10054), .C1(o_reset_Counter_c_0), 
            .D1(n27089), .CI1(n27089), .CO0(n27089), .CO1(n20622), .S1(reset_counter_25__N_33[0]));
    defparam reset_counter_1643_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_1.INIT1 = "0xc33c";
    (* lse_init_val=0, lineinfo="@8(224[9],260[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n15439), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@4(556[7],571[14])" *) LUT4 i3740_2_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .Z(n12788));
    defparam i3740_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_110 (.A(rhd_done_config), 
            .B(rhd_index[5]), .Z(n22377));
    defparam i1_2_lut_adj_110.INIT = "0xeeee";
    (* lut_function="(A (B+!(C (D)))+!A (B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_111 (.A(n14859), 
            .B(n22377), .C(n14880), .D(rhd_index[4]), .Z(n22381));
    defparam i1_4_lut_adj_111.INIT = "0xcfee";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C (D)))))" *) LUT4 i12795_4_lut (.A(n12788), 
            .B(rhd_index[3]), .C(rhd_index[2]), .D(rhd_done_config), .Z(n23761));
    defparam i12795_4_lut.INIT = "0x3020";
    (* lut_function="(A+(B))" *) LUT4 i12814_2_lut (.A(rhd_done_config), .B(rhd_index[3]), 
            .Z(n23762));
    defparam i12814_2_lut.INIT = "0xeeee";
    (* lineinfo="@8(53[9],53[17])" *) OB RGB1_OUT_pad (.I(VCC_net), .O(RGB1_OUT));
    (* lineinfo="@8(54[9],54[17])" *) OB RGB2_OUT_pad (.I(RGB2_OUT_c), .O(RGB2_OUT));
    (* lineinfo="@8(56[3],56[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@8(57[3],57[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@8(58[3],58[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@8(59[3],59[11])" *) OB LED4_OUT_pad (.I(VCC_net), .O(LED4_OUT));
    (* lineinfo="@8(61[3],61[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@8(61[3],61[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@8(61[3],61[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@8(61[3],61[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@8(62[3],62[10])" *) OB o_reset_pad (.I(maxfan_replicated_net_999), 
            .O(o_reset));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[7]  (.I(o_reset_Counter_c_7), 
            .O(o_reset_Counter[7]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[6]  (.I(o_reset_Counter_c_6), 
            .O(o_reset_Counter[6]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[5]  (.I(o_reset_Counter_c_5), 
            .O(o_reset_Counter[5]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[4]  (.I(o_reset_Counter_c_4), 
            .O(o_reset_Counter[4]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[3]  (.I(o_reset_Counter_c_3), 
            .O(o_reset_Counter[3]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[2]  (.I(o_reset_Counter_c_2), 
            .O(o_reset_Counter[2]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[1]  (.I(o_reset_Counter_c_1), 
            .O(o_reset_Counter[1]));
    (* lineinfo="@8(63[3],63[18])" *) OB \o_reset_Counter_pad[0]  (.I(o_reset_Counter_c_0), 
            .O(o_reset_Counter[0]));
    (* lineinfo="@8(22[9],22[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@8(40[3],40[17])" *) IB i_RHD_SPI_MISO_pad (.I(i_RHD_SPI_MISO), 
            .O(i_RHD_SPI_MISO_c));
    (* lse_init_val=0, lineinfo="@8(224[9],260[16])" *) FD1P3XZ stop_counting_c (.D(n22155), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i2 (.D(reset_counter_25__N_33[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_1));
    defparam reset_counter_1643__i2.REGSET = "RESET";
    defparam reset_counter_1643__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@8(224[9],260[16])" *) LUT4 i1636_1_lut (.A(stop_counting), 
            .Z(n10054));
    defparam i1636_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))", lineinfo="@4(556[7],571[14])" *) LUT4 i1_2_lut_adj_112 (.A(rhd_index[1]), 
            .B(rhd_index[2]), .Z(n14866));
    defparam i1_2_lut_adj_112.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))", lineinfo="@8(257[22],257[35])" *) LUT4 i6_4_lut (.A(reset_counter[18]), 
            .B(reset_counter[8]), .C(reset_counter[11]), .D(reset_counter[21]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@8(257[22],257[35])" *) LUT4 i5_4_lut (.A(o_reset_Counter_c_1), 
            .B(reset_counter[20]), .C(reset_counter[19]), .D(reset_counter[16]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@8(257[22],257[35])" *) LUT4 i1_3_lut_adj_113 (.A(o_reset_Counter_c_5), 
            .B(n13), .C(n14), .Z(n56));
    defparam i1_3_lut_adj_113.INIT = "0x4040";
    (* lut_function="(A+!(B (C)))" *) LUT4 i2_3_lut (.A(n22318), .B(o_reset_Counter_c_5), 
            .C(o_reset_Counter_c_1), .Z(n22319));
    defparam i2_3_lut.INIT = "0xbfbf";
    (* lut_function="(A+(B (C (D))+!B (C+!(D))))" *) LUT4 i2_4_lut (.A(o_reset_Counter_c_0), 
            .B(n56), .C(n22319), .D(o_reset_Counter_c_4), .Z(n8));
    defparam i2_4_lut.INIT = "0xfabb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_114 (.A(n22315), 
            .B(n7_adj_2788), .C(n22385), .D(n8), .Z(n36));
    defparam i5_4_lut_adj_114.INIT = "0xfffe";
    (* lut_function="(A+!(B))" *) LUT4 i13192_2_lut (.A(n15_adj_2791), .B(n36), 
            .Z(n37));
    defparam i13192_2_lut.INIT = "0xbbbb";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i3 (.D(reset_counter_25__N_33[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_2));
    defparam reset_counter_1643__i3.REGSET = "RESET";
    defparam reset_counter_1643__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i4 (.D(reset_counter_25__N_33[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_3));
    defparam reset_counter_1643__i4.REGSET = "RESET";
    defparam reset_counter_1643__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i5 (.D(reset_counter_25__N_33[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_4));
    defparam reset_counter_1643__i5.REGSET = "RESET";
    defparam reset_counter_1643__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i6 (.D(reset_counter_25__N_33[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_5));
    defparam reset_counter_1643__i6.REGSET = "RESET";
    defparam reset_counter_1643__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i7 (.D(reset_counter_25__N_33[6]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_6));
    defparam reset_counter_1643__i7.REGSET = "RESET";
    defparam reset_counter_1643__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i8 (.D(reset_counter_25__N_33[7]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_7));
    defparam reset_counter_1643__i8.REGSET = "RESET";
    defparam reset_counter_1643__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i9 (.D(reset_counter_25__N_33[8]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[8]));
    defparam reset_counter_1643__i9.REGSET = "RESET";
    defparam reset_counter_1643__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i10 (.D(reset_counter_25__N_33[9]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[9]));
    defparam reset_counter_1643__i10.REGSET = "RESET";
    defparam reset_counter_1643__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i11 (.D(reset_counter_25__N_33[10]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[10]));
    defparam reset_counter_1643__i11.REGSET = "RESET";
    defparam reset_counter_1643__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i12 (.D(reset_counter_25__N_33[11]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[11]));
    defparam reset_counter_1643__i12.REGSET = "RESET";
    defparam reset_counter_1643__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i13 (.D(reset_counter_25__N_33[12]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[12]));
    defparam reset_counter_1643__i13.REGSET = "RESET";
    defparam reset_counter_1643__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i14 (.D(reset_counter_25__N_33[13]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[13]));
    defparam reset_counter_1643__i14.REGSET = "RESET";
    defparam reset_counter_1643__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i15 (.D(reset_counter_25__N_33[14]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[14]));
    defparam reset_counter_1643__i15.REGSET = "RESET";
    defparam reset_counter_1643__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i16 (.D(reset_counter_25__N_33[15]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[15]));
    defparam reset_counter_1643__i16.REGSET = "RESET";
    defparam reset_counter_1643__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i17 (.D(reset_counter_25__N_33[16]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[16]));
    defparam reset_counter_1643__i17.REGSET = "RESET";
    defparam reset_counter_1643__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i18 (.D(reset_counter_25__N_33[17]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[17]));
    defparam reset_counter_1643__i18.REGSET = "RESET";
    defparam reset_counter_1643__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i19 (.D(reset_counter_25__N_33[18]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[18]));
    defparam reset_counter_1643__i19.REGSET = "RESET";
    defparam reset_counter_1643__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i20 (.D(reset_counter_25__N_33[19]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[19]));
    defparam reset_counter_1643__i20.REGSET = "RESET";
    defparam reset_counter_1643__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i21 (.D(reset_counter_25__N_33[20]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[20]));
    defparam reset_counter_1643__i21.REGSET = "RESET";
    defparam reset_counter_1643__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i22 (.D(reset_counter_25__N_33[21]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[21]));
    defparam reset_counter_1643__i22.REGSET = "RESET";
    defparam reset_counter_1643__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i23 (.D(reset_counter_25__N_33[22]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[22]));
    defparam reset_counter_1643__i23.REGSET = "RESET";
    defparam reset_counter_1643__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i24 (.D(reset_counter_25__N_33[23]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[23]));
    defparam reset_counter_1643__i24.REGSET = "RESET";
    defparam reset_counter_1643__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i25 (.D(reset_counter_25__N_33[24]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[24]));
    defparam reset_counter_1643__i25.REGSET = "RESET";
    defparam reset_counter_1643__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(257[22],257[35])" *) FD1P3XZ reset_counter_1643__i26 (.D(reset_counter_25__N_33[25]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[25]));
    defparam reset_counter_1643__i26.REGSET = "RESET";
    defparam reset_counter_1643__i26.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@8(224[9],260[16])" *) FD1P3XZ w_reset_rep_216 (.D(n15_adj_2791), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_1480));
    defparam w_reset_rep_216.REGSET = "RESET";
    defparam w_reset_rep_216.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C))+!A)" *) LUT4 i12820_2_lut_3_lut (.A(rhd_done_config), 
            .B(n22944), .C(\channel_array[0] [11]), .Z(n23732));
    defparam i12820_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="((B+(C))+!A)" *) LUT4 i12810_2_lut_3_lut (.A(rhd_done_config), 
            .B(n22944), .C(\channel_array[0] [14]), .Z(n23768));
    defparam i12810_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A+(B (C)+!B (C+!(D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i2_4_lut_adj_115 (.A(rhd_index[4]), 
            .B(n22944), .C(rhd_index[5]), .D(\channel_array[0] [15]), 
            .Z(n16));
    defparam i2_4_lut_adj_115.INIT = "0xfafb";
    (* lut_function="(!(A (B+(C))+!A (B (D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i13173_4_lut (.A(rhd_index[3]), 
            .B(rhd_done_config), .C(n22366), .D(n16), .Z(n11));
    defparam i13173_4_lut.INIT = "0x1357";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A (C)))" *) LUT4 i12796_3_lut_4_lut (.A(rhd_done_config), 
            .B(n22944), .C(n12864), .D(\channel_array[0] [13]), .Z(n23765));
    defparam i12796_3_lut_4_lut.INIT = "0x0f0d";
    (* lut_function="(!(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C))))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_14_i63_4_lut (.A(n23768), 
            .B(rhd_done_config), .C(n15142), .D(n12864), .Z(n9597));
    defparam mux_257_Mux_14_i63_4_lut.INIT = "0x303a";
    (* lut_function="(A+(B+(C)))" *) LUT4 i12120_3_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[2]), .Z(n22944));
    defparam i12120_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B (C+(D)))+!A (B+!(C+(D)))))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_13_i63_4_lut (.A(n23765), 
            .B(rhd_done_config), .C(n22358), .D(rhd_index[5]), .Z(n9598));
    defparam mux_257_Mux_13_i63_4_lut.INIT = "0x333a";
    (* lut_function="(A (((D)+!C)+!B)+!A (B (C (D))+!B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_11_i63_4_lut (.A(n24897), 
            .B(rhd_done_config), .C(rhd_index[5]), .D(rhd_index[3]), .Z(n9600));
    defparam mux_257_Mux_11_i63_4_lut.INIT = "0xfa3a";
    (* lut_function="((B+(C))+!A)" *) LUT4 i1_3_lut_adj_116 (.A(rhd_index[2]), 
            .B(rhd_done_config), .C(rhd_index[0]), .Z(n4));
    defparam i1_3_lut_adj_116.INIT = "0xfdfd";
    (* lut_function="(A+(B))", lineinfo="@4(556[7],571[14])" *) LUT4 i3810_rep_175_2_lut (.A(rhd_index[3]), 
            .B(rhd_index[4]), .Z(n12864));
    defparam i3810_rep_175_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_9_i15_3_lut (.A(n7), 
            .B(rhd_index[1]), .C(rhd_index[3]), .Z(n15_adj_2794));
    defparam mux_257_Mux_9_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B ((D)+!C)+!B !(C)))", lineinfo="@4(556[7],571[14])" *) LUT4 i5239_4_lut (.A(rhd_done_config), 
            .B(n4), .C(n12864), .D(rhd_index[1]), .Z(n62_adj_2787));
    defparam i5239_4_lut.INIT = "0xcf05";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_9_i31_4_lut (.A(n15_adj_2794), 
            .B(n23759), .C(rhd_index[4]), .D(rhd_index[1]), .Z(n31));
    defparam mux_257_Mux_9_i31_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_9_i63_3_lut (.A(n31), 
            .B(n62_adj_2787), .C(rhd_index[5]), .Z(n9602));
    defparam mux_257_Mux_9_i63_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A (B))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_8_i6_3_lut (.A(rhd_done_config), 
            .B(rhd_index[1]), .C(rhd_index[0]), .Z(n6));
    defparam mux_257_Mux_8_i6_3_lut.INIT = "0xe4e4";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_8_i7_3_lut (.A(n3), 
            .B(n6), .C(rhd_index[2]), .Z(n7_adj_2785));
    defparam mux_257_Mux_8_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_8_i15_3_lut (.A(n7_adj_2785), 
            .B(rhd_index[0]), .C(rhd_index[3]), .Z(n15));
    defparam mux_257_Mux_8_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C)))", lineinfo="@4(556[7],571[14])" *) LUT4 i5511_4_lut (.A(rhd_done_config), 
            .B(n12855), .C(n12864), .D(rhd_index[0]), .Z(n62));
    defparam i5511_4_lut.INIT = "0xcfc5";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_8_i31_4_lut (.A(n15), 
            .B(n23754), .C(rhd_index[4]), .D(rhd_index[0]), .Z(n31_adj_2793));
    defparam mux_257_Mux_8_i31_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_8_i63_3_lut (.A(n31_adj_2793), 
            .B(n62), .C(rhd_index[5]), .Z(n9603));
    defparam mux_257_Mux_8_i63_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (B+!(C))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5272_4_lut (.A(n23724), 
            .B(n14878), .C(rhd_index[4]), .D(rhd_index[3]), .Z(n14920));
    defparam i5272_4_lut.INIT = "0x3a30";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@4(556[7],571[14])" *) LUT4 i2_3_lut_adj_117 (.A(rhd_index[5]), 
            .B(rhd_done_config), .C(n14920), .Z(n21691));
    defparam i2_3_lut_adj_117.INIT = "0x1010";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C (D)))))" *) LUT4 i13181_4_lut (.A(n14859), 
            .B(n22377), .C(n14873), .D(rhd_index[4]), .Z(n22380));
    defparam i13181_4_lut.INIT = "0x0311";
    (* lut_function="(A+((C)+!B))", lineinfo="@4(556[7],571[14])" *) LUT4 i12813_3_lut (.A(rhd_index[2]), 
            .B(rhd_index[3]), .C(rhd_index[0]), .Z(n23741));
    defparam i12813_3_lut.INIT = "0xfbfb";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C (D)))))" *) LUT4 i13151_4_lut (.A(n23741), 
            .B(n22377), .C(n14868), .D(rhd_index[4]), .Z(n22379));
    defparam i13151_4_lut.INIT = "0x0311";
    (* lut_function="(!(A (B+!(C (D)))+!A (B+!(C+!(D)))))" *) LUT4 i13203_4_lut (.A(n14859), 
            .B(n22377), .C(n14899), .D(rhd_index[4]), .Z(n22382));
    defparam i13203_4_lut.INIT = "0x3011";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C (D)))))" *) LUT4 i13200_4_lut (.A(n23730), 
            .B(n22377), .C(n14900), .D(rhd_index[4]), .Z(n22378));
    defparam i13200_4_lut.INIT = "0x0311";
    (* lut_function="(A (B (C (D))+!B !(C))+!A (B (C (D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5253_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14900));
    defparam i5253_4_lut.INIT = "0xc202";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(112[9],112[25])" *) LUT4 i6193_4_lut (.A(int_RHD_SPI_CS_n), 
            .B(o_RHD_SPI_CS_n_c_N_2521), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD_SPI_CS_n_c));
    defparam i6193_4_lut.INIT = "0xaaca";
    (* lut_function="((B)+!A)", lineinfo="@8(184[6],184[30])" *) LUT4 equal_1947_i3_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n1101));
    defparam equal_1947_i3_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5221_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14868));
    defparam i5221_4_lut.INIT = "0xc30a";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[25]), .D0(n20646), .CI0(n20646), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27320), .CI1(n27320), 
            .CO0(n27320), .S0(reset_counter_25__N_33[25]));
    defparam reset_counter_1643_add_4_27.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[23]), .D0(n20644), .CI0(n20644), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[24]), .D1(n27317), 
            .CI1(n27317), .CO0(n27317), .CO1(n20646), .S0(reset_counter_25__N_33[23]), 
            .S1(reset_counter_25__N_33[24]));
    defparam reset_counter_1643_add_4_25.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[21]), .D0(n20642), .CI0(n20642), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[22]), .D1(n27314), 
            .CI1(n27314), .CO0(n27314), .CO1(n20644), .S0(reset_counter_25__N_33[21]), 
            .S1(reset_counter_25__N_33[22]));
    defparam reset_counter_1643_add_4_23.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[19]), .D0(n20640), .CI0(n20640), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[20]), .D1(n27311), 
            .CI1(n27311), .CO0(n27311), .CO1(n20642), .S0(reset_counter_25__N_33[19]), 
            .S1(reset_counter_25__N_33[20]));
    defparam reset_counter_1643_add_4_21.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (D))", lineinfo="@4(556[7],571[14])" *) LUT4 i5424_3_lut_4_lut (.A(rhd_index[3]), 
            .B(n14866), .C(rhd_index[4]), .D(rhd_index[5]), .Z(n15142));
    defparam i5424_3_lut_4_lut.INIT = "0xff80";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i2_3_lut_4_lut (.A(rhd_index[3]), 
            .B(n14866), .C(rhd_index[4]), .D(rhd_index[0]), .Z(n22358));
    defparam i2_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@4(556[7],571[14])" *) LUT4 i2_3_lut_4_lut_adj_118 (.A(rhd_index[4]), 
            .B(rhd_index[5]), .C(n14866), .D(rhd_index[0]), .Z(n22366));
    defparam i2_3_lut_4_lut_adj_118.INIT = "0x0020";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[17]), .D0(n20638), .CI0(n20638), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[18]), .D1(n27308), 
            .CI1(n27308), .CO0(n27308), .CO1(n20640), .S0(reset_counter_25__N_33[17]), 
            .S1(reset_counter_25__N_33[18]));
    defparam reset_counter_1643_add_4_19.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@4(556[7],571[14])" *) LUT4 i2_3_lut_4_lut_adj_119 (.A(rhd_index[4]), 
            .B(rhd_index[5]), .C(n14904), .D(rhd_done_config), .Z(n22367));
    defparam i2_3_lut_4_lut_adj_119.INIT = "0x0020";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[15]), .D0(n20636), .CI0(n20636), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[16]), .D1(n27305), 
            .CI1(n27305), .CO0(n27305), .CO1(n20638), .S0(reset_counter_25__N_33[15]), 
            .S1(reset_counter_25__N_33[16]));
    defparam reset_counter_1643_add_4_17.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (C+(D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i12812_3_lut_4_lut (.A(rhd_index[2]), 
            .B(n12788), .C(rhd_index[3]), .D(rhd_done_config), .Z(n23735));
    defparam i12812_3_lut_4_lut.INIT = "0x008f";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \rhd_index[4]_bdd_4_lut  (.A(rhd_index[4]), 
            .B(n23735), .C(n23736), .D(rhd_index[5]), .Z(n25374));
    defparam \rhd_index[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25374_bdd_4_lut (.A(n25374), 
            .B(n23762), .C(n23761), .D(rhd_index[5]), .Z(n25377));
    defparam n25374_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@8(184[3],206[10])" *) LUT4 i_RHD_SPI_MISO_c_I_0_4_lut (.A(int_RHD_SPI_MISO), 
            .B(i_RHD_SPI_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(int_RHD_SPI_MISO));
    defparam i_RHD_SPI_MISO_c_I_0_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(184[3],206[10])" *) LUT4 i_STM32_SPI_MISO_c_I_0_4_lut (.A(i_STM32_SPI_MISO_c), 
            .B(i_RHD_SPI_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(i_STM32_SPI_MISO_c));
    defparam i_STM32_SPI_MISO_c_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(184[3],206[10])" *) LUT4 int_RHD_SPI_MOSI_I_0_4_lut (.A(int_RHD_SPI_MOSI), 
            .B(o_RHD_SPI_MOSI_c_N_2517), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD_SPI_MOSI_c));
    defparam int_RHD_SPI_MOSI_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(184[3],206[10])" *) LUT4 int_RHD_SPI_Clk_I_0_4_lut (.A(int_RHD_SPI_Clk), 
            .B(o_RHD_SPI_Clk_c_N_2519), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD_SPI_Clk_c));
    defparam int_RHD_SPI_Clk_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A (B (C (D))+!B !(C+!(D)))+!A (B (C (D)+!C !(D)))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5252_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14899));
    defparam i5252_4_lut.INIT = "0x3dfb";
    (* lut_function="(A (B (C)+!B !(C (D)+!C !(D)))+!A (B (C (D))+!B (C)))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_9_i7_4_lut (.A(rhd_done_config), 
            .B(rhd_index[2]), .C(rhd_index[1]), .D(rhd_index[0]), .Z(n7));
    defparam mux_257_Mux_9_i7_4_lut.INIT = "0xd2b0";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))+!B ((D)+!C))))", lineinfo="@4(556[7],571[14])" *) LUT4 mux_257_Mux_8_i3_4_lut (.A(\channel_array[0] [8]), 
            .B(rhd_index[1]), .C(rhd_index[0]), .D(rhd_done_config), .Z(n3));
    defparam mux_257_Mux_8_i3_4_lut.INIT = "0x0ef0";
    (* lut_function="(!(A (B+!(C (D)))+!A !(B)))", lineinfo="@4(556[7],571[14])" *) LUT4 i5255_4_lut (.A(rhd_done_config), 
            .B(rhd_index[5]), .C(rhd_index[1]), .D(rhd_index[0]), .Z(n14902));
    defparam i5255_4_lut.INIT = "0x6444";
    (* lut_function="(A (B (C (D))+!B !(C (D)))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5226_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[2]), .D(rhd_index[1]), .Z(n14873));
    defparam i5226_4_lut.INIT = "0xc322";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24894_bdd_4_lut (.A(n24894), 
            .B(rhd_done_config), .C(n23732), .D(rhd_index[4]), .Z(n24897));
    defparam n24894_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C))+!A (B (C (D))+!B !(C+(D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5231_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14878));
    defparam i5231_4_lut.INIT = "0xc20b";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)+!C !(D)))+!A (B (C (D))+!B !(C))))", lineinfo="@4(556[7],571[14])" *) LUT4 i5257_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[1]), .D(rhd_index[2]), .Z(n14904));
    defparam i5257_4_lut.INIT = "0x3cde";
    (* lut_function="(A (B+((D)+!C))+!A !(B+!(C (D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i3801_4_lut (.A(rhd_index[0]), 
            .B(rhd_done_config), .C(rhd_index[2]), .D(rhd_index[1]), .Z(n12855));
    defparam i3801_4_lut.INIT = "0xba8a";
    (* lut_function="(A (B+(C+(D)))+!A (D))", lineinfo="@4(556[7],571[14])" *) LUT4 i12802_2_lut_3_lut_4_lut (.A(rhd_index[2]), 
            .B(rhd_index[0]), .C(rhd_index[1]), .D(rhd_done_config), .Z(n23736));
    defparam i12802_2_lut_3_lut_4_lut.INIT = "0xffa8";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[13]), .D0(n20634), .CI0(n20634), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[14]), .D1(n27302), 
            .CI1(n27302), .CO0(n27302), .CO1(n20636), .S0(reset_counter_25__N_33[13]), 
            .S1(reset_counter_25__N_33[14]));
    defparam reset_counter_1643_add_4_15.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[11]), .D0(n20632), .CI0(n20632), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[12]), .D1(n27299), 
            .CI1(n27299), .CO0(n27299), .CO1(n20634), .S0(reset_counter_25__N_33[11]), 
            .S1(reset_counter_25__N_33[12]));
    defparam reset_counter_1643_add_4_13.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[9]), .D0(n20630), .CI0(n20630), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[10]), .D1(n27296), 
            .CI1(n27296), .CO0(n27296), .CO1(n20632), .S0(reset_counter_25__N_33[9]), 
            .S1(reset_counter_25__N_33[10]));
    defparam reset_counter_1643_add_4_11.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_7), .D0(n20628), .CI0(n20628), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[8]), .D1(n27293), 
            .CI1(n27293), .CO0(n27293), .CO1(n20630), .S0(reset_counter_25__N_33[7]), 
            .S1(reset_counter_25__N_33[8]));
    defparam reset_counter_1643_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((((D)+!C)+!B)+!A))", lineinfo="@4(556[7],571[14])" *) LUT4 i12818_2_lut_3_lut_4_lut (.A(rhd_index[3]), 
            .B(rhd_index[1]), .C(rhd_index[2]), .D(rhd_done_config), .Z(n23754));
    defparam i12818_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_5), .D0(n20626), .CI0(n20626), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_6), .D1(n27290), 
            .CI1(n27290), .CO0(n27290), .CO1(n20628), .S0(reset_counter_25__N_33[5]), 
            .S1(reset_counter_25__N_33[6]));
    defparam reset_counter_1643_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_3), .D0(n20624), .CI0(n20624), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_4), .D1(n27287), 
            .CI1(n27287), .CO0(n27287), .CO1(n20626), .S0(reset_counter_25__N_33[3]), 
            .S1(reset_counter_25__N_33[4]));
    defparam reset_counter_1643_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (((D)+!C)+!B)+!A (B+!(C)))", lineinfo="@4(556[7],571[14])" *) LUT4 i12799_4_lut_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n23730));
    defparam i12799_4_lut_4_lut.INIT = "0xef6f";
    (* lut_function="(!(A+(B (C)+!B !(C))))", lineinfo="@4(556[7],571[14])" *) LUT4 i12821_2_lut_3_lut (.A(rhd_index[2]), 
            .B(rhd_index[0]), .C(rhd_index[1]), .Z(n23724));
    defparam i12821_2_lut_3_lut.INIT = "0x1414";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@4(556[7],571[14])" *) LUT4 i12819_2_lut_4_lut (.A(rhd_index[2]), 
            .B(rhd_done_config), .C(rhd_index[0]), .D(rhd_index[3]), .Z(n23759));
    defparam i12819_2_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@4(556[7],571[14])" *) LUT4 i7468_3_lut_4_lut (.A(rhd_index[3]), 
            .B(rhd_index[4]), .C(rhd_index[2]), .D(n14902), .Z(n17316));
    defparam i7468_3_lut_4_lut.INIT = "0xf1f0";
    (* lineinfo="@8(257[22],257[35])" *) FA2 reset_counter_1643_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_1), .D0(n20622), .CI0(n20622), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_2), .D1(n27284), 
            .CI1(n27284), .CO0(n27284), .CO1(n20624), .S0(reset_counter_25__N_33[1]), 
            .S1(reset_counter_25__N_33[2]));
    defparam reset_counter_1643_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1643_add_4_3.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@4(556[7],571[14])" *) LUT4 i5509_2_lut_3_lut (.A(rhd_index[1]), 
            .B(rhd_index[2]), .C(rhd_index[3]), .Z(n14880));
    defparam i5509_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A+(B+!(C)))", lineinfo="@4(556[7],571[14])" *) LUT4 i5212_2_lut_3_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .Z(n14859));
    defparam i5212_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (C))" *) LUT4 i12827_3_lut_4_lut (.A(rhd_index[1]), 
            .B(rhd_index[2]), .C(rhd_done_config), .D(rhd_index[0]), .Z(n23727));
    defparam i12827_3_lut_4_lut.INIT = "0xf8f0";
    (* lut_function="(A+(B))", lineinfo="@8(257[22],257[35])" *) LUT4 i1_2_lut_adj_120 (.A(reset_counter[22]), 
            .B(o_reset_Counter_c_7), .Z(n34));
    defparam i1_2_lut_adj_120.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@8(257[22],257[35])" *) LUT4 i1_2_lut_adj_121 (.A(o_reset_Counter_c_6), 
            .B(reset_counter[12]), .Z(n31_adj_2792));
    defparam i1_2_lut_adj_121.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_122 (.A(o_reset_Counter_c_3), 
            .B(o_reset_Counter_c_2), .Z(n7_adj_2788));
    defparam i1_2_lut_adj_122.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_123 (.A(reset_counter[8]), 
            .B(reset_counter[19]), .C(reset_counter[16]), .D(reset_counter[21]), 
            .Z(n4_adj_2786));
    defparam i1_4_lut_adj_123.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_124 (.A(reset_counter[20]), 
            .B(reset_counter[18]), .C(n4_adj_2786), .D(reset_counter[11]), 
            .Z(n22318));
    defparam i1_4_lut_adj_124.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(reset_counter[13]), 
            .B(reset_counter[23]), .C(reset_counter[9]), .Z(n14_adj_2790));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lineinfo="@8(224[9],260[16])" *) FD1P3XZ w_reset (.D(n15_adj_2791), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@8(224[9],260[16])" *) FD1P3XZ w_reset_rep_215 (.D(n15_adj_2791), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_215.REGSET = "RESET";
    defparam w_reset_rep_215.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(o_reset_Counter_c_6), 
            .B(reset_counter[12]), .C(reset_counter[22]), .D(o_reset_Counter_c_7), 
            .Z(n22385));
    defparam i1_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_125 (.A(reset_counter[14]), 
            .B(reset_counter[25]), .C(reset_counter[17]), .D(reset_counter[10]), 
            .Z(n15_adj_2789));
    defparam i6_4_lut_adj_125.INIT = "0xfffe";
    (* lineinfo="@8(135[23],135[58])" *) \Controller_RHD_Sampling(stm32_clks_per_half_bit=1,stm32_spi_num_bits_per_packet=512,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1) Controller_inst (pll_clk_int, 
            o_reset_c, maxfan_replicated_net_999, \channel_array[0] [14], 
            \channel_array[0] [15], n10138, n22381, n1221, n14510, 
            maxfan_replicated_net_1480, n22367, Open_0, Open_1, Open_2, 
            Open_3, Open_4, Open_5, Open_6, Open_7, Open_8, Open_9, 
            Open_10, Open_11, Open_12, Open_13, Open_14, Open_15, 
            Open_16, Open_17, Open_18, Open_19, Open_20, Open_21, 
            Open_22, Open_23, Open_24, Open_25, Open_26, Open_27, 
            Open_28, Open_29, Open_30, rhd_index[0], n40, rhd_done_config, 
            GND_net, VCC_net, RGB2_OUT_c, int_RHD_SPI_CS_n, rhd_index[5], 
            n22358, n22378, n22382, n22379, n22380, n21691, n9603, 
            n9602, n17316, n9600, n25377, n9598, n9597, n11, rhd_index[1], 
            rhd_index[2], rhd_index[3], rhd_index[4], \channel_array[0] [8], 
            \channel_array[0] [11], \channel_array[0] [13], n14476, o_Controller_Mode_c_1, 
            o_Controller_Mode_c_0, n23727, n24894, int_STM32_SPI_CS_n, 
            int_STM32_SPI_MOSI, int_STM32_SPI_Clk, int_RHD_SPI_MISO, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI);
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n15_adj_2789), 
            .B(reset_counter[24]), .C(n14_adj_2790), .D(reset_counter[15]), 
            .Z(n22315));
    defparam i8_4_lut.INIT = "0xfffe";
    
endmodule

//
// Verilog Description of module CLK_48MHz
//

module CLK_48MHz (input GND_net, input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    (* lineinfo="@0(35[41],48[26])" *) \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="47",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_int);
    
endmodule

//
// Verilog Description of module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="47",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="47",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_int));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "47";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_clks_per_half_bit=1,stm32_spi_num_bits_per_packet=512,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1) 
//

module \Controller_RHD_Sampling(stm32_clks_per_half_bit=1,stm32_spi_num_bits_per_packet=512,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1) (input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_999, output \channel_array[0][14] , 
            output \channel_array[0][15] , input n10138, input n22381, 
            output n1221, output n14510, input maxfan_replicated_net_1480, 
            input n22367, output \rhd_index[31] , output \rhd_index[30] , 
            output \rhd_index[29] , output \rhd_index[28] , output \rhd_index[27] , 
            output \rhd_index[26] , output \rhd_index[25] , output \rhd_index[24] , 
            output \rhd_index[23] , output \rhd_index[22] , output \rhd_index[21] , 
            output \rhd_index[20] , output \rhd_index[19] , output \rhd_index[18] , 
            output \rhd_index[17] , output \rhd_index[16] , output \rhd_index[15] , 
            output \rhd_index[14] , output \rhd_index[13] , output \rhd_index[12] , 
            output \rhd_index[11] , output \rhd_index[10] , output \rhd_index[9] , 
            output \rhd_index[8] , output \rhd_index[7] , output \rhd_index[6] , 
            output \rhd_index[5] , output \rhd_index[4] , output \rhd_index[3] , 
            output \rhd_index[2] , output \rhd_index[1] , output \rhd_index[0] , 
            input n40, output rhd_done_config, input GND_net, input VCC_net, 
            output RGB2_OUT_c, output int_RHD_SPI_CS_n, output \rhd_index[5]_2 , 
            input n22358, input n22378, input n22382, input n22379, 
            input n22380, input n21691, input n9603, input n9602, input n17316, 
            input n9600, input n25377, input n9598, input n9597, input n11, 
            output \rhd_index[1]_2 , output \rhd_index[2]_2 , output \rhd_index[3]_2 , 
            output \rhd_index[4]_2 , output \channel_array[0][8] , output \channel_array[0][11] , 
            output \channel_array[0][13] , input n14476, input o_Controller_Mode_c_1, 
            input o_Controller_Mode_c_0, input n23727, output n24894, 
            output int_STM32_SPI_CS_n, output int_STM32_SPI_MOSI, output int_STM32_SPI_Clk, 
            input int_RHD_SPI_MISO, output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI);
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    wire [31:0]n133;
    (* lineinfo="@4(170[9],170[20])" *) wire [31:0]stm32_state;
    wire [31:0]n167;
    (* lineinfo="@4(140[9],140[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n10140;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[7] ;
    
    wire n26294, n14650, n10150;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[8] ;
    
    wire n10146;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[1] ;
    (* lineinfo="@4(172[9],172[17])" *) wire [31:0]NUM_DATA;
    
    wire n14128, n15432, n22368;
    (* lineinfo="@4(185[9],185[18])" *) wire [31:0]rhd_state;
    
    wire n9722, n9666, n95, n5, n10148;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[2] ;
    
    wire n10156;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[9] ;
    
    wire n15433, n10154;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[3] ;
    
    wire n10162;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[4] ;
    
    wire n10166;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[5] ;
    
    wire n10174;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[6] ;
    
    wire n10158;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[10] ;
    
    wire n10164;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[11] ;
    
    wire n10180;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[12] ;
    
    wire n10190;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[13] ;
    
    wire n10196;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[14] ;
    
    wire n10206;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[15] ;
    
    wire n10212;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[16] ;
    
    wire n10222;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[17] ;
    
    wire n10224;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[18] ;
    
    wire n10226;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[19] ;
    
    wire n10228;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[20] ;
    
    wire n10230;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[21] ;
    
    wire n10188;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[22] ;
    
    wire n10204;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[23] ;
    
    wire n10220;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[24] ;
    
    wire n10096;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[25] ;
    
    wire n10102;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[26] ;
    
    wire n10110;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[27] ;
    
    wire n10116;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[28] ;
    
    wire n10122;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[29] ;
    
    wire n10126;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[30] ;
    
    wire n10132;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[31] ;
    (* lineinfo="@4(174[9],174[20])" *) wire [511:0]temp_buffer;
    
    wire n10168;
    (* lineinfo="@4(161[9],161[26])" *) wire [511:0]int_STM32_TX_Byte;
    
    wire n22370, n1178;
    (* lineinfo="@4(150[9],150[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n4, n15440, n16427, n4_adj_2578, int_STM32_TX_Ready, n14501, 
        n6, n17332, n26311;
    wire [6:0]n33_2;
    
    wire n10160;
    (* lineinfo="@4(191[10],191[31])" *) wire [6:0]data_array_send_count;
    
    wire n4_adj_2579;
    (* lineinfo="@4(167[9],167[22])" *) wire [31:0]stm32_counter;
    wire [31:0]n167_adj_2780;
    
    wire n11_c, n1213, n22940, n11_adj_2581, n22869, n8, init_FIFO_Read, 
        n17382, n7, n39, n26, n22075;
    wire [0:0]n8275;
    
    wire n6_adj_2583, n5_adj_2584, n17386;
    (* lineinfo="@4(430[11],430[21])" *) wire [15:0]\temp_array[0] ;
    
    wire n22360, n12337, int_RHD_TX_DV, n15941, n12, n21743, n20700, 
        n27026, n20702, n27, n29, n11666;
    wire [31:0]n167_adj_2781;
    
    wire n6_adj_2586;
    (* lineinfo="@4(365[9],365[25])" *) wire [31:0]full_cycle_count;
    
    wire n7951, n7_adj_2587;
    (* lineinfo="@4(189[10],189[21])" *) wire [1:0]alt_counter;
    
    wire n20533, n27155, n20535, n20698, n27023, n23, n25, n15441, 
        n20553, n27185, n20619, n27281;
    wire [31:0]n133_adj_2782;
    
    wire n22350, n17351, int_STM32_TX_DV, n21887, int_FIFO_RE, n7_adj_2589, 
        n20696, n27020, n19, n21, n14516, n22217, n10144, n15435, 
        n59, n18, n30, n28, n29_adj_2591, n27_adj_2592, n21699, 
        n8_adj_2593, n6_adj_2594, n5_adj_2595, n21767, n21737;
    wire [31:0]n133_adj_2783;
    
    wire n48, n47, n60;
    (* lineinfo="@4(182[9],182[18])" *) wire [31:0]rhd_index;
    
    wire n42, n40_adj_2598, n41, n39_adj_2599, n38, n37, n48_adj_2600, 
        n43, n21772, n117, n20617, n27278, n20551, n27182, n20615, 
        n27275, n20549, n27179, n20613, n27272, n20547, n27176, 
        n20611, n27269, n20545, n27173, n20609, n27266, n20543, 
        n27170, n20607, n27263, n20605, n27260, n20531, n27152, 
        n20603, n27257, n27065, n20523, n15429, n15430, n15431;
    wire [3:0]n2701;
    
    wire n20050, n4_adj_2676, n20694, n27017;
    wire [31:0]n167_adj_2784;
    
    wire n17, n11_adj_2691, n10, n11_adj_2696, n17128, n10_adj_2698, 
        n10_adj_2700, n15761, n13, n17130, n12_adj_2709, n12_adj_2710, 
        n12_adj_2711, n13_adj_2714, n12_adj_2726, n14465, n20519, 
        n27137, n12_adj_2738, n20529, n27149, n20601, n27254, n20599, 
        n27251, n20597, n27248, n20692, n27014, n20517, n27134, 
        n20595, n27245, n20593, n27242, n20527, n27146, n20591, 
        n27239, n20690, n27011, n20589, n27236, n27086, n20515, 
        n27131, n20525, n27143, n20586, n27233, n20584, n27230, 
        n20688, n27008, n27005, n20582, n27227, n20580, n27224, 
        n4_adj_2745, n20578, n27221;
    (* lineinfo="@4(137[9],137[23])" *) wire [7:0]int_FIFO_COUNT;
    
    wire n4_adj_2746, n6_adj_2747, n8_adj_2748, n10_adj_2749, n12_adj_2750, 
        n14, n16, n35_adj_2751, n31, n47_adj_2752, n22980, n45, 
        n39_adj_2753, n49, n55, n22976, n33, n41_adj_2754, n22978, 
        n20576, n27218, n53, n37_adj_2755, n37_adj_2756, n43_adj_2757, 
        n57, n22984, n46, n51, n59_adj_2758, n61, n22982, n6_adj_2760, 
        n8_adj_2761, n10_adj_2762, n12_adj_2763, n14_adj_2764, n16_adj_2765, 
        n18_adj_2766, n20, n22, n24, n22328, n26_adj_2767, n28_adj_2768, 
        n30_adj_2769, n32, n34_adj_2770, n36_adj_2771, n38_adj_2772, 
        n40_adj_2773, n42_adj_2774, n44, n46_adj_2775, n48_adj_2776, 
        n50, n52, n54, n56, n20718, n27053, n58, n20716, n27050, 
        n60_adj_2777, n62, n20714, n27047, n20712, n27044, n20710, 
        n27041, n20708, n27038, n20706, n27035, n20539, n27164, 
        n20541, n20574, n27215, n20572, n27212, n20704, n27032, 
        n14479, n20055, o_RHD_RX_DV, n2960, n27029, n20570, n27209, 
        n20568, n27206, n27158, n20537, n22855, n20566, n27203, 
        n27167, n14540, n20564, n27200, n6_adj_2778, n27140, n20562, 
        n27197, n7_adj_2779, n27161, n20560, n27194, n20558, n27191, 
        n20556, n27188, n27062, n27068, VCC_net_2, GND_net_2;
    
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7354_2_lut (.A(n133[5]), 
            .B(stm32_state[0]), .Z(n167[5]));
    defparam i7354_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7353_2_lut (.A(n133[4]), 
            .B(stm32_state[0]), .Z(n167[4]));
    defparam i7353_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7352_2_lut (.A(n133[3]), 
            .B(stm32_state[0]), .Z(n167[3]));
    defparam i7352_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7351_2_lut (.A(n133[2]), 
            .B(stm32_state[0]), .Z(n167[2]));
    defparam i7351_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [13]));
    defparam \temp_array[7]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7350_2_lut (.A(n133[1]), 
            .B(stm32_state[0]), .Z(n167[1]));
    defparam i7350_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [14]));
    defparam \temp_array[7]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i14 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n26294), 
            .SP(n14650), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [15]));
    defparam \temp_array[7]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [7]));
    defparam \temp_array[7]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [1]));
    defparam \temp_array[8]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [2]));
    defparam \temp_array[8]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [3]));
    defparam \temp_array[8]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [4]));
    defparam \temp_array[8]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10150), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[8] [5]));
    defparam \temp_array[8]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [6]));
    defparam \temp_array[8]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [7]));
    defparam \temp_array[8]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [8]));
    defparam \temp_array[8]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [0]));
    defparam \temp_array[1]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [9]));
    defparam \temp_array[8]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [10]));
    defparam \temp_array[8]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7322_2_lut (.A(NUM_DATA[9]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[9]));
    defparam i7322_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@4(537[3],656[10])" *) LUT4 i7169_2_lut (.A(\channel_array[0][14] ), 
            .B(n14128), .Z(n15432));
    defparam i7169_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i1_4_lut (.A(n22368), 
            .B(rhd_state[1]), .C(n9722), .D(n9666), .Z(n95));
    defparam i1_4_lut.INIT = "0x333b";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_4_lut_adj_29 (.A(rhd_state[0]), 
            .B(n5), .C(maxfan_replicated_net_999), .D(n95), .Z(n14128));
    defparam i1_4_lut_adj_29.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [11]));
    defparam \temp_array[8]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [12]));
    defparam \temp_array[8]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [13]));
    defparam \temp_array[8]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [0]));
    defparam \temp_array[2]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [14]));
    defparam \temp_array[8]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [15]));
    defparam \temp_array[8]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [1]));
    defparam \temp_array[9]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [6]));
    defparam \temp_array[7]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [2]));
    defparam \temp_array[9]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [3]));
    defparam \temp_array[9]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [4]));
    defparam \temp_array[9]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [5]));
    defparam \temp_array[9]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [5]));
    defparam \temp_array[7]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [6]));
    defparam \temp_array[9]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [0]));
    defparam \temp_array[3]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@4(537[3],656[10])" *) LUT4 i7170_2_lut (.A(\channel_array[0][15] ), 
            .B(n14128), .Z(n15433));
    defparam i7170_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [0]));
    defparam \temp_array[4]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7323_2_lut (.A(NUM_DATA[8]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[8]));
    defparam i7323_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7324_2_lut (.A(NUM_DATA[7]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[7]));
    defparam i7324_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [0]));
    defparam \temp_array[5]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [0]));
    defparam \temp_array[6]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [0]));
    defparam \temp_array[7]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[8]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10150), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [0]));
    defparam \temp_array[8]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [0]));
    defparam \temp_array[9]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [0]));
    defparam \temp_array[10]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [0]));
    defparam \temp_array[11]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [0]));
    defparam \temp_array[12]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [0]));
    defparam \temp_array[13]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [0]));
    defparam \temp_array[14]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [0]));
    defparam \temp_array[15]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [0]));
    defparam \temp_array[16]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [0]));
    defparam \temp_array[17]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [0]));
    defparam \temp_array[18]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [0]));
    defparam \temp_array[19]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [0]));
    defparam \temp_array[20]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [0]));
    defparam \temp_array[21]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [0]));
    defparam \temp_array[22]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [0]));
    defparam \temp_array[23]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [0]));
    defparam \temp_array[24]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [0]));
    defparam \temp_array[25]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [0]));
    defparam \temp_array[26]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [0]));
    defparam \temp_array[27]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [0]));
    defparam \temp_array[28]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [0]));
    defparam \temp_array[29]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [0]));
    defparam \temp_array[30]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [0]));
    defparam \temp_array[31]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ rhd_state_i0_i0 (.D(n22370), 
            .SP(n1178), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_state[0]));
    defparam rhd_state_i0_i0.REGSET = "RESET";
    defparam rhd_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10156), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[9] [7]));
    defparam \temp_array[9]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10156), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[9] [8]));
    defparam \temp_array[9]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [9]));
    defparam \temp_array[9]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10156), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[9] [10]));
    defparam \temp_array[9]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [11]));
    defparam \temp_array[9]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [12]));
    defparam \temp_array[9]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [13]));
    defparam \temp_array[9]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7325_2_lut (.A(NUM_DATA[6]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[6]));
    defparam i7325_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [14]));
    defparam \temp_array[9]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[9]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10156), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [15]));
    defparam \temp_array[9]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [4]));
    defparam \temp_array[7]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [1]));
    defparam \temp_array[10]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [2]));
    defparam \temp_array[10]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(\temp_array[31] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "RESET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [3]));
    defparam \temp_array[10]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10158), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[10] [4]));
    defparam \temp_array[10]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [5]));
    defparam \temp_array[10]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [6]));
    defparam \temp_array[10]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [7]));
    defparam \temp_array[10]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10158), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\temp_array[10] [8]));
    defparam \temp_array[10]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i8 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@4(537[3],656[10])" *) LUT4 i5652_3_lut (.A(int_RHD_TX_Byte[6]), 
            .B(n22381), .C(n4), .Z(n15440));
    defparam i5652_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+(B))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_2_lut (.A(stm32_state[1]), 
            .B(stm32_state[3]), .Z(n16427));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_30 (.A(stm32_state[2]), 
            .B(stm32_state[0]), .Z(n4_adj_2578));
    defparam i1_2_lut_adj_30.INIT = "0x4444";
    (* lut_function="(!(A ((D)+!B)+!A (B (C (D))+!B (C))))" *) LUT4 i2_4_lut (.A(n1221), 
            .B(int_STM32_TX_Ready), .C(n14510), .D(n14501), .Z(n6));
    defparam i2_4_lut.INIT = "0x05cd";
    (* lut_function="((B+!(C+!(D)))+!A)" *) LUT4 i3_4_lut (.A(n17332), .B(n6), 
            .C(n16427), .D(n4_adj_2578), .Z(n26311));
    defparam i3_4_lut.INIT = "0xdfdd";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [9]));
    defparam \temp_array[10]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i9 .SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i0 (.D(n33_2[0]), 
            .SP(n10160), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[0]));
    defparam data_array_send_count_1646__i0.REGSET = "RESET";
    defparam data_array_send_count_1646__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10158), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[10] [10]));
    defparam \temp_array[10]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [3]));
    defparam \temp_array[7]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i3 .SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i0 (.D(n167[0]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[0]));
    defparam stm32_counter_1644__i0.REGSET = "RESET";
    defparam stm32_counter_1644__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i0 (.D(n22367), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[0]));
    defparam int_RHD_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [2]));
    defparam \temp_array[7]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@4(432[3],531[11])" *) LUT4 i7326_2_lut (.A(NUM_DATA[5]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[5]));
    defparam i7326_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i0 (.D(n167_adj_2780[0]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\rhd_index[0] ));
    defparam rhd_index_1645__i0.REGSET = "RESET";
    defparam rhd_index_1645__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [11]));
    defparam \temp_array[10]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10158), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[10] [12]));
    defparam \temp_array[10]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [13]));
    defparam \temp_array[10]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [14]));
    defparam \temp_array[10]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[10]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [15]));
    defparam \temp_array[10]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [1]));
    defparam \temp_array[11]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [2]));
    defparam \temp_array[11]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [3]));
    defparam \temp_array[11]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [4]));
    defparam \temp_array[11]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [5]));
    defparam \temp_array[11]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(\temp_array[0] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "RESET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i28_4_lut (.A(n1213), 
            .B(n22940), .C(stm32_state[2]), .D(stm32_state[1]), .Z(n11_adj_2581));
    defparam i28_4_lut.INIT = "0x3f3a";
    (* lut_function="(!(A (B+!(C))+!A (B+((D)+!C))))" *) LUT4 i3_4_lut_adj_31 (.A(stm32_state[0]), 
            .B(n22869), .C(n11_adj_2581), .D(stm32_state[2]), .Z(n8));
    defparam i3_4_lut_adj_31.INIT = "0x2030";
    (* lut_function="(!(A (B+(D))+!A (C)))", lineinfo="@4(170[9],170[20])" *) LUT4 i25_4_lut (.A(n40), 
            .B(stm32_state[2]), .C(init_FIFO_Read), .D(stm32_state[1]), 
            .Z(n17382));
    defparam i25_4_lut.INIT = "0x0527";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))", lineinfo="@4(170[9],170[20])" *) LUT4 i1_4_lut_adj_32 (.A(stm32_state[2]), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n7));
    defparam i1_4_lut_adj_32.INIT = "0x0544";
    (* lut_function="(A (B (C))+!A (B (C (D))))", lineinfo="@4(170[9],170[20])" *) LUT4 i2_4_lut_adj_33 (.A(n39), 
            .B(n1178), .C(n26), .D(n7), .Z(n22075));
    defparam i2_4_lut_adj_33.INIT = "0xc080";
    (* lut_function="(A (B (C)))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .Z(n8275[0]));
    defparam i1_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(data_array_send_count[2]), 
            .B(data_array_send_count[4]), .Z(n6_adj_2583));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut_adj_34 (.A(data_array_send_count[0]), 
            .B(data_array_send_count[3]), .C(data_array_send_count[1]), 
            .Z(n5_adj_2584));
    defparam i1_3_lut_adj_34.INIT = "0xecec";
    (* lut_function="(!(A (B (C)+!B (C (D)))))" *) LUT4 i13185_4_lut (.A(data_array_send_count[6]), 
            .B(n5_adj_2584), .C(data_array_send_count[5]), .D(n6_adj_2583), 
            .Z(n17386));
    defparam i13185_4_lut.INIT = "0x5f7f";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(\temp_array[0] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "RESET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(\temp_array[0] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "RESET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_35 (.A(n17386), 
            .B(rhd_done_config), .C(n22360), .Z(n12337));
    defparam i1_3_lut_adj_35.INIT = "0xdcdc";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i5_4_lut (.A(int_RHD_TX_DV), 
            .B(rhd_state[0]), .C(rhd_done_config), .D(n15941), .Z(n12));
    defparam i5_4_lut.INIT = "0xefff";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i13195_4_lut (.A(rhd_state[1]), 
            .B(n12), .C(n1178), .D(n9666), .Z(n21743));
    defparam i13195_4_lut.INIT = "0x0020";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(\temp_array[0] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "RESET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(\temp_array[0] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "RESET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(\temp_array[0] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "RESET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(\temp_array[0] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "RESET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(\temp_array[0] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "RESET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(\temp_array[0] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "RESET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(\temp_array[0] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "RESET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(\temp_array[0] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "RESET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(\temp_array[0] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "RESET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(\temp_array[0] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "RESET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(\temp_array[0] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "RESET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(\temp_array[0] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "RESET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(\temp_array[0] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "RESET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(\temp_array[1] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "RESET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(\temp_array[1] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "RESET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(\temp_array[1] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "RESET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(\temp_array[1] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "RESET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(\temp_array[1] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "RESET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(\temp_array[1] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "RESET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(\temp_array[1] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "RESET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(\temp_array[1] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "RESET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(\temp_array[1] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "RESET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(\temp_array[1] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "RESET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(\temp_array[1] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "RESET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(\temp_array[1] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "RESET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(\temp_array[1] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "RESET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(\temp_array[1] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "RESET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(\temp_array[1] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "RESET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(\temp_array[1] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "RESET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(\temp_array[2] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "RESET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\temp_array[7] [1]));
    defparam \temp_array[7]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(\temp_array[2] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "RESET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(\temp_array[2] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "RESET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(\temp_array[2] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "RESET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(\temp_array[2] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "RESET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(\temp_array[2] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "RESET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[13]), .C0(VCC_net), .D0(n20700), .CI0(n20700), 
            .A1(GND_net), .B1(NUM_DATA[14]), .C1(VCC_net), .D1(n27026), 
            .CI1(n27026), .CO0(n27026), .CO1(n20702), .S0(n27), .S1(n29));
    defparam sub_495_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(\temp_array[2] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "RESET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(\temp_array[2] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "RESET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A !(B))", lineinfo="@4(615[10],636[17])" *) LUT4 i2734_2_lut (.A(RGB2_OUT_c), 
            .B(n9722), .Z(n11666));
    defparam i2734_2_lut.INIT = "0x9999";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i0 (.D(n167_adj_2781[0]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[0]));
    defparam full_cycle_count_1647__i0.REGSET = "RESET";
    defparam full_cycle_count_1647__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(\temp_array[2] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "RESET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(\temp_array[2] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "RESET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(\temp_array[2] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "RESET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(\temp_array[2] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "RESET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(\temp_array[2] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "RESET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(\temp_array[2] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "RESET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10174), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [15]));
    defparam \temp_array[6]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(\temp_array[2] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "RESET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(\temp_array[2] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "RESET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7327_2_lut (.A(NUM_DATA[4]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[4]));
    defparam i7327_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(\temp_array[3] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "RESET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(\temp_array[3] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "RESET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(\temp_array[3] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "RESET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(\temp_array[3] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "RESET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(\temp_array[3] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "RESET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(\temp_array[3] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "RESET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(\temp_array[3] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "RESET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(\temp_array[3] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "RESET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(\temp_array[3] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "RESET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(\temp_array[3] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "RESET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(\temp_array[3] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "RESET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(\temp_array[3] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "RESET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(\temp_array[3] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "RESET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(\temp_array[3] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "RESET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(\temp_array[3] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "RESET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* lineinfo="@4(623[27],623[38])" *) FD1P3XZ alt_counter_1649__i0 (.D(n7951), 
            .SP(n7_adj_2587), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(alt_counter[0]));
    defparam alt_counter_1649__i0.REGSET = "RESET";
    defparam alt_counter_1649__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(\temp_array[3] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "RESET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(\temp_array[4] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "RESET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(\temp_array[4] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "RESET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(\temp_array[4] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "RESET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(\temp_array[4] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "RESET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(\temp_array[4] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "RESET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(\temp_array[4] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "RESET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(\temp_array[4] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "RESET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(\temp_array[4] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "RESET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(\temp_array[4] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "RESET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(\temp_array[4] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "RESET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(\temp_array[4] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "RESET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(\temp_array[4] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "RESET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(\temp_array[4] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "RESET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(\temp_array[4] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "RESET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(\temp_array[4] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "RESET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(\temp_array[4] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "RESET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(\temp_array[5] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "RESET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(\temp_array[5] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "RESET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(\temp_array[5] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "RESET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(\temp_array[5] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "RESET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(\temp_array[5] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "RESET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(\temp_array[5] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "RESET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(\temp_array[5] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "RESET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(\temp_array[5] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "RESET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(\temp_array[5] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "RESET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [6]));
    defparam \temp_array[11]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [7]));
    defparam \temp_array[11]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(\temp_array[5] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "RESET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(\temp_array[5] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "RESET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [8]));
    defparam \temp_array[11]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(\temp_array[5] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "RESET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [9]));
    defparam \temp_array[11]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(\temp_array[5] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "RESET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(\temp_array[5] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "RESET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(\temp_array[5] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "RESET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n20533), .CI0(n20533), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n27155), 
            .CI1(n27155), .CO0(n27155), .CO1(n20535), .S0(n133[11]), 
            .S1(n133[12]));
    defparam stm32_counter_1644_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(\temp_array[5] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "RESET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(\temp_array[6] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "RESET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [10]));
    defparam \temp_array[11]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [11]));
    defparam \temp_array[11]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [12]));
    defparam \temp_array[11]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [13]));
    defparam \temp_array[11]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [14]));
    defparam \temp_array[11]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(\temp_array[6] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "RESET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[11]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10164), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [15]));
    defparam \temp_array[11]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(\temp_array[6] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "RESET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(\temp_array[6] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "RESET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(\temp_array[6] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "RESET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(\temp_array[6] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "RESET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(\temp_array[6] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "RESET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(\temp_array[6] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "RESET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(\temp_array[6] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "RESET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(\temp_array[6] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "RESET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(\temp_array[6] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "RESET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(\temp_array[6] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "RESET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(\temp_array[6] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "RESET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(\temp_array[6] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "RESET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7328_2_lut (.A(NUM_DATA[3]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[3]));
    defparam i7328_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(\temp_array[6] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "RESET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(\temp_array[6] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "RESET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(\temp_array[7] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "RESET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(\temp_array[7] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "RESET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(\temp_array[7] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "RESET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(\temp_array[7] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "RESET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(\temp_array[7] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "RESET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(\temp_array[7] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "RESET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(\temp_array[7] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "RESET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [10]));
    defparam \temp_array[7]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(\temp_array[7] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "RESET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [14]));
    defparam \temp_array[6]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(\temp_array[7] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "RESET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(\temp_array[7] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "RESET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(\temp_array[7] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "RESET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(\temp_array[7] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "RESET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7329_2_lut (.A(NUM_DATA[2]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[2]));
    defparam i7329_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(\temp_array[7] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "RESET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(\temp_array[7] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "RESET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(\temp_array[7] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "RESET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10148), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\temp_array[2] [6]));
    defparam \temp_array[2]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(\temp_array[7] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "RESET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(\temp_array[8] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "RESET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [5]));
    defparam \temp_array[2]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(\temp_array[8] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "RESET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(\temp_array[8] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "RESET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(\temp_array[8] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "RESET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(\temp_array[8] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "RESET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(\temp_array[8] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "RESET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [1]));
    defparam \temp_array[12]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i1 .SRMODE = "ASYNC";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[11]), .C0(VCC_net), .D0(n20698), .CI0(n20698), 
            .A1(GND_net), .B1(NUM_DATA[12]), .C1(VCC_net), .D1(n27023), 
            .CI1(n27023), .CO0(n27023), .CO1(n20700), .S0(n23), .S1(n25));
    defparam sub_495_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(\temp_array[8] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "RESET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [2]));
    defparam \temp_array[12]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(\temp_array[8] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "RESET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [3]));
    defparam \temp_array[12]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(\temp_array[8] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "RESET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [4]));
    defparam \temp_array[12]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(\temp_array[8] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "RESET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [5]));
    defparam \temp_array[12]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(\temp_array[8] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "RESET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [6]));
    defparam \temp_array[12]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(\temp_array[8] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "RESET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [7]));
    defparam \temp_array[12]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(\temp_array[8] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "RESET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [8]));
    defparam \temp_array[12]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(\temp_array[8] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "RESET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [9]));
    defparam \temp_array[12]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(\temp_array[8] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "RESET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(\temp_array[8] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "RESET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(\temp_array[9] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "RESET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [10]));
    defparam \temp_array[12]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(\temp_array[9] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "RESET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(\temp_array[9] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "RESET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(\temp_array[9] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "RESET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(\temp_array[9] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "RESET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(\temp_array[9] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "RESET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(\temp_array[9] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "RESET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(\temp_array[9] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "RESET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(\temp_array[9] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "RESET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(\temp_array[9] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "RESET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(\temp_array[9] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "RESET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(\temp_array[9] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "RESET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(\temp_array[9] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "RESET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(\temp_array[9] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "RESET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(\temp_array[9] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "RESET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(\temp_array[9] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "RESET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(\temp_array[10] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "RESET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(\temp_array[10] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "RESET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(\temp_array[10] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "RESET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(\temp_array[10] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "RESET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(\temp_array[10] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "RESET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(\temp_array[10] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "RESET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(\temp_array[10] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "RESET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(\temp_array[10] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "RESET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10174), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [13]));
    defparam \temp_array[6]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(\temp_array[10] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "RESET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [4]));
    defparam \temp_array[2]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(\temp_array[10] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "RESET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(\temp_array[10] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "RESET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(\temp_array[10] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "RESET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(\temp_array[10] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "RESET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(\temp_array[10] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "RESET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(\temp_array[10] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "RESET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(\temp_array[10] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "RESET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(\temp_array[11] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "RESET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [3]));
    defparam \temp_array[2]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(\temp_array[11] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "RESET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(\temp_array[11] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "RESET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [2]));
    defparam \temp_array[2]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(\temp_array[11] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "RESET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(\temp_array[11] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "RESET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [1]));
    defparam \temp_array[2]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(\temp_array[11] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "RESET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(\temp_array[11] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "RESET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(\temp_array[11] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "RESET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(\temp_array[11] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "RESET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(\temp_array[11] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "RESET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10180), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\temp_array[12] [11]));
    defparam \temp_array[12]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(\temp_array[11] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "RESET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(\temp_array[11] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "RESET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(\temp_array[11] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "RESET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(\temp_array[11] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "RESET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(\temp_array[11] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "RESET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(\temp_array[11] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "RESET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(\temp_array[12] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "RESET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7156_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[0]));
    defparam i7156_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(\temp_array[12] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "RESET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(\temp_array[12] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "RESET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(\temp_array[12] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "RESET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(\temp_array[12] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "RESET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(\temp_array[12] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "RESET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [15]));
    defparam \temp_array[1]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(\temp_array[12] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "RESET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(\temp_array[12] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "RESET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(\temp_array[12] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "RESET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(\temp_array[12] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "RESET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(\temp_array[12] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "RESET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(\temp_array[12] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "RESET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(\temp_array[12] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "RESET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(\temp_array[12] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "RESET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(\temp_array[12] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "RESET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(\temp_array[12] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "RESET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(\temp_array[13] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "RESET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(\temp_array[13] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "RESET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(\temp_array[13] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "RESET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(\temp_array[13] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "RESET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(\temp_array[13] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "RESET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(\temp_array[13] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "RESET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(\temp_array[13] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "RESET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(\temp_array[13] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "RESET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(\temp_array[13] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "RESET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(\temp_array[13] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "RESET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(\temp_array[13] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "RESET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(\temp_array[13] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "RESET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(\temp_array[13] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "RESET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(\temp_array[13] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "RESET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(\temp_array[13] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "RESET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(\temp_array[13] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "RESET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(\temp_array[14] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "RESET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(\temp_array[14] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "RESET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(\temp_array[14] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "RESET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(\temp_array[14] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "RESET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(\temp_array[14] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "RESET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(\temp_array[14] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "RESET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(\temp_array[14] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "RESET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(\temp_array[14] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "RESET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(\temp_array[14] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "RESET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(\temp_array[14] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "RESET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(\temp_array[14] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "RESET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(\temp_array[14] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "RESET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(\temp_array[14] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "RESET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(\temp_array[14] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "RESET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(\temp_array[14] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "RESET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(\temp_array[14] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "RESET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(\temp_array[15] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "RESET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(\temp_array[15] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "RESET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(\temp_array[15] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "RESET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(\temp_array[15] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "RESET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(\temp_array[15] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "RESET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(\temp_array[15] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "RESET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(\temp_array[15] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "RESET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(\temp_array[15] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "RESET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(\temp_array[15] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "RESET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(\temp_array[15] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "RESET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(\temp_array[15] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "RESET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(\temp_array[15] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "RESET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(\temp_array[15] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "RESET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(\temp_array[15] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "RESET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(\temp_array[15] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "RESET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(\temp_array[15] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "RESET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(\temp_array[16] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "RESET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(\temp_array[16] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "RESET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(\temp_array[16] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "RESET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(\temp_array[16] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "RESET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(\temp_array[16] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "RESET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(\temp_array[16] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "RESET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(\temp_array[16] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "RESET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(\temp_array[16] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "RESET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(\temp_array[16] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "RESET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(\temp_array[16] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "RESET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(\temp_array[16] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "RESET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(\temp_array[16] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "RESET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(\temp_array[16] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "RESET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(\temp_array[16] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "RESET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(\temp_array[16] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "RESET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(\temp_array[16] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "RESET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(\temp_array[17] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "RESET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(\temp_array[17] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "RESET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(\temp_array[17] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "RESET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(\temp_array[17] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "RESET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(\temp_array[17] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "RESET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(\temp_array[17] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "RESET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(\temp_array[17] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "RESET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(\temp_array[17] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "RESET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(\temp_array[17] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "RESET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(\temp_array[17] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "RESET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(\temp_array[17] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "RESET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(\temp_array[17] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "RESET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(\temp_array[17] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "RESET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(\temp_array[17] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "RESET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(\temp_array[17] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "RESET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(\temp_array[17] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "RESET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(\temp_array[18] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "RESET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(\temp_array[18] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "RESET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i7 (.D(n15441), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[7]));
    defparam int_RHD_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7330_2_lut (.A(NUM_DATA[1]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[1]));
    defparam i7330_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(\temp_array[18] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "RESET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(\temp_array[18] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "RESET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7300_2_lut (.A(NUM_DATA[31]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[31]));
    defparam i7300_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(\temp_array[18] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "RESET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(\temp_array[18] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "RESET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(\temp_array[18] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "RESET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(\temp_array[18] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "RESET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(\temp_array[18] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "RESET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(\temp_array[18] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "RESET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(\temp_array[18] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "RESET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(\temp_array[18] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "RESET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(\temp_array[18] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "RESET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(\temp_array[18] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "RESET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(\temp_array[18] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "RESET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(\temp_array[18] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "RESET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(\temp_array[19] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "RESET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(\temp_array[19] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "RESET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(\temp_array[19] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "RESET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(\temp_array[19] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "RESET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(\temp_array[19] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "RESET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(\temp_array[19] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "RESET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(\temp_array[19] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "RESET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(\temp_array[19] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "RESET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(\temp_array[19] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "RESET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(\temp_array[19] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "RESET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(\temp_array[19] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "RESET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(\temp_array[19] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "RESET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(\temp_array[19] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "RESET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(\temp_array[19] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "RESET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(\temp_array[19] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "RESET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(\temp_array[19] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "RESET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(\temp_array[20] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "RESET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(\temp_array[20] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "RESET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(\temp_array[20] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "RESET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(\temp_array[20] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "RESET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(\temp_array[20] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "RESET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(\temp_array[20] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "RESET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(\temp_array[20] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "RESET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(\temp_array[20] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "RESET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(\temp_array[20] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "RESET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(\temp_array[20] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "RESET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(\temp_array[20] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "RESET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(\temp_array[20] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "RESET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(\temp_array[20] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "RESET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(\temp_array[20] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "RESET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(\temp_array[20] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "RESET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(\temp_array[20] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "RESET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(\temp_array[21] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "RESET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(\temp_array[21] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "RESET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(\temp_array[21] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "RESET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(\temp_array[21] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "RESET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(\temp_array[21] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "RESET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(\temp_array[21] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "RESET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(\temp_array[21] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "RESET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(\temp_array[21] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "RESET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(\temp_array[21] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "RESET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(\temp_array[21] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "RESET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(\temp_array[21] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "RESET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(\temp_array[21] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "RESET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(\temp_array[21] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "RESET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@4(537[3],656[10])" *) LUT4 i5653_3_lut (.A(int_RHD_TX_Byte[7]), 
            .B(n22381), .C(n4), .Z(n15441));
    defparam i5653_3_lut.INIT = "0x3a3a";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(\temp_array[21] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "RESET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(\temp_array[21] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "RESET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(\temp_array[21] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "RESET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(\temp_array[22] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "RESET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(\temp_array[22] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "RESET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(\temp_array[22] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "RESET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(\temp_array[22] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "RESET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(\temp_array[22] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "RESET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(\temp_array[22] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "RESET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(\temp_array[22] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "RESET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(\temp_array[22] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "RESET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(\temp_array[22] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "RESET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(\temp_array[22] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "RESET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(\temp_array[22] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "RESET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(\temp_array[22] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "RESET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(\temp_array[22] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "RESET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(\temp_array[22] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "RESET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(\temp_array[22] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "RESET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(\temp_array[22] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "RESET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(\temp_array[23] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "RESET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(\temp_array[23] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "RESET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(\temp_array[23] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "RESET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(\temp_array[23] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "RESET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(\temp_array[23] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "RESET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(\temp_array[23] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "RESET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(\temp_array[23] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "RESET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(\temp_array[23] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "RESET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(\temp_array[23] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "RESET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(\temp_array[23] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "RESET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(\temp_array[23] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "RESET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(\temp_array[23] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "RESET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(\temp_array[23] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "RESET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n20553), .CI0(n20553), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27185), .CI1(n27185), 
            .CO0(n27185), .S0(n133[31]));
    defparam stm32_counter_1644_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_33.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(\temp_array[23] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "RESET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(\temp_array[23] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "RESET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(\temp_array[23] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "RESET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(\temp_array[24] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "RESET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(\temp_array[24] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "RESET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(\temp_array[24] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "RESET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(\temp_array[24] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "RESET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(\temp_array[24] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "RESET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(\temp_array[24] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "RESET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(\temp_array[24] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "RESET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(\temp_array[24] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "RESET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(\temp_array[24] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "RESET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(\temp_array[24] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "RESET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(\temp_array[24] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "RESET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(\temp_array[24] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "RESET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(\temp_array[24] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "RESET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(\temp_array[24] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "RESET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(\temp_array[24] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "RESET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(\temp_array[24] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "RESET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(\temp_array[25] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "RESET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(\temp_array[25] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "RESET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(\temp_array[25] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "RESET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(\temp_array[25] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "RESET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(\temp_array[25] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "RESET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [14]));
    defparam \temp_array[1]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(\temp_array[25] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "RESET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[31]), .D0(n20619), .CI0(n20619), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27281), .CI1(n27281), 
            .CO0(n27281), .S0(n133_adj_2782[31]));
    defparam full_cycle_count_1647_add_4_33.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_33.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(\temp_array[25] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "RESET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [13]));
    defparam \temp_array[1]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(\temp_array[25] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "RESET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(\temp_array[25] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "RESET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10146), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[1] [12]));
    defparam \temp_array[1]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(\temp_array[25] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "RESET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(\temp_array[25] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "RESET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [11]));
    defparam \temp_array[1]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(\temp_array[25] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "RESET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(\temp_array[25] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "RESET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [10]));
    defparam \temp_array[1]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(\temp_array[25] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "RESET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(\temp_array[25] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "RESET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [9]));
    defparam \temp_array[1]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(\temp_array[25] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "RESET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(\temp_array[26] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "RESET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [8]));
    defparam \temp_array[1]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(\temp_array[26] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "RESET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(\temp_array[26] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "RESET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [7]));
    defparam \temp_array[1]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(\temp_array[26] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "RESET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(\temp_array[26] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "RESET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [6]));
    defparam \temp_array[1]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(\temp_array[26] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "RESET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(\temp_array[26] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "RESET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(\temp_array[26] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "RESET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(\temp_array[26] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "RESET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(\temp_array[26] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "RESET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(\temp_array[26] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "RESET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [12]));
    defparam \temp_array[12]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [13]));
    defparam \temp_array[12]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [14]));
    defparam \temp_array[12]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[12]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10180), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [15]));
    defparam \temp_array[12]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [1]));
    defparam \temp_array[13]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [2]));
    defparam \temp_array[13]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [3]));
    defparam \temp_array[13]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(\temp_array[26] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "RESET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [4]));
    defparam \temp_array[13]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(\temp_array[26] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "RESET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n22350), 
            .SP(n17351), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(\temp_array[26] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "RESET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(\temp_array[26] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "RESET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(\temp_array[26] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "RESET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(\temp_array[27] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "RESET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(\temp_array[27] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "RESET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(\temp_array[27] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "RESET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(\temp_array[27] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "RESET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(\temp_array[27] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "RESET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(\temp_array[27] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "RESET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(\temp_array[27] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "RESET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(\temp_array[27] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "RESET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(\temp_array[27] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "RESET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(\temp_array[27] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "RESET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(\temp_array[27] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "RESET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(\temp_array[27] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "RESET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(\temp_array[27] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "RESET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(\temp_array[27] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "RESET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(\temp_array[27] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "RESET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(\temp_array[27] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "RESET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(\temp_array[28] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "RESET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(\temp_array[28] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "RESET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(\temp_array[28] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "RESET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [5]));
    defparam \temp_array[13]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(\temp_array[28] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "RESET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(\temp_array[28] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "RESET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [8]));
    defparam \temp_array[7]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(\temp_array[28] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "RESET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ rgd_info_sig_2 (.D(n11666), 
            .SP(n21743), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(RGB2_OUT_c));
    defparam rgd_info_sig_2.REGSET = "SET";
    defparam rgd_info_sig_2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ rhd_done_config_c (.D(n12337), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_done_config));
    defparam rhd_done_config_c.REGSET = "RESET";
    defparam rhd_done_config_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [9]));
    defparam \temp_array[7]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n8275[0]), 
            .SP(n22075), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n17382), 
            .SP(n21887), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(\temp_array[28] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "RESET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(\temp_array[28] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "RESET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(\temp_array[28] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "RESET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10146), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\temp_array[1] [5]));
    defparam \temp_array[1]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(\temp_array[28] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "RESET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(\temp_array[28] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "RESET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(\temp_array[28] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "RESET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(\temp_array[28] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "RESET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [4]));
    defparam \temp_array[1]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(\temp_array[28] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "RESET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(\temp_array[28] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "RESET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(\temp_array[28] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "RESET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(\temp_array[29] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "RESET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [3]));
    defparam \temp_array[1]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(\temp_array[29] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "RESET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(\temp_array[29] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "RESET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(\temp_array[29] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "RESET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(\temp_array[29] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "RESET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [2]));
    defparam \temp_array[1]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(\temp_array[29] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "RESET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(\temp_array[29] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "RESET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(\temp_array[29] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "RESET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(\temp_array[29] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "RESET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[1]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10146), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [1]));
    defparam \temp_array[1]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(\temp_array[29] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "RESET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(\temp_array[29] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "RESET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(\temp_array[29] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "RESET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(\temp_array[29] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "RESET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(\temp_array[29] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "RESET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(\temp_array[29] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "RESET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(\temp_array[29] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "RESET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(\temp_array[30] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "RESET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(\temp_array[30] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "RESET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(\temp_array[30] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "RESET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(\temp_array[30] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "RESET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(\temp_array[30] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "RESET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(\temp_array[30] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "RESET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(\temp_array[30] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "RESET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(\temp_array[30] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "RESET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(\temp_array[30] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "RESET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(\temp_array[30] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "RESET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(\temp_array[30] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "RESET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(\temp_array[30] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "RESET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(\temp_array[30] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "RESET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(\temp_array[30] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "RESET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(\temp_array[30] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "RESET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(\temp_array[30] [0]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "RESET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(\temp_array[31] [15]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "RESET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(\temp_array[31] [14]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "RESET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(\temp_array[31] [13]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "RESET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(\temp_array[31] [12]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "RESET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(\temp_array[31] [11]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "RESET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(\temp_array[31] [10]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "RESET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(\temp_array[31] [9]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "RESET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(\temp_array[31] [8]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "RESET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(\temp_array[31] [7]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "RESET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(\temp_array[31] [6]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "RESET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(\temp_array[31] [5]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "RESET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(\temp_array[31] [4]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "RESET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(\temp_array[31] [3]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "RESET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(\temp_array[31] [2]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "RESET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(\temp_array[31] [1]), 
            .SP(n10138), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "RESET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10174), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [12]));
    defparam \temp_array[6]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10174), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [11]));
    defparam \temp_array[6]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i11 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ rhd_state_i0_i1 (.D(n7_adj_2589), 
            .SP(n1178), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_state[1]));
    defparam rhd_state_i0_i1.REGSET = "RESET";
    defparam rhd_state_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n10168), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n10168), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10132), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [15]));
    defparam \temp_array[31]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10132), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [14]));
    defparam \temp_array[31]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [13]));
    defparam \temp_array[31]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [12]));
    defparam \temp_array[31]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [11]));
    defparam \temp_array[31]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [10]));
    defparam \temp_array[31]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [9]));
    defparam \temp_array[31]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [8]));
    defparam \temp_array[31]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [7]));
    defparam \temp_array[31]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [6]));
    defparam \temp_array[31]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [5]));
    defparam \temp_array[31]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [4]));
    defparam \temp_array[31]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [3]));
    defparam \temp_array[31]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [2]));
    defparam \temp_array[31]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[31]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10132), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [1]));
    defparam \temp_array[31]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [15]));
    defparam \temp_array[30]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [14]));
    defparam \temp_array[30]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [13]));
    defparam \temp_array[30]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [12]));
    defparam \temp_array[30]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [11]));
    defparam \temp_array[30]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [10]));
    defparam \temp_array[30]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [9]));
    defparam \temp_array[30]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [8]));
    defparam \temp_array[30]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [7]));
    defparam \temp_array[30]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [6]));
    defparam \temp_array[30]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [5]));
    defparam \temp_array[30]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [4]));
    defparam \temp_array[30]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [3]));
    defparam \temp_array[30]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [2]));
    defparam \temp_array[30]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[30]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10126), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [1]));
    defparam \temp_array[30]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [15]));
    defparam \temp_array[29]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [14]));
    defparam \temp_array[29]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [13]));
    defparam \temp_array[29]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [12]));
    defparam \temp_array[29]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [11]));
    defparam \temp_array[29]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [10]));
    defparam \temp_array[29]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [9]));
    defparam \temp_array[29]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [8]));
    defparam \temp_array[29]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [7]));
    defparam \temp_array[29]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [6]));
    defparam \temp_array[29]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [5]));
    defparam \temp_array[29]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [4]));
    defparam \temp_array[29]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [3]));
    defparam \temp_array[29]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [2]));
    defparam \temp_array[29]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[29]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10122), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [1]));
    defparam \temp_array[29]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [15]));
    defparam \temp_array[28]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [14]));
    defparam \temp_array[28]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [13]));
    defparam \temp_array[28]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [12]));
    defparam \temp_array[28]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [11]));
    defparam \temp_array[28]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [10]));
    defparam \temp_array[28]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [9]));
    defparam \temp_array[28]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [8]));
    defparam \temp_array[28]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [7]));
    defparam \temp_array[28]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [6]));
    defparam \temp_array[28]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [5]));
    defparam \temp_array[28]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [4]));
    defparam \temp_array[28]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [3]));
    defparam \temp_array[28]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [2]));
    defparam \temp_array[28]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[28]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10116), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [1]));
    defparam \temp_array[28]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [15]));
    defparam \temp_array[27]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [14]));
    defparam \temp_array[27]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [13]));
    defparam \temp_array[27]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [12]));
    defparam \temp_array[27]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [11]));
    defparam \temp_array[27]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [10]));
    defparam \temp_array[27]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [9]));
    defparam \temp_array[27]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [8]));
    defparam \temp_array[27]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [7]));
    defparam \temp_array[27]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [6]));
    defparam \temp_array[27]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [5]));
    defparam \temp_array[27]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [4]));
    defparam \temp_array[27]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [3]));
    defparam \temp_array[27]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [2]));
    defparam \temp_array[27]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[27]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10110), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [1]));
    defparam \temp_array[27]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [15]));
    defparam \temp_array[26]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [14]));
    defparam \temp_array[26]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [13]));
    defparam \temp_array[26]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [12]));
    defparam \temp_array[26]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [11]));
    defparam \temp_array[26]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [10]));
    defparam \temp_array[26]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [9]));
    defparam \temp_array[26]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [8]));
    defparam \temp_array[26]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [7]));
    defparam \temp_array[26]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [6]));
    defparam \temp_array[26]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [5]));
    defparam \temp_array[26]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [4]));
    defparam \temp_array[26]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [3]));
    defparam \temp_array[26]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [2]));
    defparam \temp_array[26]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[26]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10102), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [1]));
    defparam \temp_array[26]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [15]));
    defparam \temp_array[25]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [14]));
    defparam \temp_array[25]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [13]));
    defparam \temp_array[25]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [12]));
    defparam \temp_array[25]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [11]));
    defparam \temp_array[25]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [10]));
    defparam \temp_array[25]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [9]));
    defparam \temp_array[25]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [8]));
    defparam \temp_array[25]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [7]));
    defparam \temp_array[25]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [6]));
    defparam \temp_array[25]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [5]));
    defparam \temp_array[25]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [4]));
    defparam \temp_array[25]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [3]));
    defparam \temp_array[25]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [2]));
    defparam \temp_array[25]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[25]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10096), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [1]));
    defparam \temp_array[25]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [15]));
    defparam \temp_array[24]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [14]));
    defparam \temp_array[24]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [13]));
    defparam \temp_array[24]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [12]));
    defparam \temp_array[24]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [11]));
    defparam \temp_array[24]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [10]));
    defparam \temp_array[24]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [9]));
    defparam \temp_array[24]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [8]));
    defparam \temp_array[24]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [7]));
    defparam \temp_array[24]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [6]));
    defparam \temp_array[24]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [5]));
    defparam \temp_array[24]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [4]));
    defparam \temp_array[24]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [3]));
    defparam \temp_array[24]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [2]));
    defparam \temp_array[24]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[24]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [1]));
    defparam \temp_array[24]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [15]));
    defparam \temp_array[23]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [14]));
    defparam \temp_array[23]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [13]));
    defparam \temp_array[23]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [12]));
    defparam \temp_array[23]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [11]));
    defparam \temp_array[23]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [10]));
    defparam \temp_array[23]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [9]));
    defparam \temp_array[23]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [8]));
    defparam \temp_array[23]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [7]));
    defparam \temp_array[23]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [6]));
    defparam \temp_array[23]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [5]));
    defparam \temp_array[23]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [4]));
    defparam \temp_array[23]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [3]));
    defparam \temp_array[23]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [2]));
    defparam \temp_array[23]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[23]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [1]));
    defparam \temp_array[23]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [15]));
    defparam \temp_array[22]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [14]));
    defparam \temp_array[22]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [13]));
    defparam \temp_array[22]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [12]));
    defparam \temp_array[22]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [11]));
    defparam \temp_array[22]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [10]));
    defparam \temp_array[22]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [9]));
    defparam \temp_array[22]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [8]));
    defparam \temp_array[22]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [7]));
    defparam \temp_array[22]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [6]));
    defparam \temp_array[22]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [5]));
    defparam \temp_array[22]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [4]));
    defparam \temp_array[22]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [3]));
    defparam \temp_array[22]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [2]));
    defparam \temp_array[22]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[22]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10188), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [1]));
    defparam \temp_array[22]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [15]));
    defparam \temp_array[21]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [14]));
    defparam \temp_array[21]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [13]));
    defparam \temp_array[21]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [12]));
    defparam \temp_array[21]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [11]));
    defparam \temp_array[21]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [10]));
    defparam \temp_array[21]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [9]));
    defparam \temp_array[21]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [8]));
    defparam \temp_array[21]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [7]));
    defparam \temp_array[21]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [6]));
    defparam \temp_array[21]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [5]));
    defparam \temp_array[21]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [4]));
    defparam \temp_array[21]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [3]));
    defparam \temp_array[21]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [2]));
    defparam \temp_array[21]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[21]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10230), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [1]));
    defparam \temp_array[21]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [15]));
    defparam \temp_array[20]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [14]));
    defparam \temp_array[20]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [13]));
    defparam \temp_array[20]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [12]));
    defparam \temp_array[20]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [11]));
    defparam \temp_array[20]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [10]));
    defparam \temp_array[20]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [9]));
    defparam \temp_array[20]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [8]));
    defparam \temp_array[20]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [7]));
    defparam \temp_array[20]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [6]));
    defparam \temp_array[20]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [5]));
    defparam \temp_array[20]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [4]));
    defparam \temp_array[20]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [3]));
    defparam \temp_array[20]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [2]));
    defparam \temp_array[20]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[20]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [1]));
    defparam \temp_array[20]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [15]));
    defparam \temp_array[19]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [14]));
    defparam \temp_array[19]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [10]));
    defparam \temp_array[6]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [13]));
    defparam \temp_array[19]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [9]));
    defparam \temp_array[6]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [12]));
    defparam \temp_array[19]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [11]));
    defparam \temp_array[19]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [10]));
    defparam \temp_array[19]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [9]));
    defparam \temp_array[19]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [8]));
    defparam \temp_array[19]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [7]));
    defparam \temp_array[19]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [6]));
    defparam \temp_array[19]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [5]));
    defparam \temp_array[19]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [4]));
    defparam \temp_array[19]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [3]));
    defparam \temp_array[19]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [2]));
    defparam \temp_array[19]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[19]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10226), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [1]));
    defparam \temp_array[19]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [15]));
    defparam \temp_array[18]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [14]));
    defparam \temp_array[18]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [13]));
    defparam \temp_array[18]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [12]));
    defparam \temp_array[18]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [11]));
    defparam \temp_array[18]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [10]));
    defparam \temp_array[18]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [9]));
    defparam \temp_array[18]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [8]));
    defparam \temp_array[18]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [7]));
    defparam \temp_array[18]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [6]));
    defparam \temp_array[18]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [5]));
    defparam \temp_array[18]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [4]));
    defparam \temp_array[18]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [3]));
    defparam \temp_array[18]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [2]));
    defparam \temp_array[18]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[18]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10224), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [1]));
    defparam \temp_array[18]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [15]));
    defparam \temp_array[17]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [14]));
    defparam \temp_array[17]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [13]));
    defparam \temp_array[17]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i13 .SRMODE = "ASYNC";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[9]), .C0(VCC_net), .D0(n20696), .CI0(n20696), 
            .A1(GND_net), .B1(NUM_DATA[10]), .C1(VCC_net), .D1(n27020), 
            .CI1(n27020), .CO0(n27020), .CO1(n20698), .S0(n19), .S1(n21));
    defparam sub_495_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [12]));
    defparam \temp_array[17]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [11]));
    defparam \temp_array[17]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [10]));
    defparam \temp_array[17]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [9]));
    defparam \temp_array[17]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [8]));
    defparam \temp_array[17]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [7]));
    defparam \temp_array[17]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [6]));
    defparam \temp_array[17]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [5]));
    defparam \temp_array[17]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [4]));
    defparam \temp_array[17]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [3]));
    defparam \temp_array[17]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [2]));
    defparam \temp_array[17]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[17]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10222), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [1]));
    defparam \temp_array[17]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [15]));
    defparam \temp_array[16]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [14]));
    defparam \temp_array[16]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [13]));
    defparam \temp_array[16]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [12]));
    defparam \temp_array[16]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [11]));
    defparam \temp_array[16]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [10]));
    defparam \temp_array[16]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [9]));
    defparam \temp_array[16]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [8]));
    defparam \temp_array[16]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [8]));
    defparam \temp_array[6]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [7]));
    defparam \temp_array[16]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [7]));
    defparam \temp_array[6]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [6]));
    defparam \temp_array[16]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [6]));
    defparam \temp_array[6]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [5]));
    defparam \temp_array[16]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [5]));
    defparam \temp_array[6]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [4]));
    defparam \temp_array[16]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [3]));
    defparam \temp_array[16]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [2]));
    defparam \temp_array[16]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[16]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10212), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [1]));
    defparam \temp_array[16]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [15]));
    defparam \temp_array[15]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [14]));
    defparam \temp_array[15]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [13]));
    defparam \temp_array[15]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [12]));
    defparam \temp_array[15]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [11]));
    defparam \temp_array[15]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [10]));
    defparam \temp_array[15]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [9]));
    defparam \temp_array[15]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [8]));
    defparam \temp_array[15]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [7]));
    defparam \temp_array[15]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [4]));
    defparam \temp_array[6]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [6]));
    defparam \temp_array[15]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [3]));
    defparam \temp_array[6]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [5]));
    defparam \temp_array[15]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [2]));
    defparam \temp_array[6]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [4]));
    defparam \temp_array[15]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[6]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10174), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [1]));
    defparam \temp_array[6]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [3]));
    defparam \temp_array[15]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [15]));
    defparam \temp_array[5]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [2]));
    defparam \temp_array[15]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [14]));
    defparam \temp_array[5]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[15]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10206), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [1]));
    defparam \temp_array[15]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [13]));
    defparam \temp_array[5]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [15]));
    defparam \temp_array[14]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [12]));
    defparam \temp_array[5]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [14]));
    defparam \temp_array[14]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [11]));
    defparam \temp_array[5]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [13]));
    defparam \temp_array[14]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [10]));
    defparam \temp_array[5]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [12]));
    defparam \temp_array[14]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [9]));
    defparam \temp_array[5]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [11]));
    defparam \temp_array[14]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [8]));
    defparam \temp_array[5]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [10]));
    defparam \temp_array[14]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [7]));
    defparam \temp_array[5]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [9]));
    defparam \temp_array[14]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [6]));
    defparam \temp_array[5]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [8]));
    defparam \temp_array[14]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [5]));
    defparam \temp_array[5]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [7]));
    defparam \temp_array[14]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [4]));
    defparam \temp_array[5]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [6]));
    defparam \temp_array[14]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [3]));
    defparam \temp_array[5]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [5]));
    defparam \temp_array[14]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [2]));
    defparam \temp_array[5]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [4]));
    defparam \temp_array[14]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[5]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [1]));
    defparam \temp_array[5]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [3]));
    defparam \temp_array[14]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [15]));
    defparam \temp_array[4]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [2]));
    defparam \temp_array[14]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [14]));
    defparam \temp_array[4]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[14]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10196), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [1]));
    defparam \temp_array[14]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [13]));
    defparam \temp_array[4]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [15]));
    defparam \temp_array[13]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [12]));
    defparam \temp_array[4]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [14]));
    defparam \temp_array[13]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [11]));
    defparam \temp_array[4]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [13]));
    defparam \temp_array[13]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [12]));
    defparam \temp_array[13]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [11]));
    defparam \temp_array[13]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [10]));
    defparam \temp_array[13]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [9]));
    defparam \temp_array[13]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [8]));
    defparam \temp_array[13]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [7]));
    defparam \temp_array[13]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[13]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10190), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [6]));
    defparam \temp_array[13]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [10]));
    defparam \temp_array[4]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [9]));
    defparam \temp_array[4]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [8]));
    defparam \temp_array[4]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [7]));
    defparam \temp_array[4]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [6]));
    defparam \temp_array[4]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [5]));
    defparam \temp_array[4]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [4]));
    defparam \temp_array[4]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [3]));
    defparam \temp_array[4]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [2]));
    defparam \temp_array[4]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[4]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10162), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [1]));
    defparam \temp_array[4]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [15]));
    defparam \temp_array[3]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [14]));
    defparam \temp_array[3]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [13]));
    defparam \temp_array[3]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [12]));
    defparam \temp_array[3]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [11]));
    defparam \temp_array[3]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [10]));
    defparam \temp_array[3]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i10 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n14516), 
            .SP(n14650), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [9]));
    defparam \temp_array[3]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i9 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n22217), 
            .SP(n14650), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [8]));
    defparam \temp_array[3]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i8 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n26311), 
            .SP(n14650), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [7]));
    defparam \temp_array[3]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [15]));
    defparam \temp_array[0]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [6]));
    defparam \temp_array[3]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [14]));
    defparam \temp_array[0]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [5]));
    defparam \temp_array[3]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [13]));
    defparam \temp_array[0]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [4]));
    defparam \temp_array[3]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [12]));
    defparam \temp_array[0]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [3]));
    defparam \temp_array[3]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [11]));
    defparam \temp_array[0]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [2]));
    defparam \temp_array[3]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [10]));
    defparam \temp_array[0]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[3]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [1]));
    defparam \temp_array[3]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [9]));
    defparam \temp_array[0]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [15]));
    defparam \temp_array[2]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [8]));
    defparam \temp_array[0]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [14]));
    defparam \temp_array[2]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [7]));
    defparam \temp_array[0]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [13]));
    defparam \temp_array[2]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [6]));
    defparam \temp_array[0]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [12]));
    defparam \temp_array[2]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [5]));
    defparam \temp_array[0]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [11]));
    defparam \temp_array[2]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [4]));
    defparam \temp_array[0]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [10]));
    defparam \temp_array[2]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [3]));
    defparam \temp_array[0]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [9]));
    defparam \temp_array[2]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [2]));
    defparam \temp_array[0]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [8]));
    defparam \temp_array[2]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [1]));
    defparam \temp_array[0]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[2]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10148), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [7]));
    defparam \temp_array[2]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[0]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10144), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [0]));
    defparam \temp_array[0]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i6 (.D(n15440), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[6]));
    defparam int_RHD_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n15435), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* lse_init_val=1, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ \channel_array[0]_i15  (.D(n15433), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][15] ));
    defparam \channel_array[0]_i15 .REGSET = "RESET";
    defparam \channel_array[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ \channel_array[0]_i14  (.D(n15432), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][14] ));
    defparam \channel_array[0]_i14 .REGSET = "RESET";
    defparam \channel_array[0]_i14 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i1 (.D(n33_2[1]), 
            .SP(n10160), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(data_array_send_count[1]));
    defparam data_array_send_count_1646__i1.REGSET = "RESET";
    defparam data_array_send_count_1646__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i2 (.D(n33_2[2]), 
            .SP(n10160), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(data_array_send_count[2]));
    defparam data_array_send_count_1646__i2.REGSET = "RESET";
    defparam data_array_send_count_1646__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_2_lut_adj_36 (.A(int_RHD_TX_DV), 
            .B(int_RHD_SPI_CS_n), .Z(n59));
    defparam i1_2_lut_adj_36.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37 (.A(n9722), .B(n6_adj_2586), 
            .Z(n7_adj_2587));
    defparam i1_2_lut_adj_37.INIT = "0x4444";
    (* lut_function="(!(A))", lineinfo="@4(537[3],656[10])" *) LUT4 i1113_1_lut (.A(alt_counter[0]), 
            .Z(n7951));
    defparam i1113_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38 (.A(full_cycle_count[29]), 
            .B(full_cycle_count[21]), .Z(n18));
    defparam i1_2_lut_adj_38.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(full_cycle_count[22]), 
            .B(full_cycle_count[30]), .C(full_cycle_count[14]), .D(n18), 
            .Z(n30));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(full_cycle_count[19]), 
            .B(full_cycle_count[23]), .C(full_cycle_count[20]), .D(full_cycle_count[24]), 
            .Z(n28));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(full_cycle_count[26]), 
            .B(full_cycle_count[16]), .C(full_cycle_count[15]), .D(full_cycle_count[18]), 
            .Z(n29_adj_2591));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(full_cycle_count[25]), 
            .B(full_cycle_count[28]), .C(full_cycle_count[27]), .D(full_cycle_count[17]), 
            .Z(n27_adj_2592));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_39 (.A(full_cycle_count[0]), 
            .B(full_cycle_count[1]), .C(full_cycle_count[2]), .D(full_cycle_count[3]), 
            .Z(n21699));
    defparam i3_4_lut_adj_39.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(full_cycle_count[5]), 
            .B(n21699), .C(full_cycle_count[4]), .Z(n8_adj_2593));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_40 (.A(full_cycle_count[8]), 
            .B(full_cycle_count[10]), .Z(n6_adj_2594));
    defparam i2_2_lut_adj_40.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut_adj_41 (.A(full_cycle_count[6]), 
            .B(full_cycle_count[9]), .C(n8_adj_2593), .D(full_cycle_count[7]), 
            .Z(n5_adj_2595));
    defparam i1_4_lut_adj_41.INIT = "0xccc8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(n27_adj_2592), 
            .B(n29_adj_2591), .C(n28), .D(n30), .Z(n21767));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_42 (.A(full_cycle_count[12]), 
            .B(n5_adj_2595), .C(full_cycle_count[11]), .D(n6_adj_2594), 
            .Z(n21737));
    defparam i2_4_lut_adj_42.INIT = "0xfefa";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1933_4_lut (.A(n21737), 
            .B(full_cycle_count[31]), .C(n21767), .D(full_cycle_count[13]), 
            .Z(n9722));
    defparam i1933_4_lut.INIT = "0xcdcf";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut (.A(n11_c), .B(n9666), 
            .C(rhd_done_config), .Z(n6_adj_2586));
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7212_2_lut (.A(n133_adj_2782[0]), 
            .B(n9722), .Z(n167_adj_2781[0]));
    defparam i7212_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7206_2_lut (.A(n133_adj_2783[0]), 
            .B(n9666), .Z(n167_adj_2780[0]));
    defparam i7206_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_2_lut_adj_43 (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n48));
    defparam i1_2_lut_adj_43.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_2_lut_adj_44 (.A(stm32_state[2]), 
            .B(stm32_state[3]), .Z(n47));
    defparam i1_2_lut_adj_44.INIT = "0x2222";
    (* lut_function="(A (B ((D)+!C)+!B !(C)))", lineinfo="@4(432[3],531[11])" *) LUT4 i4_4_lut (.A(n1178), 
            .B(n47), .C(n60), .D(n48), .Z(n4_adj_2579));
    defparam i4_4_lut.INIT = "0x8a0a";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7203_2_lut (.A(n133[0]), 
            .B(stm32_state[0]), .Z(n167[0]));
    defparam i7203_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(rhd_index[20]), 
            .B(rhd_index[24]), .C(rhd_index[23]), .D(rhd_index[26]), .Z(n42));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(rhd_index[25]), 
            .B(rhd_index[28]), .C(rhd_index[27]), .D(rhd_index[7]), .Z(n40_adj_2598));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_45 (.A(rhd_index[8]), 
            .B(rhd_index[17]), .C(rhd_index[10]), .D(rhd_index[19]), .Z(n41));
    defparam i16_4_lut_adj_45.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(rhd_index[9]), 
            .B(rhd_index[12]), .C(rhd_index[11]), .D(rhd_index[21]), .Z(n39_adj_2599));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i13_3_lut (.A(rhd_index[14]), .B(rhd_index[13]), 
            .C(rhd_index[29]), .Z(n38));
    defparam i13_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i12_2_lut (.A(rhd_index[22]), .B(rhd_index[30]), 
            .Z(n37));
    defparam i12_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n39_adj_2599), 
            .B(n41), .C(n40_adj_2598), .D(n42), .Z(n48_adj_2600));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(rhd_index[6]), 
            .B(rhd_index[16]), .C(rhd_index[15]), .D(rhd_index[18]), .Z(n43));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(n43), .B(n48_adj_2600), 
            .C(n37), .D(n38), .Z(n21772));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1922_4_lut (.A(\rhd_index[5]_2 ), 
            .B(rhd_index[31]), .C(n21772), .D(n22358), .Z(n9666));
    defparam i1922_4_lut.INIT = "0xcdcf";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_46 (.A(n1178), 
            .B(int_RHD_TX_DV), .C(n117), .D(n9666), .Z(n22360));
    defparam i1_4_lut_adj_46.INIT = "0x0020";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_47 (.A(rhd_done_config), 
            .B(n22360), .Z(n10160));
    defparam i1_2_lut_adj_47.INIT = "0x4444";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[29]), .D0(n20617), .CI0(n20617), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[30]), .D1(n27278), 
            .CI1(n27278), .CO0(n27278), .CO1(n20619), .S0(n133_adj_2782[29]), 
            .S1(n133_adj_2782[30]));
    defparam full_cycle_count_1647_add_4_31.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n20551), .CI0(n20551), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n27182), 
            .CI1(n27182), .CO0(n27182), .CO1(n20553), .S0(n133[29]), 
            .S1(n133[30]));
    defparam stm32_counter_1644_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[27]), .D0(n20615), .CI0(n20615), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[28]), .D1(n27275), 
            .CI1(n27275), .CO0(n27275), .CO1(n20617), .S0(n133_adj_2782[27]), 
            .S1(n133_adj_2782[28]));
    defparam full_cycle_count_1647_add_4_29.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n20549), .CI0(n20549), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n27179), 
            .CI1(n27179), .CO0(n27179), .CO1(n20551), .S0(n133[27]), 
            .S1(n133[28]));
    defparam stm32_counter_1644_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[25]), .D0(n20613), .CI0(n20613), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[26]), .D1(n27272), 
            .CI1(n27272), .CO0(n27272), .CO1(n20615), .S0(n133_adj_2782[25]), 
            .S1(n133_adj_2782[26]));
    defparam full_cycle_count_1647_add_4_27.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n20547), .CI0(n20547), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n27176), 
            .CI1(n27176), .CO0(n27176), .CO1(n20549), .S0(n133[25]), 
            .S1(n133[26]));
    defparam stm32_counter_1644_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[23]), .D0(n20611), .CI0(n20611), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[24]), .D1(n27269), 
            .CI1(n27269), .CO0(n27269), .CO1(n20613), .S0(n133_adj_2782[23]), 
            .S1(n133_adj_2782[24]));
    defparam full_cycle_count_1647_add_4_25.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n20545), .CI0(n20545), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n27173), 
            .CI1(n27173), .CO0(n27173), .CO1(n20547), .S0(n133[23]), 
            .S1(n133[24]));
    defparam stm32_counter_1644_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[21]), .D0(n20609), .CI0(n20609), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[22]), .D1(n27266), 
            .CI1(n27266), .CO0(n27266), .CO1(n20611), .S0(n133_adj_2782[21]), 
            .S1(n133_adj_2782[22]));
    defparam full_cycle_count_1647_add_4_23.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n20543), .CI0(n20543), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n27170), 
            .CI1(n27170), .CO0(n27170), .CO1(n20545), .S0(n133[21]), 
            .S1(n133[22]));
    defparam stm32_counter_1644_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[19]), .D0(n20607), .CI0(n20607), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[20]), .D1(n27263), 
            .CI1(n27263), .CO0(n27263), .CO1(n20609), .S0(n133_adj_2782[19]), 
            .S1(n133_adj_2782[20]));
    defparam full_cycle_count_1647_add_4_21.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[17]), .D0(n20605), .CI0(n20605), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[18]), .D1(n27260), 
            .CI1(n27260), .CO0(n27260), .CO1(n20607), .S0(n133_adj_2782[17]), 
            .S1(n133_adj_2782[18]));
    defparam full_cycle_count_1647_add_4_19.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n20531), .CI0(n20531), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n27152), 
            .CI1(n27152), .CO0(n27152), .CO1(n20533), .S0(n133[9]), 
            .S1(n133[10]));
    defparam stm32_counter_1644_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[15]), .D0(n20603), .CI0(n20603), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[16]), .D1(n27257), 
            .CI1(n27257), .CO0(n27257), .CO1(n20605), .S0(n133_adj_2782[15]), 
            .S1(n133_adj_2782[16]));
    defparam full_cycle_count_1647_add_4_17.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n1221), .C1(stm32_counter[0]), 
            .D1(n27065), .CI1(n27065), .CO0(n27065), .CO1(n20523), .S1(n133[0]));
    defparam stm32_counter_1644_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i3 (.D(n33_2[3]), 
            .SP(n10160), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(data_array_send_count[3]));
    defparam data_array_send_count_1646__i3.REGSET = "RESET";
    defparam data_array_send_count_1646__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i4 (.D(n33_2[4]), 
            .SP(n10160), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(data_array_send_count[4]));
    defparam data_array_send_count_1646__i4.REGSET = "RESET";
    defparam data_array_send_count_1646__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i5 (.D(n33_2[5]), 
            .SP(n10160), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(data_array_send_count[5]));
    defparam data_array_send_count_1646__i5.REGSET = "RESET";
    defparam data_array_send_count_1646__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(609[36],609[57])" *) FD1P3XZ data_array_send_count_1646__i6 (.D(n33_2[6]), 
            .SP(n10160), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(data_array_send_count[6]));
    defparam data_array_send_count_1646__i6.REGSET = "RESET";
    defparam data_array_send_count_1646__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i1 (.D(n167[1]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(stm32_counter[1]));
    defparam stm32_counter_1644__i1.REGSET = "RESET";
    defparam stm32_counter_1644__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i2 (.D(n167[2]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(stm32_counter[2]));
    defparam stm32_counter_1644__i2.REGSET = "RESET";
    defparam stm32_counter_1644__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i3 (.D(n167[3]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_1644__i3.REGSET = "RESET";
    defparam stm32_counter_1644__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i4 (.D(n167[4]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[4]));
    defparam stm32_counter_1644__i4.REGSET = "RESET";
    defparam stm32_counter_1644__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i5 (.D(n167[5]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_1644__i5.REGSET = "RESET";
    defparam stm32_counter_1644__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i6 (.D(n167[6]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_1644__i6.REGSET = "RESET";
    defparam stm32_counter_1644__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i7 (.D(n167[7]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_1644__i7.REGSET = "RESET";
    defparam stm32_counter_1644__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i8 (.D(n167[8]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_1644__i8.REGSET = "RESET";
    defparam stm32_counter_1644__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i9 (.D(n167[9]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_1644__i9.REGSET = "RESET";
    defparam stm32_counter_1644__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i10 (.D(n167[10]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_1644__i10.REGSET = "RESET";
    defparam stm32_counter_1644__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i11 (.D(n167[11]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_1644__i11.REGSET = "RESET";
    defparam stm32_counter_1644__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i12 (.D(n167[12]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_1644__i12.REGSET = "RESET";
    defparam stm32_counter_1644__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i13 (.D(n167[13]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_1644__i13.REGSET = "RESET";
    defparam stm32_counter_1644__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i14 (.D(n167[14]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_1644__i14.REGSET = "RESET";
    defparam stm32_counter_1644__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i15 (.D(n167[15]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_1644__i15.REGSET = "RESET";
    defparam stm32_counter_1644__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i16 (.D(n167[16]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_1644__i16.REGSET = "RESET";
    defparam stm32_counter_1644__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i17 (.D(n167[17]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_1644__i17.REGSET = "RESET";
    defparam stm32_counter_1644__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i18 (.D(n167[18]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_1644__i18.REGSET = "RESET";
    defparam stm32_counter_1644__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i19 (.D(n167[19]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_1644__i19.REGSET = "RESET";
    defparam stm32_counter_1644__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i20 (.D(n167[20]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_1644__i20.REGSET = "RESET";
    defparam stm32_counter_1644__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i21 (.D(n167[21]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_1644__i21.REGSET = "RESET";
    defparam stm32_counter_1644__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i22 (.D(n167[22]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_1644__i22.REGSET = "RESET";
    defparam stm32_counter_1644__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i23 (.D(n167[23]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_1644__i23.REGSET = "RESET";
    defparam stm32_counter_1644__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i24 (.D(n167[24]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_1644__i24.REGSET = "RESET";
    defparam stm32_counter_1644__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i25 (.D(n167[25]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_1644__i25.REGSET = "RESET";
    defparam stm32_counter_1644__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i26 (.D(n167[26]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_1644__i26.REGSET = "RESET";
    defparam stm32_counter_1644__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i27 (.D(n167[27]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_1644__i27.REGSET = "RESET";
    defparam stm32_counter_1644__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i28 (.D(n167[28]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_1644__i28.REGSET = "RESET";
    defparam stm32_counter_1644__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i29 (.D(n167[29]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_1644__i29.REGSET = "RESET";
    defparam stm32_counter_1644__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i30 (.D(n167[30]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_1644__i30.REGSET = "RESET";
    defparam stm32_counter_1644__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(493[23],493[36])" *) FD1P3XZ stm32_counter_1644__i31 (.D(n167[31]), 
            .SP(n4_adj_2579), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_1644__i31.REGSET = "RESET";
    defparam stm32_counter_1644__i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i1 (.D(n22378), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[1]));
    defparam int_RHD_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i2 (.D(n22382), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[2]));
    defparam int_RHD_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i3 (.D(n22379), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[3]));
    defparam int_RHD_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i4 (.D(n22380), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[4]));
    defparam int_RHD_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i5 (.D(n21691), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[5]));
    defparam int_RHD_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i8 (.D(n9603), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i9 (.D(n9602), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i10 (.D(n17316), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i11 (.D(n9600), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[11]));
    defparam int_RHD_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i12 (.D(n25377), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[12]));
    defparam int_RHD_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i13 (.D(n9598), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[13]));
    defparam int_RHD_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i14 (.D(n9597), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[14]));
    defparam int_RHD_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i15 (.D(n11), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i1 (.D(n167_adj_2780[1]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\rhd_index[1]_2 ));
    defparam rhd_index_1645__i1.REGSET = "RESET";
    defparam rhd_index_1645__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i2 (.D(n167_adj_2780[2]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\rhd_index[2]_2 ));
    defparam rhd_index_1645__i2.REGSET = "RESET";
    defparam rhd_index_1645__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i3 (.D(n167_adj_2780[3]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\rhd_index[3]_2 ));
    defparam rhd_index_1645__i3.REGSET = "RESET";
    defparam rhd_index_1645__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i4 (.D(n167_adj_2780[4]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\rhd_index[4]_2 ));
    defparam rhd_index_1645__i4.REGSET = "RESET";
    defparam rhd_index_1645__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i5 (.D(n167_adj_2780[5]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\rhd_index[5]_2 ));
    defparam rhd_index_1645__i5.REGSET = "RESET";
    defparam rhd_index_1645__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i6 (.D(n167_adj_2780[6]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[6]));
    defparam rhd_index_1645__i6.REGSET = "RESET";
    defparam rhd_index_1645__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i7 (.D(n167_adj_2780[7]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[7]));
    defparam rhd_index_1645__i7.REGSET = "RESET";
    defparam rhd_index_1645__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i8 (.D(n167_adj_2780[8]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[8]));
    defparam rhd_index_1645__i8.REGSET = "RESET";
    defparam rhd_index_1645__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i9 (.D(n167_adj_2780[9]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[9]));
    defparam rhd_index_1645__i9.REGSET = "RESET";
    defparam rhd_index_1645__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i10 (.D(n167_adj_2780[10]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[10]));
    defparam rhd_index_1645__i10.REGSET = "RESET";
    defparam rhd_index_1645__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i11 (.D(n167_adj_2780[11]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[11]));
    defparam rhd_index_1645__i11.REGSET = "RESET";
    defparam rhd_index_1645__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i12 (.D(n167_adj_2780[12]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[12]));
    defparam rhd_index_1645__i12.REGSET = "RESET";
    defparam rhd_index_1645__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i13 (.D(n167_adj_2780[13]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[13]));
    defparam rhd_index_1645__i13.REGSET = "RESET";
    defparam rhd_index_1645__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i14 (.D(n167_adj_2780[14]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rhd_index[14]));
    defparam rhd_index_1645__i14.REGSET = "RESET";
    defparam rhd_index_1645__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i15 (.D(n167_adj_2780[15]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[15]));
    defparam rhd_index_1645__i15.REGSET = "RESET";
    defparam rhd_index_1645__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i16 (.D(n167_adj_2780[16]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[16]));
    defparam rhd_index_1645__i16.REGSET = "RESET";
    defparam rhd_index_1645__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i17 (.D(n167_adj_2780[17]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[17]));
    defparam rhd_index_1645__i17.REGSET = "RESET";
    defparam rhd_index_1645__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i18 (.D(n167_adj_2780[18]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[18]));
    defparam rhd_index_1645__i18.REGSET = "RESET";
    defparam rhd_index_1645__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i19 (.D(n167_adj_2780[19]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[19]));
    defparam rhd_index_1645__i19.REGSET = "RESET";
    defparam rhd_index_1645__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i20 (.D(n167_adj_2780[20]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[20]));
    defparam rhd_index_1645__i20.REGSET = "RESET";
    defparam rhd_index_1645__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i21 (.D(n167_adj_2780[21]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[21]));
    defparam rhd_index_1645__i21.REGSET = "RESET";
    defparam rhd_index_1645__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i22 (.D(n167_adj_2780[22]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[22]));
    defparam rhd_index_1645__i22.REGSET = "RESET";
    defparam rhd_index_1645__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i23 (.D(n167_adj_2780[23]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[23]));
    defparam rhd_index_1645__i23.REGSET = "RESET";
    defparam rhd_index_1645__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i24 (.D(n167_adj_2780[24]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[24]));
    defparam rhd_index_1645__i24.REGSET = "RESET";
    defparam rhd_index_1645__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i25 (.D(n167_adj_2780[25]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[25]));
    defparam rhd_index_1645__i25.REGSET = "RESET";
    defparam rhd_index_1645__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i26 (.D(n167_adj_2780[26]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[26]));
    defparam rhd_index_1645__i26.REGSET = "RESET";
    defparam rhd_index_1645__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i27 (.D(n167_adj_2780[27]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[27]));
    defparam rhd_index_1645__i27.REGSET = "RESET";
    defparam rhd_index_1645__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i28 (.D(n167_adj_2780[28]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[28]));
    defparam rhd_index_1645__i28.REGSET = "RESET";
    defparam rhd_index_1645__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i29 (.D(n167_adj_2780[29]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[29]));
    defparam rhd_index_1645__i29.REGSET = "RESET";
    defparam rhd_index_1645__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i30 (.D(n167_adj_2780[30]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[30]));
    defparam rhd_index_1645__i30.REGSET = "RESET";
    defparam rhd_index_1645__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(601[22],601[31])" *) FD1P3XZ rhd_index_1645__i31 (.D(n167_adj_2780[31]), 
            .SP(n11_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[31]));
    defparam rhd_index_1645__i31.REGSET = "RESET";
    defparam rhd_index_1645__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i1 (.D(n167_adj_2781[1]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[1]));
    defparam full_cycle_count_1647__i1.REGSET = "RESET";
    defparam full_cycle_count_1647__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i2 (.D(n167_adj_2781[2]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[2]));
    defparam full_cycle_count_1647__i2.REGSET = "RESET";
    defparam full_cycle_count_1647__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i3 (.D(n167_adj_2781[3]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[3]));
    defparam full_cycle_count_1647__i3.REGSET = "RESET";
    defparam full_cycle_count_1647__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i4 (.D(n167_adj_2781[4]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[4]));
    defparam full_cycle_count_1647__i4.REGSET = "RESET";
    defparam full_cycle_count_1647__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i5 (.D(n167_adj_2781[5]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[5]));
    defparam full_cycle_count_1647__i5.REGSET = "RESET";
    defparam full_cycle_count_1647__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i6 (.D(n167_adj_2781[6]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[6]));
    defparam full_cycle_count_1647__i6.REGSET = "RESET";
    defparam full_cycle_count_1647__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i7 (.D(n167_adj_2781[7]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[7]));
    defparam full_cycle_count_1647__i7.REGSET = "RESET";
    defparam full_cycle_count_1647__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i8 (.D(n167_adj_2781[8]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[8]));
    defparam full_cycle_count_1647__i8.REGSET = "RESET";
    defparam full_cycle_count_1647__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i9 (.D(n167_adj_2781[9]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[9]));
    defparam full_cycle_count_1647__i9.REGSET = "RESET";
    defparam full_cycle_count_1647__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i10 (.D(n167_adj_2781[10]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[10]));
    defparam full_cycle_count_1647__i10.REGSET = "RESET";
    defparam full_cycle_count_1647__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i11 (.D(n167_adj_2781[11]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[11]));
    defparam full_cycle_count_1647__i11.REGSET = "RESET";
    defparam full_cycle_count_1647__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i12 (.D(n167_adj_2781[12]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[12]));
    defparam full_cycle_count_1647__i12.REGSET = "RESET";
    defparam full_cycle_count_1647__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i13 (.D(n167_adj_2781[13]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[13]));
    defparam full_cycle_count_1647__i13.REGSET = "RESET";
    defparam full_cycle_count_1647__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i14 (.D(n167_adj_2781[14]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[14]));
    defparam full_cycle_count_1647__i14.REGSET = "RESET";
    defparam full_cycle_count_1647__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i15 (.D(n167_adj_2781[15]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[15]));
    defparam full_cycle_count_1647__i15.REGSET = "RESET";
    defparam full_cycle_count_1647__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i16 (.D(n167_adj_2781[16]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[16]));
    defparam full_cycle_count_1647__i16.REGSET = "RESET";
    defparam full_cycle_count_1647__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i17 (.D(n167_adj_2781[17]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[17]));
    defparam full_cycle_count_1647__i17.REGSET = "RESET";
    defparam full_cycle_count_1647__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i18 (.D(n167_adj_2781[18]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[18]));
    defparam full_cycle_count_1647__i18.REGSET = "RESET";
    defparam full_cycle_count_1647__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i19 (.D(n167_adj_2781[19]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[19]));
    defparam full_cycle_count_1647__i19.REGSET = "RESET";
    defparam full_cycle_count_1647__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i20 (.D(n167_adj_2781[20]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[20]));
    defparam full_cycle_count_1647__i20.REGSET = "RESET";
    defparam full_cycle_count_1647__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i21 (.D(n167_adj_2781[21]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[21]));
    defparam full_cycle_count_1647__i21.REGSET = "RESET";
    defparam full_cycle_count_1647__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i22 (.D(n167_adj_2781[22]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[22]));
    defparam full_cycle_count_1647__i22.REGSET = "RESET";
    defparam full_cycle_count_1647__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i23 (.D(n167_adj_2781[23]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[23]));
    defparam full_cycle_count_1647__i23.REGSET = "RESET";
    defparam full_cycle_count_1647__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i24 (.D(n167_adj_2781[24]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[24]));
    defparam full_cycle_count_1647__i24.REGSET = "RESET";
    defparam full_cycle_count_1647__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i25 (.D(n167_adj_2781[25]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[25]));
    defparam full_cycle_count_1647__i25.REGSET = "RESET";
    defparam full_cycle_count_1647__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i26 (.D(n167_adj_2781[26]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_cycle_count[26]));
    defparam full_cycle_count_1647__i26.REGSET = "RESET";
    defparam full_cycle_count_1647__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i27 (.D(n167_adj_2781[27]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[27]));
    defparam full_cycle_count_1647__i27.REGSET = "RESET";
    defparam full_cycle_count_1647__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i28 (.D(n167_adj_2781[28]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[28]));
    defparam full_cycle_count_1647__i28.REGSET = "RESET";
    defparam full_cycle_count_1647__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i29 (.D(n167_adj_2781[29]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[29]));
    defparam full_cycle_count_1647__i29.REGSET = "RESET";
    defparam full_cycle_count_1647__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i30 (.D(n167_adj_2781[30]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[30]));
    defparam full_cycle_count_1647__i30.REGSET = "RESET";
    defparam full_cycle_count_1647__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(616[31],616[47])" *) FD1P3XZ full_cycle_count_1647__i31 (.D(n167_adj_2781[31]), 
            .SP(n6_adj_2586), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[31]));
    defparam full_cycle_count_1647__i31.REGSET = "RESET";
    defparam full_cycle_count_1647__i31.SRMODE = "ASYNC";
    (* lse_init_val=1, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ \channel_array[0]_i13  (.D(n15431), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][13] ));
    defparam \channel_array[0]_i13 .REGSET = "RESET";
    defparam \channel_array[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(537[3],656[10])" *) LUT4 i5641_3_lut (.A(\channel_array[0][8] ), 
            .B(alt_counter[0]), .C(n14128), .Z(n15429));
    defparam i5641_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@4(537[3],656[10])" *) LUT4 i7163_2_lut (.A(\channel_array[0][11] ), 
            .B(n14128), .Z(n15430));
    defparam i7163_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@4(537[3],656[10])" *) LUT4 i7168_2_lut (.A(\channel_array[0][13] ), 
            .B(n14128), .Z(n15431));
    defparam i7168_2_lut.INIT = "0xeeee";
    (* lse_init_val=1, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ \channel_array[0]_i11  (.D(n15430), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][11] ));
    defparam \channel_array[0]_i11 .REGSET = "RESET";
    defparam \channel_array[0]_i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(537[3],656[10])" *) FD1P3XZ \channel_array[0]_i8  (.D(n15429), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][8] ));
    defparam \channel_array[0]_i8 .REGSET = "RESET";
    defparam \channel_array[0]_i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10140), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\temp_array[7] [11]));
    defparam \temp_array[7]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i11 .SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_48 (.A(n2701[0]), .B(n20050), 
            .Z(n15941));
    defparam i1_2_lut_adj_48.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_49 (.A(stm32_state[0]), 
            .B(stm32_state[2]), .Z(n4_adj_2676));
    defparam i1_2_lut_adj_49.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7442_2_lut (.A(n133_adj_2782[31]), 
            .B(n9722), .Z(n167_adj_2781[31]));
    defparam i7442_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7441_2_lut (.A(n133_adj_2782[30]), 
            .B(n9722), .Z(n167_adj_2781[30]));
    defparam i7441_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7440_2_lut (.A(n133_adj_2782[29]), 
            .B(n9722), .Z(n167_adj_2781[29]));
    defparam i7440_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7439_2_lut (.A(n133_adj_2782[28]), 
            .B(n9722), .Z(n167_adj_2781[28]));
    defparam i7439_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7438_2_lut (.A(n133_adj_2782[27]), 
            .B(n9722), .Z(n167_adj_2781[27]));
    defparam i7438_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7437_2_lut (.A(n133_adj_2782[26]), 
            .B(n9722), .Z(n167_adj_2781[26]));
    defparam i7437_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7436_2_lut (.A(n133_adj_2782[25]), 
            .B(n9722), .Z(n167_adj_2781[25]));
    defparam i7436_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7435_2_lut (.A(n133_adj_2782[24]), 
            .B(n9722), .Z(n167_adj_2781[24]));
    defparam i7435_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7434_2_lut (.A(n133_adj_2782[23]), 
            .B(n9722), .Z(n167_adj_2781[23]));
    defparam i7434_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7433_2_lut (.A(n133_adj_2782[22]), 
            .B(n9722), .Z(n167_adj_2781[22]));
    defparam i7433_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7432_2_lut (.A(n133_adj_2782[21]), 
            .B(n9722), .Z(n167_adj_2781[21]));
    defparam i7432_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7431_2_lut (.A(n133_adj_2782[20]), 
            .B(n9722), .Z(n167_adj_2781[20]));
    defparam i7431_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7430_2_lut (.A(n133_adj_2782[19]), 
            .B(n9722), .Z(n167_adj_2781[19]));
    defparam i7430_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7429_2_lut (.A(n133_adj_2782[18]), 
            .B(n9722), .Z(n167_adj_2781[18]));
    defparam i7429_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7428_2_lut (.A(n133_adj_2782[17]), 
            .B(n9722), .Z(n167_adj_2781[17]));
    defparam i7428_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7427_2_lut (.A(n133_adj_2782[16]), 
            .B(n9722), .Z(n167_adj_2781[16]));
    defparam i7427_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7426_2_lut (.A(n133_adj_2782[15]), 
            .B(n9722), .Z(n167_adj_2781[15]));
    defparam i7426_2_lut.INIT = "0x8888";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[7]), .C0(VCC_net), .D0(n20694), .CI0(n20694), 
            .A1(GND_net), .B1(NUM_DATA[8]), .C1(VCC_net), .D1(n27017), 
            .CI1(n27017), .CO0(n27017), .CO1(n20696), .S0(n167_adj_2784[7]), 
            .S1(n17));
    defparam sub_495_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7425_2_lut (.A(n133_adj_2782[14]), 
            .B(n9722), .Z(n167_adj_2781[14]));
    defparam i7425_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7424_2_lut (.A(n133_adj_2782[13]), 
            .B(n9722), .Z(n167_adj_2781[13]));
    defparam i7424_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7423_2_lut (.A(n133_adj_2782[12]), 
            .B(n9722), .Z(n167_adj_2781[12]));
    defparam i7423_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7422_2_lut (.A(n133_adj_2782[11]), 
            .B(n9722), .Z(n167_adj_2781[11]));
    defparam i7422_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7421_2_lut (.A(n133_adj_2782[10]), 
            .B(n9722), .Z(n167_adj_2781[10]));
    defparam i7421_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7420_2_lut (.A(n133_adj_2782[9]), 
            .B(n9722), .Z(n167_adj_2781[9]));
    defparam i7420_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7419_2_lut (.A(n133_adj_2782[8]), 
            .B(n9722), .Z(n167_adj_2781[8]));
    defparam i7419_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7418_2_lut (.A(n133_adj_2782[7]), 
            .B(n9722), .Z(n167_adj_2781[7]));
    defparam i7418_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7417_2_lut (.A(n133_adj_2782[6]), 
            .B(n9722), .Z(n167_adj_2781[6]));
    defparam i7417_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7416_2_lut (.A(n133_adj_2782[5]), 
            .B(n9722), .Z(n167_adj_2781[5]));
    defparam i7416_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7415_2_lut (.A(n133_adj_2782[4]), 
            .B(n9722), .Z(n167_adj_2781[4]));
    defparam i7415_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7414_2_lut (.A(n133_adj_2782[3]), 
            .B(n9722), .Z(n167_adj_2781[3]));
    defparam i7414_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7413_2_lut (.A(n133_adj_2782[2]), 
            .B(n9722), .Z(n167_adj_2781[2]));
    defparam i7413_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(616[31],616[47])" *) LUT4 i7412_2_lut (.A(n133_adj_2782[1]), 
            .B(n9722), .Z(n167_adj_2781[1]));
    defparam i7412_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7411_2_lut (.A(n133_adj_2783[31]), 
            .B(n9666), .Z(n167_adj_2780[31]));
    defparam i7411_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7410_2_lut (.A(n133_adj_2783[30]), 
            .B(n9666), .Z(n167_adj_2780[30]));
    defparam i7410_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7409_2_lut (.A(n133_adj_2783[29]), 
            .B(n9666), .Z(n167_adj_2780[29]));
    defparam i7409_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7408_2_lut (.A(n133_adj_2783[28]), 
            .B(n9666), .Z(n167_adj_2780[28]));
    defparam i7408_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2691), .D(n10), .Z(n10164));
    defparam i6_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7407_2_lut (.A(n133_adj_2783[27]), 
            .B(n9666), .Z(n167_adj_2780[27]));
    defparam i7407_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7406_2_lut (.A(n133_adj_2783[26]), 
            .B(n9666), .Z(n167_adj_2780[26]));
    defparam i7406_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7405_2_lut (.A(n133_adj_2783[25]), 
            .B(n9666), .Z(n167_adj_2780[25]));
    defparam i7405_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7404_2_lut (.A(n133_adj_2783[24]), 
            .B(n9666), .Z(n167_adj_2780[24]));
    defparam i7404_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i3_4_lut_adj_50 (.A(n11_adj_2696), 
            .B(stm32_counter[4]), .C(n17128), .D(stm32_counter[3]), .Z(n10220));
    defparam i3_4_lut_adj_50.INIT = "0x0800";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7403_2_lut (.A(n133_adj_2783[23]), 
            .B(n9666), .Z(n167_adj_2780[23]));
    defparam i7403_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_51 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2696), .D(n10), .Z(n10158));
    defparam i6_2_lut_3_lut_4_lut_adj_51.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_52 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2696), .D(n10_adj_2698), 
            .Z(n10180));
    defparam i6_2_lut_3_lut_4_lut_adj_52.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7402_2_lut (.A(n133_adj_2783[22]), 
            .B(n9666), .Z(n167_adj_2780[22]));
    defparam i7402_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_53 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2696), .D(n10_adj_2700), 
            .Z(n10196));
    defparam i6_2_lut_3_lut_4_lut_adj_53.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7401_2_lut (.A(n133_adj_2783[21]), 
            .B(n9666), .Z(n167_adj_2780[21]));
    defparam i7401_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7400_2_lut (.A(n133_adj_2783[20]), 
            .B(n9666), .Z(n167_adj_2780[20]));
    defparam i7400_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7399_2_lut (.A(n133_adj_2783[19]), 
            .B(n9666), .Z(n167_adj_2780[19]));
    defparam i7399_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_54 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2691), .D(n10_adj_2700), 
            .Z(n10206));
    defparam i6_2_lut_3_lut_4_lut_adj_54.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7398_2_lut (.A(n133_adj_2783[18]), 
            .B(n9666), .Z(n167_adj_2780[18]));
    defparam i7398_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7397_2_lut (.A(n133_adj_2783[17]), 
            .B(n9666), .Z(n167_adj_2780[17]));
    defparam i7397_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7396_2_lut (.A(n133_adj_2783[16]), 
            .B(n9666), .Z(n167_adj_2780[16]));
    defparam i7396_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7395_2_lut (.A(n133_adj_2783[15]), 
            .B(n9666), .Z(n167_adj_2780[15]));
    defparam i7395_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_55 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2691), .D(n10_adj_2698), 
            .Z(n10190));
    defparam i6_2_lut_3_lut_4_lut_adj_55.INIT = "0x4000";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i4_2_lut_3_lut (.A(n1178), 
            .B(n15761), .C(stm32_counter[0]), .Z(n11_adj_2696));
    defparam i4_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7394_2_lut (.A(n133_adj_2783[14]), 
            .B(n9666), .Z(n167_adj_2780[14]));
    defparam i7394_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i4_2_lut_3_lut_adj_56 (.A(n1178), 
            .B(n15761), .C(stm32_counter[0]), .Z(n11_adj_2691));
    defparam i4_2_lut_3_lut_adj_56.INIT = "0x8080";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_2_lut_4_lut (.A(stm32_counter[2]), 
            .B(n13), .C(stm32_counter[3]), .D(n17130), .Z(n10144));
    defparam i1_2_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_4_lut_adj_57 (.A(stm32_counter[2]), 
            .B(n13), .C(stm32_counter[3]), .D(n12_adj_2709), .Z(n10154));
    defparam i1_2_lut_4_lut_adj_57.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_4_lut_adj_58 (.A(stm32_counter[2]), 
            .B(n13), .C(stm32_counter[3]), .D(n12_adj_2710), .Z(n10148));
    defparam i1_2_lut_4_lut_adj_58.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_4_lut_adj_59 (.A(stm32_counter[2]), 
            .B(n13), .C(stm32_counter[3]), .D(n12_adj_2711), .Z(n10146));
    defparam i1_2_lut_4_lut_adj_59.INIT = "0x0400";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i7_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(n13), .D(n12_adj_2710), .Z(n10174));
    defparam i7_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7393_2_lut (.A(n133_adj_2783[13]), 
            .B(n9666), .Z(n167_adj_2780[13]));
    defparam i7393_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7392_2_lut (.A(n133_adj_2783[12]), 
            .B(n9666), .Z(n167_adj_2780[12]));
    defparam i7392_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i7_2_lut_3_lut_4_lut_adj_60 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(n13_adj_2714), .D(n12_adj_2710), 
            .Z(n10188));
    defparam i7_2_lut_3_lut_4_lut_adj_60.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7391_2_lut (.A(n133_adj_2783[11]), 
            .B(n9666), .Z(n167_adj_2780[11]));
    defparam i7391_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7390_2_lut (.A(n133_adj_2783[10]), 
            .B(n9666), .Z(n167_adj_2780[10]));
    defparam i7390_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7389_2_lut (.A(n133_adj_2783[9]), 
            .B(n9666), .Z(n167_adj_2780[9]));
    defparam i7389_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7388_2_lut (.A(n133_adj_2783[8]), 
            .B(n9666), .Z(n167_adj_2780[8]));
    defparam i7388_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7387_2_lut (.A(n133_adj_2783[7]), 
            .B(n9666), .Z(n167_adj_2780[7]));
    defparam i7387_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7386_2_lut (.A(n133_adj_2783[6]), 
            .B(n9666), .Z(n167_adj_2780[6]));
    defparam i7386_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7385_2_lut (.A(n133_adj_2783[5]), 
            .B(n9666), .Z(n167_adj_2780[5]));
    defparam i7385_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7384_2_lut (.A(n133_adj_2783[4]), 
            .B(n9666), .Z(n167_adj_2780[4]));
    defparam i7384_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7383_2_lut (.A(n133_adj_2783[3]), 
            .B(n9666), .Z(n167_adj_2780[3]));
    defparam i7383_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7382_2_lut (.A(n133_adj_2783[2]), 
            .B(n9666), .Z(n167_adj_2780[2]));
    defparam i7382_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(601[22],601[31])" *) LUT4 i7381_2_lut (.A(n133_adj_2783[1]), 
            .B(n9666), .Z(n167_adj_2780[1]));
    defparam i7381_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2691), .D(n10_adj_2700), 
            .Z(n10204));
    defparam i2_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_61 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2696), .D(n10), .Z(n10224));
    defparam i6_2_lut_3_lut_4_lut_adj_61.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_62 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2696), .D(n10_adj_2698), 
            .Z(n10228));
    defparam i6_2_lut_3_lut_4_lut_adj_62.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_63 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2691), .D(n10_adj_2698), 
            .Z(n10230));
    defparam i6_2_lut_3_lut_4_lut_adj_63.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_64 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2691), .D(n10), .Z(n10226));
    defparam i6_2_lut_3_lut_4_lut_adj_64.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i6_2_lut (.A(n11_adj_2696), .B(n12_adj_2726), 
            .Z(n10212));
    defparam i6_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut (.A(stm32_counter[2]), .B(stm32_counter[1]), 
            .Z(n10_adj_2700));
    defparam i3_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(n13_adj_2714), .C(n12_adj_2709), .D(stm32_counter[2]), 
            .Z(n10132));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_65 (.A(stm32_counter[3]), 
            .B(n13_adj_2714), .C(n12_adj_2710), .D(stm32_counter[2]), 
            .Z(n10126));
    defparam i1_2_lut_3_lut_4_lut_adj_65.INIT = "0x8000";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(n13_adj_2714), .C(stm32_counter[2]), .Z(n14465));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_66 (.A(stm32_counter[3]), 
            .B(n13_adj_2714), .C(n12_adj_2711), .D(stm32_counter[2]), 
            .Z(n10122));
    defparam i1_2_lut_3_lut_4_lut_adj_66.INIT = "0x8000";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_67 (.A(stm32_counter[3]), 
            .B(n13_adj_2714), .C(n17130), .D(stm32_counter[2]), .Z(n10116));
    defparam i1_2_lut_3_lut_4_lut_adj_67.INIT = "0x0800";
    (* lut_function="(!((B)+!A))" *) LUT4 i3_2_lut_adj_68 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .Z(n10_adj_2698));
    defparam i3_2_lut_adj_68.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_2_lut_4_lut_adj_69 (.A(rhd_state[1]), 
            .B(int_RHD_TX_DV), .C(n2701[0]), .D(n20050), .Z(n22370));
    defparam i1_2_lut_4_lut_adj_69.INIT = "0x1110";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7380_2_lut (.A(n133[31]), 
            .B(stm32_state[0]), .Z(n167[31]));
    defparam i7380_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7379_2_lut (.A(n133[30]), 
            .B(stm32_state[0]), .Z(n167[30]));
    defparam i7379_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7378_2_lut (.A(n133[29]), 
            .B(stm32_state[0]), .Z(n167[29]));
    defparam i7378_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i3_2_lut_adj_70 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .Z(n10));
    defparam i3_2_lut_adj_70.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7377_2_lut (.A(n133[28]), 
            .B(stm32_state[0]), .Z(n167[28]));
    defparam i7377_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7376_2_lut (.A(n133[27]), 
            .B(stm32_state[0]), .Z(n167[27]));
    defparam i7376_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7375_2_lut (.A(n133[26]), 
            .B(stm32_state[0]), .Z(n167[26]));
    defparam i7375_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7374_2_lut (.A(n133[25]), 
            .B(stm32_state[0]), .Z(n167[25]));
    defparam i7374_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7373_2_lut (.A(n133[24]), 
            .B(stm32_state[0]), .Z(n167[24]));
    defparam i7373_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7372_2_lut (.A(n133[23]), 
            .B(stm32_state[0]), .Z(n167[23]));
    defparam i7372_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7371_2_lut (.A(n133[22]), 
            .B(stm32_state[0]), .Z(n167[22]));
    defparam i7371_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7370_2_lut (.A(n133[21]), 
            .B(stm32_state[0]), .Z(n167[21]));
    defparam i7370_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7369_2_lut (.A(n133[20]), 
            .B(stm32_state[0]), .Z(n167[20]));
    defparam i7369_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7368_2_lut (.A(n133[19]), 
            .B(stm32_state[0]), .Z(n167[19]));
    defparam i7368_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7367_2_lut (.A(n133[18]), 
            .B(stm32_state[0]), .Z(n167[18]));
    defparam i7367_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7366_2_lut (.A(n133[17]), 
            .B(stm32_state[0]), .Z(n167[17]));
    defparam i7366_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7365_2_lut (.A(n133[16]), 
            .B(stm32_state[0]), .Z(n167[16]));
    defparam i7365_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7364_2_lut (.A(n133[15]), 
            .B(stm32_state[0]), .Z(n167[15]));
    defparam i7364_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7363_2_lut (.A(n133[14]), 
            .B(stm32_state[0]), .Z(n167[14]));
    defparam i7363_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7362_2_lut (.A(n133[13]), 
            .B(stm32_state[0]), .Z(n167[13]));
    defparam i7362_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7361_2_lut (.A(n133[12]), 
            .B(stm32_state[0]), .Z(n167[12]));
    defparam i7361_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7360_2_lut (.A(n133[11]), 
            .B(stm32_state[0]), .Z(n167[11]));
    defparam i7360_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7359_2_lut (.A(n133[10]), 
            .B(stm32_state[0]), .Z(n167[10]));
    defparam i7359_2_lut.INIT = "0x8888";
    (* lut_function="((B+(C))+!A)", lineinfo="@4(432[3],531[11])" *) LUT4 i7483_2_lut_3_lut (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(stm32_state[0]), .Z(n17332));
    defparam i7483_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7358_2_lut (.A(n133[9]), 
            .B(stm32_state[0]), .Z(n167[9]));
    defparam i7358_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7357_2_lut (.A(n133[8]), 
            .B(stm32_state[0]), .Z(n167[8]));
    defparam i7357_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7356_2_lut (.A(n133[7]), 
            .B(stm32_state[0]), .Z(n167[7]));
    defparam i7356_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(493[23],493[36])" *) LUT4 i7355_2_lut (.A(n133[6]), 
            .B(stm32_state[0]), .Z(n167[6]));
    defparam i7355_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i7282_2_lut (.A(stm32_counter[1]), .B(stm32_counter[0]), 
            .Z(n17130));
    defparam i7282_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_3_lut_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(n1178), .D(n4_adj_2676), .Z(n10168));
    defparam i1_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(stm32_counter[1]), .B(stm32_counter[0]), 
            .Z(n12_adj_2709));
    defparam i4_2_lut.INIT = "0x8888";
    (* lineinfo="@4(609[36],609[57])" *) FA2 data_array_send_count_1646_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[5]), .D0(n20519), 
            .CI0(n20519), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[6]), 
            .D1(n27137), .CI1(n27137), .CO0(n27137), .S0(n33_2[5]), 
            .S1(n33_2[6]));
    defparam data_array_send_count_1646_add_4_7.INIT0 = "0xc33c";
    defparam data_array_send_count_1646_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6_2_lut_adj_71 (.A(n11_adj_2691), .B(n12_adj_2738), 
            .Z(n10156));
    defparam i6_2_lut_adj_71.INIT = "0x8888";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n20529), .CI0(n20529), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n27149), 
            .CI1(n27149), .CO0(n27149), .CO1(n20531), .S0(n133[7]), 
            .S1(n133[8]));
    defparam stm32_counter_1644_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[13]), .D0(n20601), .CI0(n20601), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[14]), .D1(n27254), 
            .CI1(n27254), .CO0(n27254), .CO1(n20603), .S0(n133_adj_2782[13]), 
            .S1(n133_adj_2782[14]));
    defparam full_cycle_count_1647_add_4_15.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[11]), .D0(n20599), .CI0(n20599), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[12]), .D1(n27251), 
            .CI1(n27251), .CO0(n27251), .CO1(n20601), .S0(n133_adj_2782[11]), 
            .S1(n133_adj_2782[12]));
    defparam full_cycle_count_1647_add_4_13.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4_2_lut_adj_72 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .Z(n12_adj_2710));
    defparam i4_2_lut_adj_72.INIT = "0x2222";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[9]), .D0(n20597), .CI0(n20597), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[10]), .D1(n27248), 
            .CI1(n27248), .CO0(n27248), .CO1(n20599), .S0(n133_adj_2782[9]), 
            .S1(n133_adj_2782[10]));
    defparam full_cycle_count_1647_add_4_11.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[5]), .C0(VCC_net), .D0(n20692), .CI0(n20692), 
            .A1(GND_net), .B1(NUM_DATA[6]), .C1(VCC_net), .D1(n27014), 
            .CI1(n27014), .CO0(n27014), .CO1(n20694), .S0(n167_adj_2784[5]), 
            .S1(n167_adj_2784[6]));
    defparam sub_495_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_73 (.A(stm32_counter[4]), 
            .B(n14476), .Z(n13));
    defparam i1_2_lut_adj_73.INIT = "0x4444";
    (* lineinfo="@4(609[36],609[57])" *) FA2 data_array_send_count_1646_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[3]), .D0(n20517), 
            .CI0(n20517), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[4]), 
            .D1(n27134), .CI1(n27134), .CO0(n27134), .CO1(n20519), .S0(n33_2[3]), 
            .S1(n33_2[4]));
    defparam data_array_send_count_1646_add_4_5.INIT0 = "0xc33c";
    defparam data_array_send_count_1646_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[7]), .D0(n20595), .CI0(n20595), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[8]), .D1(n27245), 
            .CI1(n27245), .CO0(n27245), .CO1(n20597), .S0(n133_adj_2782[7]), 
            .S1(n133_adj_2782[8]));
    defparam full_cycle_count_1647_add_4_9.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[5]), .D0(n20593), .CI0(n20593), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[6]), .D1(n27242), 
            .CI1(n27242), .CO0(n27242), .CO1(n20595), .S0(n133_adj_2782[5]), 
            .S1(n133_adj_2782[6]));
    defparam full_cycle_count_1647_add_4_7.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n20527), .CI0(n20527), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n27146), 
            .CI1(n27146), .CO0(n27146), .CO1(n20529), .S0(n133[5]), 
            .S1(n133[6]));
    defparam stm32_counter_1644_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[3]), .D0(n20591), .CI0(n20591), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[4]), .D1(n27239), 
            .CI1(n27239), .CO0(n27239), .CO1(n20593), .S0(n133_adj_2782[3]), 
            .S1(n133_adj_2782[4]));
    defparam full_cycle_count_1647_add_4_5.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4_2_lut_adj_74 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .Z(n12_adj_2711));
    defparam i4_2_lut_adj_74.INIT = "0x4444";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_75 (.A(n15941), 
            .B(rhd_state[0]), .C(int_RHD_TX_DV), .D(n1178), .Z(n22350));
    defparam i1_2_lut_3_lut_4_lut_adj_75.INIT = "0x0200";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_3_lut_4_lut_adj_76 (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n60));
    defparam i1_3_lut_4_lut_adj_76.INIT = "0xfffb";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[3]), .C0(VCC_net), .D0(n20690), .CI0(n20690), 
            .A1(GND_net), .B1(NUM_DATA[4]), .C1(VCC_net), .D1(n27011), 
            .CI1(n27011), .CO0(n27011), .CO1(n20692), .S0(n167_adj_2784[3]), 
            .S1(n167_adj_2784[4]));
    defparam sub_495_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[1]), .D0(n20589), .CI0(n20589), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[2]), .D1(n27236), 
            .CI1(n27236), .CO0(n27236), .CO1(n20591), .S0(n133_adj_2782[1]), 
            .S1(n133_adj_2782[2]));
    defparam full_cycle_count_1647_add_4_3.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(616[31],616[47])" *) FA2 full_cycle_count_1647_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(full_cycle_count[0]), .D1(n27086), .CI1(n27086), .CO0(n27086), 
            .CO1(n20589), .S1(n133_adj_2782[0]));
    defparam full_cycle_count_1647_add_4_1.INIT0 = "0xc33c";
    defparam full_cycle_count_1647_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(609[36],609[57])" *) FA2 data_array_send_count_1646_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[1]), .D0(n20515), 
            .CI0(n20515), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[2]), 
            .D1(n27131), .CI1(n27131), .CO0(n27131), .CO1(n20517), .S0(n33_2[1]), 
            .S1(n33_2[2]));
    defparam data_array_send_count_1646_add_4_3.INIT0 = "0xc33c";
    defparam data_array_send_count_1646_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(537[3],656[10])" *) LUT4 i2_2_lut_adj_77 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n1178));
    defparam i2_2_lut_adj_77.INIT = "0x2222";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n20525), .CI0(n20525), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n27143), 
            .CI1(n27143), .CO0(n27143), .CO1(n20527), .S0(n133[3]), 
            .S1(n133[4]));
    defparam stm32_counter_1644_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[31]), .D0(n20586), .CI0(n20586), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27233), .CI1(n27233), 
            .CO0(n27233), .S0(n133_adj_2783[31]));
    defparam rhd_index_1645_add_4_33.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[29]), .D0(n20584), .CI0(n20584), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[30]), .D1(n27230), 
            .CI1(n27230), .CO0(n27230), .CO1(n20586), .S0(n133_adj_2783[29]), 
            .S1(n133_adj_2783[30]));
    defparam rhd_index_1645_add_4_31.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[1]), .C0(VCC_net), .D0(n20688), .CI0(n20688), 
            .A1(GND_net), .B1(NUM_DATA[2]), .C1(VCC_net), .D1(n27008), 
            .CI1(n27008), .CO0(n27008), .CO1(n20690), .S0(n167_adj_2784[1]), 
            .S1(n167_adj_2784[2]));
    defparam sub_495_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[0]), 
            .C1(VCC_net), .D1(n27005), .CI1(n27005), .CO0(n27005), .CO1(n20688), 
            .S1(n167_adj_2784[0]));
    defparam sub_495_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i7280_2_lut (.A(stm32_counter[2]), .B(stm32_counter[1]), 
            .Z(n17128));
    defparam i7280_2_lut.INIT = "0xeeee";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[27]), .D0(n20582), .CI0(n20582), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[28]), .D1(n27227), 
            .CI1(n27227), .CO0(n27227), .CO1(n20584), .S0(n133_adj_2783[27]), 
            .S1(n133_adj_2783[28]));
    defparam rhd_index_1645_add_4_29.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))+!B (D))+!A (B (C+!(D))+!B (D)))", lineinfo="@4(556[7],571[14])" *) LUT4 \rhd_index[3]_bdd_4_lut_4_lut  (.A(rhd_done_config), 
            .B(\rhd_index[4]_2 ), .C(n23727), .D(\rhd_index[3]_2 ), .Z(n24894));
    defparam \rhd_index[3]_bdd_4_lut_4_lut .INIT = "0xf344";
    (* lut_function="(A (B))" *) LUT4 i6_2_lut_adj_78 (.A(n11_adj_2696), .B(n12_adj_2738), 
            .Z(n10150));
    defparam i6_2_lut_adj_78.INIT = "0x8888";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[25]), .D0(n20580), .CI0(n20580), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[26]), .D1(n27224), 
            .CI1(n27224), .CO0(n27224), .CO1(n20582), .S0(n133_adj_2783[25]), 
            .S1(n133_adj_2783[26]));
    defparam rhd_index_1645_add_4_27.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i4_4_lut (.A(NUM_DATA[0]), 
            .B(NUM_DATA[1]), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n4_adj_2745));
    defparam LessThan_14_i4_4_lut.INIT = "0x0c8e";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[23]), .D0(n20578), .CI0(n20578), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[24]), .D1(n27221), 
            .CI1(n27221), .CO0(n27221), .CO1(n20580), .S0(n133_adj_2783[23]), 
            .S1(n133_adj_2783[24]));
    defparam rhd_index_1645_add_4_25.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n167_adj_2784[1]), .D(n167_adj_2784[0]), 
            .Z(n4_adj_2746));
    defparam LessThan_9_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i6_3_lut (.A(n4_adj_2746), 
            .B(int_FIFO_COUNT[2]), .C(n167_adj_2784[2]), .Z(n6_adj_2747));
    defparam LessThan_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i8_3_lut (.A(n6_adj_2747), 
            .B(int_FIFO_COUNT[3]), .C(n167_adj_2784[3]), .Z(n8_adj_2748));
    defparam LessThan_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i10_3_lut (.A(n8_adj_2748), 
            .B(int_FIFO_COUNT[4]), .C(n167_adj_2784[4]), .Z(n10_adj_2749));
    defparam LessThan_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i12_3_lut (.A(n10_adj_2749), 
            .B(int_FIFO_COUNT[5]), .C(n167_adj_2784[5]), .Z(n12_adj_2750));
    defparam LessThan_9_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i14_3_lut (.A(n12_adj_2750), 
            .B(int_FIFO_COUNT[6]), .C(n167_adj_2784[6]), .Z(n14));
    defparam LessThan_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(466[8],466[59])" *) LUT4 LessThan_9_i16_3_lut (.A(n14), 
            .B(int_FIFO_COUNT[7]), .C(n167_adj_2784[7]), .Z(n16));
    defparam LessThan_9_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12156_4_lut (.A(n23), .B(n35_adj_2751), 
            .C(n31), .D(n47_adj_2752), .Z(n22980));
    defparam i12156_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12152_4_lut (.A(n45), .B(n39_adj_2753), 
            .C(n49), .D(n55), .Z(n22976));
    defparam i12152_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12154_4_lut (.A(n17), .B(n33), 
            .C(n29), .D(n41_adj_2754), .Z(n22978));
    defparam i12154_4_lut.INIT = "0xfffe";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[21]), .D0(n20576), .CI0(n20576), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[22]), .D1(n27218), 
            .CI1(n27218), .CO0(n27218), .CO1(n20578), .S0(n133_adj_2783[21]), 
            .S1(n133_adj_2783[22]));
    defparam rhd_index_1645_add_4_23.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut_adj_79 (.A(n16), 
            .B(n21), .C(n53), .D(n37_adj_2755), .Z(n37_adj_2756));
    defparam i13_4_lut_adj_79.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12160_4_lut (.A(n19), .B(n43_adj_2757), 
            .C(n27), .D(n57), .Z(n22984));
    defparam i12160_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut (.A(n37_adj_2756), 
            .B(n22978), .C(n22976), .D(n22980), .Z(n46));
    defparam i22_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12158_4_lut (.A(n51), .B(n25), 
            .C(n59_adj_2758), .D(n61), .Z(n22982));
    defparam i12158_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2832_4_lut (.A(n22982), 
            .B(n167_adj_2784[31]), .C(n46), .D(n22984), .Z(n1213));
    defparam i2832_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i6_3_lut (.A(n4_adj_2745), 
            .B(NUM_DATA[2]), .C(stm32_counter[2]), .Z(n6_adj_2760));
    defparam LessThan_14_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i8_3_lut (.A(n6_adj_2760), 
            .B(NUM_DATA[3]), .C(stm32_counter[3]), .Z(n8_adj_2761));
    defparam LessThan_14_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i10_3_lut (.A(n8_adj_2761), 
            .B(NUM_DATA[4]), .C(stm32_counter[4]), .Z(n10_adj_2762));
    defparam LessThan_14_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i12_3_lut (.A(n10_adj_2762), 
            .B(NUM_DATA[5]), .C(stm32_counter[5]), .Z(n12_adj_2763));
    defparam LessThan_14_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i14_3_lut (.A(n12_adj_2763), 
            .B(NUM_DATA[6]), .C(stm32_counter[6]), .Z(n14_adj_2764));
    defparam LessThan_14_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i16_3_lut (.A(n14_adj_2764), 
            .B(NUM_DATA[7]), .C(stm32_counter[7]), .Z(n16_adj_2765));
    defparam LessThan_14_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7301_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[30]));
    defparam i7301_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i18_3_lut (.A(n16_adj_2765), 
            .B(NUM_DATA[8]), .C(stm32_counter[8]), .Z(n18_adj_2766));
    defparam LessThan_14_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i20_3_lut (.A(n18_adj_2766), 
            .B(NUM_DATA[9]), .C(stm32_counter[9]), .Z(n20));
    defparam LessThan_14_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i22_3_lut (.A(n20), 
            .B(NUM_DATA[10]), .C(stm32_counter[10]), .Z(n22));
    defparam LessThan_14_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7302_2_lut (.A(NUM_DATA[29]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[29]));
    defparam i7302_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7303_2_lut (.A(NUM_DATA[28]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[28]));
    defparam i7303_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i24_3_lut (.A(n22), 
            .B(NUM_DATA[11]), .C(stm32_counter[11]), .Z(n24));
    defparam LessThan_14_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (((D)+!C)+!B)+!A (C+!(D))))" *) LUT4 i14_4_lut_adj_80 (.A(stm32_state[2]), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n14516));
    defparam i14_4_lut_adj_80.INIT = "0x0580";
    (* lut_function="(!(A (B (C+(D))+!B ((D)+!C))+!A ((D)+!B)))", lineinfo="@4(464[3],529[13])" *) LUT4 i1_3_lut_4_lut_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n22217));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x006c";
    (* lut_function="(!((B+!((D)+!C))+!A))" *) LUT4 i1_3_lut_4_lut_adj_81 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n14510), .D(n22328), .Z(n14650));
    defparam i1_3_lut_4_lut_adj_81.INIT = "0x2202";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i26_3_lut (.A(n24), 
            .B(NUM_DATA[12]), .C(stm32_counter[12]), .Z(n26_adj_2767));
    defparam LessThan_14_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7304_2_lut (.A(NUM_DATA[27]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[27]));
    defparam i7304_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i28_3_lut (.A(n26_adj_2767), 
            .B(NUM_DATA[13]), .C(stm32_counter[13]), .Z(n28_adj_2768));
    defparam LessThan_14_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i30_3_lut (.A(n28_adj_2768), 
            .B(NUM_DATA[14]), .C(stm32_counter[14]), .Z(n30_adj_2769));
    defparam LessThan_14_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7305_2_lut (.A(NUM_DATA[26]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[26]));
    defparam i7305_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i32_3_lut (.A(n30_adj_2769), 
            .B(NUM_DATA[15]), .C(stm32_counter[15]), .Z(n32));
    defparam LessThan_14_i32_3_lut.INIT = "0x8e8e";
    (* lut_function="(((C+(D))+!B)+!A)", lineinfo="@4(432[3],531[11])" *) LUT4 i1_2_lut_4_lut_adj_82 (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n14510));
    defparam i1_2_lut_4_lut_adj_82.INIT = "0xfff7";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i34_3_lut (.A(n32), 
            .B(NUM_DATA[16]), .C(stm32_counter[16]), .Z(n34_adj_2770));
    defparam LessThan_14_i34_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i36_3_lut (.A(n34_adj_2770), 
            .B(NUM_DATA[17]), .C(stm32_counter[17]), .Z(n36_adj_2771));
    defparam LessThan_14_i36_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7306_2_lut (.A(NUM_DATA[25]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[25]));
    defparam i7306_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i38_3_lut (.A(n36_adj_2771), 
            .B(NUM_DATA[18]), .C(stm32_counter[18]), .Z(n38_adj_2772));
    defparam LessThan_14_i38_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i40_3_lut (.A(n38_adj_2772), 
            .B(NUM_DATA[19]), .C(stm32_counter[19]), .Z(n40_adj_2773));
    defparam LessThan_14_i40_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C))+!A !(B+(C+!(D))))", lineinfo="@4(170[9],170[20])" *) LUT4 i36_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(stm32_state[3]), 
            .Z(n26));
    defparam i36_4_lut.INIT = "0x8180";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i42_3_lut (.A(n40_adj_2773), 
            .B(NUM_DATA[20]), .C(stm32_counter[20]), .Z(n42_adj_2774));
    defparam LessThan_14_i42_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i44_3_lut (.A(n42_adj_2774), 
            .B(NUM_DATA[21]), .C(stm32_counter[21]), .Z(n44));
    defparam LessThan_14_i44_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7307_2_lut (.A(NUM_DATA[24]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[24]));
    defparam i7307_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i46_3_lut (.A(n44), 
            .B(NUM_DATA[22]), .C(stm32_counter[22]), .Z(n46_adj_2775));
    defparam LessThan_14_i46_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i48_3_lut (.A(n46_adj_2775), 
            .B(NUM_DATA[23]), .C(stm32_counter[23]), .Z(n48_adj_2776));
    defparam LessThan_14_i48_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i50_3_lut (.A(n48_adj_2776), 
            .B(NUM_DATA[24]), .C(stm32_counter[24]), .Z(n50));
    defparam LessThan_14_i50_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i52_3_lut (.A(n50), 
            .B(NUM_DATA[25]), .C(stm32_counter[25]), .Z(n52));
    defparam LessThan_14_i52_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i54_3_lut (.A(n52), 
            .B(NUM_DATA[26]), .C(stm32_counter[26]), .Z(n54));
    defparam LessThan_14_i54_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i56_3_lut (.A(n54), 
            .B(NUM_DATA[27]), .C(stm32_counter[27]), .Z(n56));
    defparam LessThan_14_i56_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_33 (.A0(GND_net), 
            .B0(NUM_DATA[31]), .C0(VCC_net), .D0(n20718), .CI0(n20718), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27053), .CI1(n27053), 
            .CO0(n27053), .S0(n167_adj_2784[31]));
    defparam sub_495_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_33.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i58_3_lut (.A(n56), 
            .B(NUM_DATA[28]), .C(stm32_counter[28]), .Z(n58));
    defparam LessThan_14_i58_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[29]), .C0(VCC_net), .D0(n20716), .CI0(n20716), 
            .A1(GND_net), .B1(NUM_DATA[30]), .C1(VCC_net), .D1(n27050), 
            .CI1(n27050), .CO0(n27050), .CO1(n20718), .S0(n59_adj_2758), 
            .S1(n61));
    defparam sub_495_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i60_3_lut (.A(n58), 
            .B(NUM_DATA[29]), .C(stm32_counter[29]), .Z(n60_adj_2777));
    defparam LessThan_14_i60_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i62_3_lut (.A(n60_adj_2777), 
            .B(NUM_DATA[30]), .C(stm32_counter[30]), .Z(n62));
    defparam LessThan_14_i62_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[27]), .C0(VCC_net), .D0(n20714), .CI0(n20714), 
            .A1(GND_net), .B1(NUM_DATA[28]), .C1(VCC_net), .D1(n27047), 
            .CI1(n27047), .CO0(n27047), .CO1(n20716), .S0(n55), .S1(n57));
    defparam sub_495_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i64_3_lut (.A(n62), 
            .B(stm32_counter[31]), .C(NUM_DATA[31]), .Z(n1221));
    defparam LessThan_14_i64_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(487[8],487[32])" *) LUT4 i1_2_lut_adj_83 (.A(n1221), 
            .B(n14510), .Z(n15761));
    defparam i1_2_lut_adj_83.INIT = "0x2222";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_84 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(int_RHD_TX_DV), .D(n117), .Z(n11_c));
    defparam i1_2_lut_3_lut_4_lut_adj_84.INIT = "0x0200";
    (* lut_function="(A+(((D)+!C)+!B))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_85 (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[0]), .D(stm32_state[1]), 
            .Z(n14501));
    defparam i1_2_lut_3_lut_4_lut_adj_85.INIT = "0xffbf";
    (* lut_function="(!(A (C+!(D))+!A ((C+!(D))+!B)))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_86 (.A(n2701[0]), 
            .B(n20050), .C(rhd_state[0]), .D(rhd_state[1]), .Z(n117));
    defparam i1_2_lut_3_lut_4_lut_adj_86.INIT = "0x0e00";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[25]), .C0(VCC_net), .D0(n20712), .CI0(n20712), 
            .A1(GND_net), .B1(NUM_DATA[26]), .C1(VCC_net), .D1(n27044), 
            .CI1(n27044), .CO0(n27044), .CO1(n20714), .S0(n51), .S1(n53));
    defparam sub_495_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[23]), .C0(VCC_net), .D0(n20710), .CI0(n20710), 
            .A1(GND_net), .B1(NUM_DATA[24]), .C1(VCC_net), .D1(n27041), 
            .CI1(n27041), .CO0(n27041), .CO1(n20712), .S0(n47_adj_2752), 
            .S1(n49));
    defparam sub_495_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[21]), .C0(VCC_net), .D0(n20708), .CI0(n20708), 
            .A1(GND_net), .B1(NUM_DATA[22]), .C1(VCC_net), .D1(n27038), 
            .CI1(n27038), .CO0(n27038), .CO1(n20710), .S0(n43_adj_2757), 
            .S1(n45));
    defparam sub_495_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_23.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[19]), .C0(VCC_net), .D0(n20706), .CI0(n20706), 
            .A1(GND_net), .B1(NUM_DATA[20]), .C1(VCC_net), .D1(n27035), 
            .CI1(n27035), .CO0(n27035), .CO1(n20708), .S0(n39_adj_2753), 
            .S1(n41_adj_2754));
    defparam sub_495_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n20539), .CI0(n20539), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n27164), 
            .CI1(n27164), .CO0(n27164), .CO1(n20541), .S0(n133[17]), 
            .S1(n133[18]));
    defparam stm32_counter_1644_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[19]), .D0(n20574), .CI0(n20574), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[20]), .D1(n27215), 
            .CI1(n27215), .CO0(n27215), .CO1(n20576), .S0(n133_adj_2783[19]), 
            .S1(n133_adj_2783[20]));
    defparam rhd_index_1645_add_4_21.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[17]), .D0(n20572), .CI0(n20572), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[18]), .D1(n27212), 
            .CI1(n27212), .CO0(n27212), .CO1(n20574), .S0(n133_adj_2783[17]), 
            .S1(n133_adj_2783[18]));
    defparam rhd_index_1645_add_4_19.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[17]), .C0(VCC_net), .D0(n20704), .CI0(n20704), 
            .A1(GND_net), .B1(NUM_DATA[18]), .C1(VCC_net), .D1(n27032), 
            .CI1(n27032), .CO0(n27032), .CO1(n20706), .S0(n35_adj_2751), 
            .S1(n37_adj_2755));
    defparam sub_495_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_87 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n14479), .Z(n10162));
    defparam i1_2_lut_3_lut_adj_87.INIT = "0x1010";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_88 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n14479), .Z(n10166));
    defparam i1_2_lut_3_lut_adj_88.INIT = "0x4040";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7308_2_lut (.A(NUM_DATA[23]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[23]));
    defparam i7308_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(C (D)))+!A !(((D)+!C)+!B)))" *) LUT4 i1_4_lut_adj_89 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .D(stm32_state[1]), 
            .Z(n22328));
    defparam i1_4_lut_adj_89.INIT = "0x5737";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7309_2_lut (.A(NUM_DATA[22]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[22]));
    defparam i7309_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7310_2_lut (.A(NUM_DATA[21]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[21]));
    defparam i7310_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7311_2_lut (.A(NUM_DATA[20]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[20]));
    defparam i7311_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5_2_lut_3_lut_4_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(stm32_counter[2]), .D(stm32_counter[1]), 
            .Z(n12_adj_2726));
    defparam i5_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6_2_lut_4_lut (.A(n11_adj_2691), 
            .B(stm32_counter[4]), .C(stm32_counter[3]), .D(n17128), .Z(n10222));
    defparam i6_2_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_90 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(stm32_counter[4]), .D(n14476), .Z(n14479));
    defparam i1_2_lut_3_lut_4_lut_adj_90.INIT = "0x0400";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5_2_lut_3_lut_4_lut_adj_91 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(stm32_counter[2]), .D(stm32_counter[1]), 
            .Z(n12_adj_2738));
    defparam i5_2_lut_3_lut_4_lut_adj_91.INIT = "0x0004";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7312_2_lut (.A(NUM_DATA[19]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[19]));
    defparam i7312_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_2_lut_4_lut_adj_92 (.A(stm32_counter[4]), 
            .B(n14510), .C(n1178), .D(n1221), .Z(n13_adj_2714));
    defparam i1_2_lut_4_lut_adj_92.INIT = "0x2000";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_93 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n14465), .Z(n10096));
    defparam i1_2_lut_3_lut_adj_93.INIT = "0x4040";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_94 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n14465), .Z(n10102));
    defparam i1_2_lut_3_lut_adj_94.INIT = "0x2020";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_95 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n14465), .Z(n10110));
    defparam i1_2_lut_3_lut_adj_95.INIT = "0x8080";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7313_2_lut (.A(NUM_DATA[18]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[18]));
    defparam i7313_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))", lineinfo="@4(537[3],656[10])" *) LUT4 i1_2_lut_3_lut_adj_96 (.A(int_RHD_TX_DV), 
            .B(int_RHD_SPI_CS_n), .C(n2701[0]), .Z(n20055));
    defparam i1_2_lut_3_lut_adj_96.INIT = "0x8080";
    (* lut_function="(!(A+!(B+(C))))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_2_lut_3_lut_adj_97 (.A(int_RHD_TX_DV), 
            .B(n2701[0]), .C(n20050), .Z(n22368));
    defparam i1_2_lut_3_lut_adj_97.INIT = "0x5454";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7314_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[17]));
    defparam i7314_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_98 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(o_RHD_RX_DV), .Z(n2960));
    defparam i1_2_lut_3_lut_adj_98.INIT = "0x2020";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7315_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[16]));
    defparam i7315_2_lut.INIT = "0x2222";
    (* lineinfo="@4(466[9],466[17])" *) FA2 sub_495_add_2_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[15]), .C0(VCC_net), .D0(n20702), .CI0(n20702), 
            .A1(GND_net), .B1(NUM_DATA[16]), .C1(VCC_net), .D1(n27029), 
            .CI1(n27029), .CO0(n27029), .CO1(n20704), .S0(n31), .S1(n33));
    defparam sub_495_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_495_add_2_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[15]), .D0(n20570), .CI0(n20570), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[16]), .D1(n27209), 
            .CI1(n27209), .CO0(n27209), .CO1(n20572), .S0(n133_adj_2783[15]), 
            .S1(n133_adj_2783[16]));
    defparam rhd_index_1645_add_4_17.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[13]), .D0(n20568), .CI0(n20568), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[14]), .D1(n27206), 
            .CI1(n27206), .CO0(n27206), .CO1(n20570), .S0(n133_adj_2783[13]), 
            .S1(n133_adj_2783[14]));
    defparam rhd_index_1645_add_4_15.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n20535), .CI0(n20535), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n27158), 
            .CI1(n27158), .CO0(n27158), .CO1(n20537), .S0(n133[13]), 
            .S1(n133[14]));
    defparam stm32_counter_1644_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7316_2_lut (.A(NUM_DATA[15]), 
            .B(maxfan_replicated_net_1480), .Z(NUM_DATA[15]));
    defparam i7316_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i12033_2_lut (.A(stm32_state[1]), .B(stm32_state[0]), 
            .Z(n22855));
    defparam i12033_2_lut.INIT = "0xeeee";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[11]), .D0(n20566), .CI0(n20566), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[12]), .D1(n27203), 
            .CI1(n27203), .CO0(n27203), .CO1(n20568), .S0(n133_adj_2783[11]), 
            .S1(n133_adj_2783[12]));
    defparam rhd_index_1645_add_4_13.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n20541), .CI0(n20541), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n27167), 
            .CI1(n27167), .CO0(n27167), .CO1(n20543), .S0(n133[19]), 
            .S1(n133[20]));
    defparam stm32_counter_1644_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(432[3],531[11])" *) LUT4 i1_4_lut_adj_99 (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(stm32_state[3]), 
            .Z(n14540));
    defparam i1_4_lut_adj_99.INIT = "0xfffe";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[9]), .D0(n20564), .CI0(n20564), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[10]), .D1(n27200), 
            .CI1(n27200), .CO0(n27200), .CO1(n20566), .S0(n133_adj_2783[9]), 
            .S1(n133_adj_2783[10]));
    defparam rhd_index_1645_add_4_11.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A (B (C))))" *) LUT4 i1_3_lut_adj_100 (.A(int_STM32_TX_Ready), 
            .B(n17332), .C(n14501), .Z(n6_adj_2778));
    defparam i1_3_lut_adj_100.INIT = "0x3737";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7317_2_lut (.A(NUM_DATA[14]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[14]));
    defparam i7317_2_lut.INIT = "0x2222";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n20523), .CI0(n20523), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n27140), 
            .CI1(n27140), .CO0(n27140), .CO1(n20525), .S0(n133[1]), 
            .S1(n133[2]));
    defparam stm32_counter_1644_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7318_2_lut (.A(NUM_DATA[13]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[13]));
    defparam i7318_2_lut.INIT = "0x2222";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[7]), .D0(n20562), .CI0(n20562), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[8]), .D1(n27197), 
            .CI1(n27197), .CO0(n27197), .CO1(n20564), .S0(n133_adj_2783[7]), 
            .S1(n133_adj_2783[8]));
    defparam rhd_index_1645_add_4_9.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i2_3_lut_4_lut_adj_101 (.A(rhd_state[0]), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(rhd_state[1]), 
            .Z(n4));
    defparam i2_3_lut_4_lut_adj_101.INIT = "0x0004";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))" *) LUT4 i2_4_lut_adj_102 (.A(stm32_state[2]), 
            .B(n15761), .C(n22855), .D(stm32_state[3]), .Z(n7_adj_2779));
    defparam i2_4_lut_adj_102.INIT = "0xcdce";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i4_4_lut_adj_103 (.A(n7_adj_2779), 
            .B(n1213), .C(n6_adj_2778), .D(n14540), .Z(n26294));
    defparam i4_4_lut_adj_103.INIT = "0xfafe";
    (* lineinfo="@4(493[23],493[36])" *) FA2 stm32_counter_1644_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n20537), .CI0(n20537), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n27161), 
            .CI1(n27161), .CO0(n27161), .CO1(n20539), .S0(n133[15]), 
            .S1(n133[16]));
    defparam stm32_counter_1644_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1644_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7319_2_lut (.A(NUM_DATA[12]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[12]));
    defparam i7319_2_lut.INIT = "0x2222";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i13206_2_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(rhd_state[1]), .Z(n17351));
    defparam i13206_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_104 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n14479), .Z(n10140));
    defparam i1_2_lut_3_lut_adj_104.INIT = "0x8080";
    (* lut_function="(!(A (B)+!A (B ((D)+!C)+!B (D))))" *) LUT4 i1_4_lut_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n39));
    defparam i1_4_lut_4_lut.INIT = "0x2273";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(\rhd_index[5]_2 ), .D0(n20560), .CI0(n20560), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[6]), .D1(n27194), 
            .CI1(n27194), .CO0(n27194), .CO1(n20562), .S0(n133_adj_2783[5]), 
            .S1(n133_adj_2783[6]));
    defparam rhd_index_1645_add_4_7.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C (D)))+!A (B)))" *) LUT4 i1_4_lut_4_lut_adj_105 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n39), .D(n8), .Z(n21887));
    defparam i1_4_lut_4_lut_adj_105.INIT = "0x3111";
    (* lut_function="(A (C)+!A (B+(C+(D))))" *) LUT4 i12047_2_lut_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n22869));
    defparam i12047_2_lut_4_lut.INIT = "0xf5f4";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(\rhd_index[3]_2 ), .D0(n20558), .CI0(n20558), 
            .A1(GND_net), .B1(GND_net), .C1(\rhd_index[4]_2 ), .D1(n27191), 
            .CI1(n27191), .CO0(n27191), .CO1(n20560), .S0(n133_adj_2783[3]), 
            .S1(n133_adj_2783[4]));
    defparam rhd_index_1645_add_4_5.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7320_2_lut (.A(NUM_DATA[11]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[11]));
    defparam i7320_2_lut.INIT = "0x2222";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i12116_2_lut_3_lut (.A(n1221), 
            .B(stm32_state[0]), .C(stm32_state[1]), .Z(n22940));
    defparam i12116_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!((B)+!A))", lineinfo="@4(432[3],531[11])" *) LUT4 i7321_2_lut (.A(NUM_DATA[10]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[10]));
    defparam i7321_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B+(C (D)+!C !(D)))))", lineinfo="@4(151[9],151[22])" *) LUT4 i13178_3_lut_4_lut (.A(int_RHD_TX_DV), 
            .B(n15941), .C(rhd_state[1]), .D(rhd_state[0]), .Z(n7_adj_2589));
    defparam i13178_3_lut_4_lut.INIT = "0x0bb0";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(\rhd_index[1]_2 ), .D0(n20556), .CI0(n20556), 
            .A1(GND_net), .B1(GND_net), .C1(\rhd_index[2]_2 ), .D1(n27188), 
            .CI1(n27188), .CO0(n27188), .CO1(n20558), .S0(n133_adj_2783[1]), 
            .S1(n133_adj_2783[2]));
    defparam rhd_index_1645_add_4_3.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(609[36],609[57])" *) FA2 data_array_send_count_1646_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n17386), .C1(data_array_send_count[0]), 
            .D1(n27062), .CI1(n27062), .CO0(n27062), .CO1(n20515), .S1(n33_2[0]));
    defparam data_array_send_count_1646_add_4_1.INIT0 = "0xc33c";
    defparam data_array_send_count_1646_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_106 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(init_FIFO_Read), .Z(n15435));
    defparam i1_2_lut_3_lut_adj_106.INIT = "0xf1f1";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@4(556[7],571[14])" *) LUT4 i1_2_lut_3_lut_adj_107 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(rhd_done_config), .Z(n5));
    defparam i1_2_lut_3_lut_adj_107.INIT = "0x2020";
    (* lineinfo="@4(601[22],601[31])" *) FA2 rhd_index_1645_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(\rhd_index[0] ), .D1(n27068), .CI1(n27068), .CO0(n27068), 
            .CO1(n20556), .S1(n133_adj_2783[0]));
    defparam rhd_index_1645_add_4_1.INIT0 = "0xc33c";
    defparam rhd_index_1645_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(402[27],402[52])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512) SPI_Master_CS_STM32_1 (pll_clk_int, 
            o_reset_c, maxfan_replicated_net_999, maxfan_replicated_net_1480, 
            GND_net, VCC_net, int_STM32_TX_DV, int_STM32_SPI_CS_n, int_STM32_TX_Ready, 
            int_STM32_SPI_MOSI, {int_STM32_TX_Byte}, int_STM32_SPI_Clk);
    (* lineinfo="@4(369[27],369[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=1) Controller_RHD_FIFO_1 (n2960, 
            pll_clk_int, o_reset_c, o_RHD_RX_DV, n1178, maxfan_replicated_net_999, 
            n20050, n59, int_RHD_TX_DV, n2701[0], int_RHD_SPI_CS_n, 
            maxfan_replicated_net_1480, n20055, int_RHD_SPI_MISO, {int_RHD_TX_Byte}, 
            int_RHD_SPI_Clk, int_RHD_SPI_MOSI, GND_net, VCC_net, int_FIFO_RE, 
            int_FIFO_Q[0], {int_FIFO_COUNT}, int_FIFO_Q[1], int_FIFO_Q[2], 
            int_FIFO_Q[3], int_FIFO_Q[4], int_FIFO_Q[5], int_FIFO_Q[6], 
            int_FIFO_Q[7], int_FIFO_Q[8], int_FIFO_Q[9], int_FIFO_Q[10], 
            int_FIFO_Q[11], int_FIFO_Q[12], int_FIFO_Q[13], int_FIFO_Q[14], 
            int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=135, LSE_RLINE=135, lineinfo="@4(432[3],531[11])" *) FD1P3XZ \temp_array[7]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10140), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [12]));
    defparam \temp_array[7]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i12 .SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512) (input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_999, input maxfan_replicated_net_1480, 
            input GND_net, input VCC_net, input int_STM32_TX_DV, output int_STM32_SPI_CS_n, 
            output int_STM32_TX_Ready, output int_STM32_SPI_MOSI, input [511:0]int_STM32_TX_Byte, 
            output int_STM32_SPI_Clk);
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    wire [2:0]r_CS_Inactive_Count_2__N_1788;
    
    wire n14663;
    (* lineinfo="@7(81[10],81[29])" *) wire [2:0]r_CS_Inactive_Count;
    
    wire n17388, n20653, n27329;
    (* lineinfo="@7(82[10],82[20])" *) wire [9:0]r_TX_Count;
    
    wire n20655;
    wire [9:0]n45;
    
    wire n20651, n27326, n12510;
    wire [3:0]n2597;
    
    wire int_STM32_TX_Ready_N_2548;
    wire [9:0]n57;
    
    wire n14667, n20649, n27323, n27092, n2646, n22972, n1563, 
        w_Master_Ready, n2962, n1547, n4, n4_adj_2577, n1625, n2591, 
        n12508, n12506, n14469, n16, n17, n27332, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=402, LSE_RLINE=402, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(n17388), 
            .SP(n14663), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "SET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=402, LSE_RLINE=402, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_2__N_1788[1]), 
            .SP(n14663), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n12510), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n2597[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1651_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n20653), .CI0(n20653), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n27329), 
            .CI1(n27329), .CO0(n27329), .CO1(n20655), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_1651_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1651_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1651_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n20651), .CI0(n20651), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n27326), 
            .CI1(n27326), .CO0(n27326), .CO1(n20653), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_1651_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1651_add_4_6.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i0 (.D(n57[0]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_1651__i0.REGSET = "RESET";
    defparam r_TX_Count_1651__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@7(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2548));
    defparam i37_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=402, LSE_RLINE=402, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n2646), 
            .SP(n22972), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1651_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n20649), .CI0(n20649), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n27323), 
            .CI1(n27323), .CO0(n27323), .CO1(n20651), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_1651_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1651_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1651_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2548), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n27092), 
            .CI1(n27092), .CO0(n27092), .CO1(n20649), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_1651_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1651_add_4_2.INIT1 = "0xc33c";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n12508), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(n2597[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(164[11],174[18])" *) LUT4 i543_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n2962));
    defparam i543_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@7(147[5],186[12])" *) LUT4 i13170_4_lut (.A(n1547), 
            .B(n2597[2]), .C(n2962), .D(n2597[1]), .Z(n14667));
    defparam i13170_4_lut.INIT = "0x3022";
    (* lut_function="(A (B))", lineinfo="@7(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(n2597[2]), .B(r_CS_Inactive_Count[2]), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i3456_4_lut (.A(n2597[0]), 
            .B(n4_adj_2577), .C(n1547), .D(n4), .Z(n12510));
    defparam i3456_4_lut.INIT = "0x3b0a";
    (* lut_function="(A (B (C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@7(154[7],185[16])" *) LUT4 i7448_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n2597[2]), .C(r_CS_Inactive_Count[0]), .D(n1625), .Z(r_CS_Inactive_Count_2__N_1788[1]));
    defparam i7448_4_lut.INIT = "0x8488";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_27 (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .Z(n4_adj_2577));
    defparam i1_2_lut_adj_27.INIT = "0xeeee";
    (* lut_function="((B)+!A)", lineinfo="@7(165[13],173[20])" *) LUT4 i270_2_lut (.A(w_Master_Ready), 
            .B(n1563), .Z(n2591));
    defparam i270_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7229_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n2597[2]), .C(n1625), .Z(r_CS_Inactive_Count_2__N_1788[0]));
    defparam i7229_3_lut.INIT = "0x4848";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n12506), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(n2597[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i1 (.D(n57[1]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1651__i1.REGSET = "RESET";
    defparam r_TX_Count_1651__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i2 (.D(n57[2]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1651__i2.REGSET = "RESET";
    defparam r_TX_Count_1651__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i3 (.D(n57[3]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1651__i3.REGSET = "RESET";
    defparam r_TX_Count_1651__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i4 (.D(n57[4]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1651__i4.REGSET = "RESET";
    defparam r_TX_Count_1651__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i5 (.D(n57[5]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_1651__i5.REGSET = "RESET";
    defparam r_TX_Count_1651__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i6 (.D(n57[6]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_1651__i6.REGSET = "RESET";
    defparam r_TX_Count_1651__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i7 (.D(n57[7]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_1651__i7.REGSET = "RESET";
    defparam r_TX_Count_1651__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i8 (.D(n57[8]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_1651__i8.REGSET = "RESET";
    defparam r_TX_Count_1651__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1651__i9 (.D(n57[9]), 
            .SP(n14667), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_1651__i9.REGSET = "RESET";
    defparam r_TX_Count_1651__i9.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@7(154[7],185[16])" *) LUT4 i3452_4_lut (.A(n2597[2]), 
            .B(n1563), .C(n1625), .D(n14469), .Z(n12506));
    defparam i3452_4_lut.INIT = "0xb3a0";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i1_2_lut_adj_28 (.A(n2597[1]), 
            .B(w_Master_Ready), .Z(n14469));
    defparam i1_2_lut_adj_28.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C (D)))+!A (C (D)))" *) LUT4 i3454_3_lut_4_lut (.A(n2591), 
            .B(n2597[1]), .C(n2597[0]), .D(n1547), .Z(n12508));
    defparam i3454_3_lut_4_lut.INIT = "0xf888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n1563));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (C+(D))))" *) LUT4 i13168_2_lut_3_lut_4_lut (.A(w_Master_Ready), 
            .B(n1563), .C(n2597[1]), .D(n2597[2]), .Z(n22972));
    defparam i13168_2_lut_3_lut_4_lut.INIT = "0x002f";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7232_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[0]), .Z(n57[0]));
    defparam i7232_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7450_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[1]), .Z(n57[1]));
    defparam i7450_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7451_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[2]), .Z(n57[2]));
    defparam i7451_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7452_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[3]), .Z(n57[3]));
    defparam i7452_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7453_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[4]), .Z(n57[4]));
    defparam i7453_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7454_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[5]), .Z(n57[5]));
    defparam i7454_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7455_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[6]), .Z(n57[6]));
    defparam i7455_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7456_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[7]), .Z(n57[7]));
    defparam i7456_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7457_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[8]), .Z(n57[8]));
    defparam i7457_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i7458_2_lut_3_lut_4_lut (.A(n2597[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[9]), .Z(n57[9]));
    defparam i7458_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@7(208[5],208[112])" *) LUT4 int_STM32_TX_Ready_I_0_4_lut (.A(int_STM32_TX_DV), 
            .B(n2597[0]), .C(n1563), .D(n14469), .Z(int_STM32_TX_Ready));
    defparam int_STM32_TX_Ready_I_0_4_lut.INIT = "0x5444";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_3_lut_4_lut (.A(n2597[1]), 
            .B(n2597[2]), .C(w_Master_Ready), .D(n1563), .Z(n14663));
    defparam i1_3_lut_4_lut.INIT = "0xccec";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_2_lut_3_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[0]), .Z(n1625));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1651_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n20655), .CI0(n20655), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n27332), 
            .CI1(n27332), .CO0(n27332), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_1651_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_1651_add_4_10.INIT1 = "0xc33c";
    (* lut_function="(A ((C+(D))+!B)+!A !(B))" *) LUT4 i13175_3_lut_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n2597[2]), .C(r_CS_Inactive_Count[1]), .D(r_CS_Inactive_Count[0]), 
            .Z(n17388));
    defparam i13175_3_lut_4_lut.INIT = "0xbbb3";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i7231_3_lut_3_lut (.A(int_STM32_TX_DV), 
            .B(n2597[1]), .C(int_STM32_SPI_CS_n), .Z(n2646));
    defparam i7231_3_lut_3_lut.INIT = "0xdcdc";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) SPI_Master_1 (int_STM32_TX_DV, 
            pll_clk_int, o_reset_c, maxfan_replicated_net_999, int_STM32_SPI_MOSI, 
            w_Master_Ready, int_STM32_TX_Ready_N_2548, {int_STM32_TX_Byte}, 
            maxfan_replicated_net_1480, VCC_net, int_STM32_SPI_Clk, GND_net);
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=402, LSE_RLINE=402, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_2__N_1788[0]), 
            .SP(n14663), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) 
//

module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) (input int_STM32_TX_DV, 
            input pll_clk_int, input o_reset_c, input maxfan_replicated_net_999, 
            output int_STM32_SPI_MOSI, output w_Master_Ready, input int_STM32_TX_Ready_N_2548, 
            input [511:0]int_STM32_TX_Byte, input maxfan_replicated_net_1480, 
            input VCC_net, output int_STM32_SPI_Clk, input GND_net);
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    wire [10:0]n62;
    wire [10:0]r_SPI_Clk_Edges_10__N_1809;
    (* lineinfo="@6(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    (* lineinfo="@6(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n206, n207, n210, n209, n383, n384, n387, n386, r_TX_DV, 
        n68, n25086, n67, n25089, n390, n391, n394, n393, n15409, 
        n15420;
    (* lineinfo="@6(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n15417, n25287, n25425, n23643, n25263, n25479, n23631, 
        r_SPI_Clk_Count, n3, n96, n15415, n15407, n15413;
    wire [8:0]r_TX_Bit_Count_8__N_2332;
    
    wire n22384, n15411, n1197, n14677, n1, n15403, n2, n15405, 
        n5, n4, n25080, n24996, n24999, n25083, r_Trailing_Edge_N_2556, 
        r_Trailing_Edge, w_Master_Ready_N_2552, n39, n40, r_SPI_Clk_N_2555, 
        r_SPI_Clk, n43, n42, n32, n33, n25824, n25827, n36, 
        n25818, n35, n23, n23710, n14, n25812, n23459, n15, 
        n24, n27, n25806, n25809, n21716, n26, n25800, n23575, 
        n23576, n25074, n23465, n25323, n25461, n23688, n24933, 
        n25794, n25017, n25737, n23499, n23468, n15397, n25335, 
        n25437, n23697;
    wire [8:0]n52;
    
    wire n25311, n25365, n25788, n25371, n25305, n23471, n25782, 
        n23474, n25776, n23477, n25215, n25533, n23604, n25113, 
        n25635, n23553, n24945, n23463, n24921, n23519, n25053, 
        n23520, n25077, n25677, n23532, n502, n23699, n25329, 
        n25455, n23691, n25353, n25419, n23706, n25770, n23480, 
        n18, n16, n25764, n20, n23483, n25758, n23486, n25752, 
        n23489, n25746, n23492, n25740, n23495, n25734, n25728, 
        n23501, n25722, n23504, n24951, n25716, n23555, n23554, 
        n24939, n23507, n14710, n25710, n23510, n25704, n23513, 
        n25698, n23516, n25692, n23522, n24993, n25686, n24981, 
        n23525, n25680, n23528, n25299, n25383, n25674, n25491, 
        n25251, n25413, n25668, n24903, n23535, n25662, n23537, 
        n25656, n23540, n25650, n23543, n25035, n25644, n25029, 
        n23546, n25638, n23549, n25059, n25632, n25047, n25626, 
        n25620, n23558, n25341, n25614, n25575, n25173, n23561, 
        n25068, n25608, n25611, n25602, n23567, n25596, n23570, 
        n25590, n25593, n25584, n25578, n25581, n25572, n25566, 
        n23585, n25560, n23588, n25125, n25554, n25107, n23591, 
        n25443, n25548, n24909, n23595, n25542, n23597, n25536, 
        n25539, n25095, n25530, n25071, n25524, n23606, n24975, 
        n25062, n25518, n24957, n25065, n24990, n25056, n24915, 
        n23610, n25512, n25515, n25506, n23615, n25500, n23618, 
        n25185, n25494, n25179, n23621, n25488, n24906, n23718, 
        n23715, n25482, n25485, n24984, n24963, n25476, n25359, 
        n25317, n24987, n25470, n23633, n25464, n23644, n23645, 
        n25050, n23636, n23635, n24978, n25458, n25044, n25452, 
        n25446, n23639, n25440, n24891, n25434, n24972, n25131, 
        n25422, n25101, n25038, n25416, n25041, n24966, n24969, 
        n25410, n25404, n25032, n23711, n25398, n25392, n25386, 
        n25380, n23638, n24960, n25368, n23632, n25026, n24954, 
        n25020, n25362, n25239, n25356, n24948, n25023, n25233, 
        n24900, n25350, n25014, n24942, n25338, n24936, n25332, 
        n24930, n25326, n25008, n25320, n25011, n25221, n25314, 
        n24888, n25197, n24924, n25308, n24927, n20677, n27128, 
        n25302, n24918, n25296, n15419, n20675, n27083, n20673, 
        n27080, n20671, n27077, n25290, n25284, n65, n64, n23506, 
        n23601, n23613, n24912, n23574, n23565, n25002, n25278, 
        n25272, n25005, n23580, n23628, n25266, n25245, n25260, 
        n25191, n20669, n27074, n25254, n25257, n27071, n25248, 
        n20665, n27344, n25149, n25242, n20663, n27341, n25143, 
        n25236, n25230, n25224, n25227, n20661, n27338, n20659, 
        n27335, n25218, n27095, n25212, n25206, n25209, n25194, 
        n25188, n25182, n25176, n25170, n25164, n25167, n25158, 
        n25152, n25155, n25146, n25137, n25140, n25134, n25128, 
        n25122, n25116, n25110, n25104, n25098, n25092, VCC_net_2;
    
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i7337_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1809[10]));
    defparam i7337_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i206_3_lut (.A(r_TX_Byte[208]), 
            .B(r_TX_Byte[209]), .C(r_TX_Bit_Count[0]), .Z(n206));
    defparam Mux_49_i206_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i207_3_lut (.A(r_TX_Byte[210]), 
            .B(r_TX_Byte[211]), .C(r_TX_Bit_Count[0]), .Z(n207));
    defparam Mux_49_i207_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i210_3_lut (.A(r_TX_Byte[214]), 
            .B(r_TX_Byte[215]), .C(r_TX_Bit_Count[0]), .Z(n210));
    defparam Mux_49_i210_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i209_3_lut (.A(r_TX_Byte[212]), 
            .B(r_TX_Byte[213]), .C(r_TX_Bit_Count[0]), .Z(n209));
    defparam Mux_49_i209_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i383_3_lut (.A(r_TX_Byte[384]), 
            .B(r_TX_Byte[385]), .C(r_TX_Bit_Count[0]), .Z(n383));
    defparam Mux_49_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i384_3_lut (.A(r_TX_Byte[386]), 
            .B(r_TX_Byte[387]), .C(r_TX_Bit_Count[0]), .Z(n384));
    defparam Mux_49_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i387_3_lut (.A(r_TX_Byte[390]), 
            .B(r_TX_Byte[391]), .C(r_TX_Bit_Count[0]), .Z(n387));
    defparam Mux_49_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i386_3_lut (.A(r_TX_Byte[388]), 
            .B(r_TX_Byte[389]), .C(r_TX_Bit_Count[0]), .Z(n386));
    defparam Mux_49_i386_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n15409), 
            .SP(n15420), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i68_3_lut (.A(r_TX_Byte[70]), 
            .B(r_TX_Byte[71]), .C(r_TX_Bit_Count[0]), .Z(n68));
    defparam Mux_49_i68_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n25086));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i67_3_lut (.A(r_TX_Byte[68]), 
            .B(r_TX_Byte[69]), .C(r_TX_Bit_Count[0]), .Z(n67));
    defparam Mux_49_i67_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25086_bdd_4_lut (.A(n25086), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n25089));
    defparam n25086_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i390_3_lut (.A(r_TX_Byte[392]), 
            .B(r_TX_Byte[393]), .C(r_TX_Bit_Count[0]), .Z(n390));
    defparam Mux_49_i390_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i391_3_lut (.A(r_TX_Byte[394]), 
            .B(r_TX_Byte[395]), .C(r_TX_Bit_Count[0]), .Z(n391));
    defparam Mux_49_i391_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i394_3_lut (.A(r_TX_Byte[398]), 
            .B(r_TX_Byte[399]), .C(r_TX_Bit_Count[0]), .Z(n394));
    defparam Mux_49_i394_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i393_3_lut (.A(r_TX_Byte[396]), 
            .B(r_TX_Byte[397]), .C(r_TX_Bit_Count[0]), .Z(n393));
    defparam Mux_49_i393_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n15417), 
            .SP(n15420), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n15415), 
            .SP(n15420), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12664_3_lut (.A(n25287), 
            .B(n25425), .C(r_TX_Bit_Count[6]), .Z(n23643));
    defparam i12664_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12652_3_lut (.A(n25263), 
            .B(n25479), .C(r_TX_Bit_Count[6]), .Z(n23631));
    defparam i12652_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(84[7],105[14])" *) LUT4 i2222_2_lut (.A(r_SPI_Clk_Count), 
            .B(n3), .Z(n96));
    defparam i2222_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n15407), 
            .SP(n15420), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n15413), 
            .SP(n15420), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_2332[0]), 
            .SP(n22384), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n15411), 
            .SP(n15420), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1197), 
            .SP(n14677), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n15405), 
            .SP(n15420), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i1_3_lut (.A(r_TX_Byte[0]), 
            .B(r_TX_Byte[1]), .C(r_TX_Bit_Count[0]), .Z(n1));
    defparam Mux_49_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7335_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n15403));
    defparam i7335_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i2_3_lut (.A(r_TX_Byte[2]), 
            .B(r_TX_Byte[3]), .C(r_TX_Bit_Count[0]), .Z(n2));
    defparam Mux_49_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7338_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n15405));
    defparam i7338_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i5_3_lut (.A(r_TX_Byte[6]), 
            .B(r_TX_Byte[7]), .C(r_TX_Bit_Count[0]), .Z(n5));
    defparam Mux_49_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i4_3_lut (.A(r_TX_Byte[4]), 
            .B(r_TX_Byte[5]), .C(r_TX_Bit_Count[0]), .Z(n4));
    defparam Mux_49_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n25080));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n15403), 
            .SP(n15420), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24996_bdd_4_lut (.A(n24996), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n24999));
    defparam n24996_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2556), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25080_bdd_4_lut (.A(n25080), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n25083));
    defparam n25080_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2552), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n96), 
            .SP(int_STM32_TX_Ready_N_2548), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i39_3_lut (.A(r_TX_Byte[40]), 
            .B(r_TX_Byte[41]), .C(r_TX_Bit_Count[0]), .Z(n39));
    defparam Mux_49_i39_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i40_3_lut (.A(r_TX_Byte[42]), 
            .B(r_TX_Byte[43]), .C(r_TX_Bit_Count[0]), .Z(n40));
    defparam Mux_49_i40_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2555), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i43_3_lut (.A(r_TX_Byte[46]), 
            .B(r_TX_Byte[47]), .C(r_TX_Bit_Count[0]), .Z(n43));
    defparam Mux_49_i43_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i42_3_lut (.A(r_TX_Byte[44]), 
            .B(r_TX_Byte[45]), .C(r_TX_Bit_Count[0]), .Z(n42));
    defparam Mux_49_i42_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i32_3_lut (.A(r_TX_Byte[32]), 
            .B(r_TX_Byte[33]), .C(r_TX_Bit_Count[0]), .Z(n32));
    defparam Mux_49_i32_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i33_3_lut (.A(r_TX_Byte[34]), 
            .B(r_TX_Byte[35]), .C(r_TX_Bit_Count[0]), .Z(n33));
    defparam Mux_49_i33_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n393), .C(n394), .D(r_TX_Bit_Count[2]), .Z(n25824));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25824_bdd_4_lut (.A(n25824), 
            .B(n391), .C(n390), .D(r_TX_Bit_Count[2]), .Z(n25827));
    defparam n25824_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i36_3_lut (.A(r_TX_Byte[38]), 
            .B(r_TX_Byte[39]), .C(r_TX_Bit_Count[0]), .Z(n36));
    defparam Mux_49_i36_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1809[10]), 
            .SP(n15420), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n25818));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i35_3_lut (.A(r_TX_Byte[36]), 
            .B(r_TX_Byte[37]), .C(r_TX_Bit_Count[0]), .Z(n35));
    defparam Mux_49_i35_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i23_3_lut (.A(r_TX_Byte[24]), 
            .B(r_TX_Byte[25]), .C(r_TX_Bit_Count[0]), .Z(n23));
    defparam Mux_49_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25818_bdd_4_lut (.A(n25818), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n23710));
    defparam n25818_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n25812));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25812_bdd_4_lut (.A(n25812), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n23459));
    defparam n25812_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i24_3_lut (.A(r_TX_Byte[26]), 
            .B(r_TX_Byte[27]), .C(r_TX_Bit_Count[0]), .Z(n24));
    defparam Mux_49_i24_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i27_3_lut (.A(r_TX_Byte[30]), 
            .B(r_TX_Byte[31]), .C(r_TX_Bit_Count[0]), .Z(n27));
    defparam Mux_49_i27_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n25806));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25806_bdd_4_lut (.A(n25806), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n25809));
    defparam n25806_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n21716));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i26_3_lut (.A(r_TX_Byte[28]), 
            .B(r_TX_Byte[29]), .C(r_TX_Bit_Count[0]), .Z(n26));
    defparam Mux_49_i26_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n25800));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n23575), .C(n23576), .D(r_TX_Bit_Count[3]), .Z(n25074));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25800_bdd_4_lut (.A(n25800), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n23465));
    defparam n25800_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12709_3_lut (.A(n25323), 
            .B(n25461), .C(r_TX_Bit_Count[2]), .Z(n23688));
    defparam i12709_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i55_4_lut (.A(n24933), 
            .B(r_TX_Byte[511]), .C(n21716), .D(r_TX_DV), .Z(n1197));
    defparam i55_4_lut.INIT = "0xccca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n25794));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12520_3_lut (.A(n25017), 
            .B(n25737), .C(r_TX_Bit_Count[2]), .Z(n23499));
    defparam i12520_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n15397), 
            .SP(n15420), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25794_bdd_4_lut (.A(n25794), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n23468));
    defparam n25794_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_2332[1]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7341_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n15411));
    defparam i7341_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12718_3_lut (.A(n25335), 
            .B(n25437), .C(r_TX_Bit_Count[2]), .Z(n23697));
    defparam i12718_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@6(135[7],145[14])" *) LUT4 i7179_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_2332[0]));
    defparam i7179_3_lut.INIT = "0xcece";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n25311), .C(n25365), .D(r_TX_Bit_Count[3]), .Z(n25788));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25788_bdd_4_lut (.A(n25788), 
            .B(n25371), .C(n25305), .D(r_TX_Bit_Count[3]), .Z(n23471));
    defparam n25788_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7342_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n15413));
    defparam i7342_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n25782));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25782_bdd_4_lut (.A(n25782), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n23474));
    defparam n25782_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7339_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n15407));
    defparam i7339_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n25776));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25776_bdd_4_lut (.A(n25776), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n23477));
    defparam n25776_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12625_3_lut (.A(n25215), 
            .B(n25533), .C(r_TX_Bit_Count[4]), .Z(n23604));
    defparam i12625_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7343_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n15415));
    defparam i7343_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12574_3_lut (.A(n25113), 
            .B(n25635), .C(r_TX_Bit_Count[4]), .Z(n23553));
    defparam i12574_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12484_3_lut (.A(n24945), 
            .B(n25809), .C(r_TX_Bit_Count[2]), .Z(n23463));
    defparam i12484_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12540_3_lut (.A(n24921), 
            .B(n23463), .C(r_TX_Bit_Count[3]), .Z(n23519));
    defparam i12540_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12541_3_lut (.A(n25053), 
            .B(n23519), .C(r_TX_Bit_Count[4]), .Z(n23520));
    defparam i12541_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12553_3_lut (.A(n25077), 
            .B(n25677), .C(r_TX_Bit_Count[4]), .Z(n23532));
    defparam i12553_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_49_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12720_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n23699));
    defparam i12720_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12712_3_lut (.A(n25329), 
            .B(n25455), .C(r_TX_Bit_Count[2]), .Z(n23691));
    defparam i12712_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12727_3_lut (.A(n25353), 
            .B(n25419), .C(r_TX_Bit_Count[2]), .Z(n23706));
    defparam i12727_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n25770));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7344_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n15417));
    defparam i7344_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25770_bdd_4_lut (.A(n25770), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n23480));
    defparam n25770_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[7]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[9]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[1]), .B(r_SPI_Clk_Edges[5]), 
            .Z(n16));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n25764));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(n18), .C(r_SPI_Clk_Edges[3]), .D(r_SPI_Clk_Edges[10]), 
            .Z(n20));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(n20), .C(n16), .D(r_SPI_Clk_Edges[8]), .Z(n3));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@6(71[5],106[12])" *) LUT4 i5632_2_lut (.A(int_STM32_TX_DV), 
            .B(n3), .Z(n15420));
    defparam i5632_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7340_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n15409));
    defparam i7340_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25764_bdd_4_lut (.A(n25764), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n23483));
    defparam n25764_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n25758));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25758_bdd_4_lut (.A(n25758), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n23486));
    defparam n25758_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n25752));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25752_bdd_4_lut (.A(n25752), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n23489));
    defparam n25752_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n25746));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25746_bdd_4_lut (.A(n25746), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n23492));
    defparam n25746_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n25740));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25740_bdd_4_lut (.A(n25740), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n23495));
    defparam n25740_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n25734));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25734_bdd_4_lut (.A(n25734), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n25737));
    defparam n25734_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n25728));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25728_bdd_4_lut (.A(n25728), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n23501));
    defparam n25728_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n25722));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25722_bdd_4_lut (.A(n25722), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n23504));
    defparam n25722_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n24951), .C(n23465), .D(r_TX_Bit_Count[3]), .Z(n25716));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25074_bdd_4_lut (.A(n25074), 
            .B(n23555), .C(n23554), .D(r_TX_Bit_Count[3]), .Z(n25077));
    defparam n25074_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25716_bdd_4_lut (.A(n25716), 
            .B(n23459), .C(n24939), .D(r_TX_Bit_Count[3]), .Z(n23507));
    defparam n25716_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_2332[2]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_2332[3]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_2332[4]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_2332[5]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_2332[6]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_2332[7]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_2332[8]), 
            .SP(n14710), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n25710));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25710_bdd_4_lut (.A(n25710), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n23510));
    defparam n25710_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n25704));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25704_bdd_4_lut (.A(n25704), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n23513));
    defparam n25704_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n25698));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25698_bdd_4_lut (.A(n25698), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n23516));
    defparam n25698_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n25692));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25692_bdd_4_lut (.A(n25692), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n23522));
    defparam n25692_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n24993), .C(n23486), .D(r_TX_Bit_Count[3]), .Z(n25686));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25686_bdd_4_lut (.A(n25686), 
            .B(n23480), .C(n24981), .D(r_TX_Bit_Count[3]), .Z(n23525));
    defparam n25686_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n25680));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25680_bdd_4_lut (.A(n25680), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n23528));
    defparam n25680_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n25299), .C(n25383), .D(r_TX_Bit_Count[3]), .Z(n25674));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_STM32_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25674_bdd_4_lut (.A(n25674), 
            .B(n25491), .C(n25251), .D(r_TX_Bit_Count[3]), .Z(n25677));
    defparam n25674_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n23706), .C(n25413), .D(r_TX_Bit_Count[4]), .Z(n25668));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25668_bdd_4_lut (.A(n25668), 
            .B(n23691), .C(n24903), .D(r_TX_Bit_Count[4]), .Z(n23535));
    defparam n25668_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n25662));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25662_bdd_4_lut (.A(n25662), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n23537));
    defparam n25662_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n25656));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25656_bdd_4_lut (.A(n25656), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n23540));
    defparam n25656_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n25650));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25650_bdd_4_lut (.A(n25650), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n23543));
    defparam n25650_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n25035), .C(n23510), .D(r_TX_Bit_Count[3]), .Z(n25644));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25644_bdd_4_lut (.A(n25644), 
            .B(n23504), .C(n25029), .D(r_TX_Bit_Count[3]), .Z(n23546));
    defparam n25644_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n25638));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25638_bdd_4_lut (.A(n25638), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n23549));
    defparam n25638_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n25059), .C(n23522), .D(r_TX_Bit_Count[3]), .Z(n25632));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25632_bdd_4_lut (.A(n25632), 
            .B(n23516), .C(n25047), .D(r_TX_Bit_Count[3]), .Z(n25635));
    defparam n25632_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n25626));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25626_bdd_4_lut (.A(n25626), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n23555));
    defparam n25626_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n25620));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25620_bdd_4_lut (.A(n25620), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n23558));
    defparam n25620_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n25341), .C(n23699), .D(r_TX_Bit_Count[3]), .Z(n25614));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25614_bdd_4_lut (.A(n25614), 
            .B(n25575), .C(n25173), .D(r_TX_Bit_Count[3]), .Z(n23561));
    defparam n25614_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n25068));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n25608));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25608_bdd_4_lut (.A(n25608), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n25611));
    defparam n25608_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n25602));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25602_bdd_4_lut (.A(n25602), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n23567));
    defparam n25602_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n25596));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25596_bdd_4_lut (.A(n25596), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n23570));
    defparam n25596_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n25590));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25590_bdd_4_lut (.A(n25590), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n25593));
    defparam n25590_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n25584));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25584_bdd_4_lut (.A(n25584), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n23576));
    defparam n25584_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n25578));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25578_bdd_4_lut (.A(n25578), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n25581));
    defparam n25578_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n25572));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25572_bdd_4_lut (.A(n25572), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n25575));
    defparam n25572_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n25566));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25566_bdd_4_lut (.A(n25566), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n23585));
    defparam n25566_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[318]), .C(r_TX_Byte[319]), .D(r_TX_Bit_Count[1]), 
            .Z(n25560));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25560_bdd_4_lut (.A(n25560), 
            .B(r_TX_Byte[317]), .C(r_TX_Byte[316]), .D(r_TX_Bit_Count[1]), 
            .Z(n23588));
    defparam n25560_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n25125), .C(n23558), .D(r_TX_Bit_Count[3]), .Z(n25554));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25554_bdd_4_lut (.A(n25554), 
            .B(n23549), .C(n25107), .D(r_TX_Bit_Count[3]), .Z(n23591));
    defparam n25554_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7225_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_2332[8]));
    defparam i7225_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n25443), .C(n23532), .D(r_TX_Bit_Count[6]), .Z(n25548));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7224_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_2332[7]));
    defparam i7224_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7219_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_2332[2]));
    defparam i7219_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7221_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_2332[4]));
    defparam i7221_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25548_bdd_4_lut (.A(n25548), 
            .B(n24909), .C(n23535), .D(r_TX_Bit_Count[6]), .Z(n23595));
    defparam n25548_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[326]), .C(r_TX_Byte[327]), .D(r_TX_Bit_Count[1]), 
            .Z(n25542));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7223_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_2332[6]));
    defparam i7223_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25542_bdd_4_lut (.A(n25542), 
            .B(r_TX_Byte[325]), .C(r_TX_Byte[324]), .D(r_TX_Bit_Count[1]), 
            .Z(n23597));
    defparam n25542_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7220_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_2332[3]));
    defparam i7220_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[182]), .C(r_TX_Byte[183]), .D(r_TX_Bit_Count[1]), 
            .Z(n25536));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25536_bdd_4_lut (.A(n25536), 
            .B(r_TX_Byte[181]), .C(r_TX_Byte[180]), .D(r_TX_Bit_Count[1]), 
            .Z(n25539));
    defparam n25536_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n14710));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n25095), .C(n23543), .D(r_TX_Bit_Count[3]), .Z(n25530));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25530_bdd_4_lut (.A(n25530), 
            .B(n23528), .C(n25071), .D(r_TX_Bit_Count[3]), .Z(n25533));
    defparam n25530_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n25524));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7222_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_2332[5]));
    defparam i7222_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25068_bdd_4_lut (.A(n25068), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n25071));
    defparam n25068_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25524_bdd_4_lut (.A(n25524), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n23606));
    defparam n25524_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n24975), .C(n23477), .D(r_TX_Bit_Count[3]), .Z(n25062));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n23520), .C(n23553), .D(r_TX_Bit_Count[6]), .Z(n25518));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25062_bdd_4_lut (.A(n25062), 
            .B(n23468), .C(n24957), .D(r_TX_Bit_Count[3]), .Z(n25065));
    defparam n25062_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n24990));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n25056));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i7213_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_2332[1]));
    defparam i7213_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25518_bdd_4_lut (.A(n25518), 
            .B(n24915), .C(n23604), .D(r_TX_Bit_Count[6]), .Z(n23610));
    defparam n25518_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n25512));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25512_bdd_4_lut (.A(n25512), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n25515));
    defparam n25512_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n25506));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25506_bdd_4_lut (.A(n25506), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n23615));
    defparam n25506_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n25500));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25500_bdd_4_lut (.A(n25500), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n23618));
    defparam n25500_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n25185), .C(n23588), .D(r_TX_Bit_Count[3]), .Z(n25494));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25494_bdd_4_lut (.A(n25494), 
            .B(n23585), .C(n25179), .D(r_TX_Bit_Count[3]), .Z(n23621));
    defparam n25494_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n25488));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24990_bdd_4_lut (.A(n24990), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n24993));
    defparam n24990_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25056_bdd_4_lut (.A(n25056), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n25059));
    defparam n25056_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25488_bdd_4_lut (.A(n25488), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n25491));
    defparam n25488_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24906_bdd_4_lut (.A(n24906), 
            .B(n23718), .C(n23715), .D(r_TX_Bit_Count[4]), .Z(n24909));
    defparam n24906_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n25482));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25482_bdd_4_lut (.A(n25482), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n25485));
    defparam n25482_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n24984));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n24963), .C(n23471), .D(r_TX_Bit_Count[5]), .Z(n25476));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25476_bdd_4_lut (.A(n25476), 
            .B(n25359), .C(n25317), .D(r_TX_Bit_Count[5]), .Z(n25479));
    defparam n25476_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24984_bdd_4_lut (.A(n24984), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n24987));
    defparam n24984_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n25470));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25470_bdd_4_lut (.A(n25470), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n23633));
    defparam n25470_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n25464));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n23644), .C(n23645), .D(r_TX_Bit_Count[3]), .Z(n25050));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25050_bdd_4_lut (.A(n25050), 
            .B(n23636), .C(n23635), .D(r_TX_Bit_Count[3]), .Z(n25053));
    defparam n25050_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n24978));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25464_bdd_4_lut (.A(n25464), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n23636));
    defparam n25464_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n25458));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25458_bdd_4_lut (.A(n25458), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n25461));
    defparam n25458_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24978_bdd_4_lut (.A(n24978), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n24981));
    defparam n24978_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n25044));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[14]), .C(r_TX_Byte[15]), .D(r_TX_Bit_Count[1]), 
            .Z(n25452));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25452_bdd_4_lut (.A(n25452), 
            .B(r_TX_Byte[13]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[1]), 
            .Z(n25455));
    defparam n25452_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[366]), .C(r_TX_Byte[367]), .D(r_TX_Bit_Count[1]), 
            .Z(n25446));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25446_bdd_4_lut (.A(n25446), 
            .B(r_TX_Byte[365]), .C(r_TX_Byte[364]), .D(r_TX_Bit_Count[1]), 
            .Z(n23639));
    defparam n25446_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_4  (.A(r_TX_Bit_Count[3]), 
            .B(n23697), .C(n23499), .D(r_TX_Bit_Count[4]), .Z(n25440));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25440_bdd_4_lut (.A(n25440), 
            .B(n23688), .C(n24891), .D(r_TX_Bit_Count[4]), .Z(n25443));
    defparam n25440_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n25434));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25434_bdd_4_lut (.A(n25434), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n25437));
    defparam n25434_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25044_bdd_4_lut (.A(n25044), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n25047));
    defparam n25044_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n24972));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24972_bdd_4_lut (.A(n24972), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n24975));
    defparam n24972_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_4  (.A(r_TX_Bit_Count[4]), 
            .B(n25131), .C(n23561), .D(r_TX_Bit_Count[5]), .Z(n25422));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25422_bdd_4_lut (.A(n25422), 
            .B(n23546), .C(n25101), .D(r_TX_Bit_Count[5]), .Z(n25425));
    defparam n25422_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n25038));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[22]), .C(r_TX_Byte[23]), .D(r_TX_Bit_Count[1]), 
            .Z(n25416));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25038_bdd_4_lut (.A(n25038), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n25041));
    defparam n25038_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25416_bdd_4_lut (.A(n25416), 
            .B(r_TX_Byte[21]), .C(r_TX_Byte[20]), .D(r_TX_Bit_Count[1]), 
            .Z(n25419));
    defparam n25416_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n24966));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24966_bdd_4_lut (.A(n24966), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n24969));
    defparam n24966_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_8  (.A(r_TX_Bit_Count[1]), 
            .B(n26), .C(n27), .D(r_TX_Bit_Count[2]), .Z(n25410));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25410_bdd_4_lut (.A(n25410), 
            .B(n24), .C(n23), .D(r_TX_Bit_Count[2]), .Z(n25413));
    defparam n25410_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n25404));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n25032));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25404_bdd_4_lut (.A(n25404), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n23711));
    defparam n25404_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n25398));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25398_bdd_4_lut (.A(n25398), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n23645));
    defparam n25398_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_7  (.A(r_TX_Bit_Count[1]), 
            .B(n35), .C(n36), .D(r_TX_Bit_Count[2]), .Z(n25392));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25392_bdd_4_lut (.A(n25392), 
            .B(n33), .C(n32), .D(r_TX_Bit_Count[2]), .Z(n23715));
    defparam n25392_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_6  (.A(r_TX_Bit_Count[1]), 
            .B(n42), .C(n43), .D(r_TX_Bit_Count[2]), .Z(n25386));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25386_bdd_4_lut (.A(n25386), 
            .B(n40), .C(n39), .D(r_TX_Bit_Count[2]), .Z(n23718));
    defparam n25386_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_25 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n14677));
    defparam i1_2_lut_3_lut_adj_25.INIT = "0x0e0e";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_26 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n22384));
    defparam i1_2_lut_3_lut_adj_26.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n25380));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25380_bdd_4_lut (.A(n25380), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n25383));
    defparam n25380_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@6(71[5],106[12])" *) LUT4 i3962_2_lut_3_lut (.A(n3), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk), .Z(r_SPI_Clk_N_2555));
    defparam i3962_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7145_2_lut_3_lut (.A(n3), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count), .Z(r_Trailing_Edge_N_2556));
    defparam i7145_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25032_bdd_4_lut (.A(n25032), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n25035));
    defparam n25032_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n23638), .C(n23639), .D(r_TX_Bit_Count[3]), .Z(n24960));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[374]), .C(r_TX_Byte[375]), .D(r_TX_Bit_Count[1]), 
            .Z(n25368));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25368_bdd_4_lut (.A(n25368), 
            .B(r_TX_Byte[373]), .C(r_TX_Byte[372]), .D(r_TX_Bit_Count[1]), 
            .Z(n25371));
    defparam n25368_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24960_bdd_4_lut (.A(n24960), 
            .B(n23633), .C(n23632), .D(r_TX_Bit_Count[3]), .Z(n24963));
    defparam n24960_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n25026));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25026_bdd_4_lut (.A(n25026), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n25029));
    defparam n25026_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n24954));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24954_bdd_4_lut (.A(n24954), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n24957));
    defparam n24954_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n25020));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n25362));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25362_bdd_4_lut (.A(n25362), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n25365));
    defparam n25362_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n25239), .C(n23618), .D(r_TX_Bit_Count[3]), .Z(n25356));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n24948));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25020_bdd_4_lut (.A(n25020), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n25023));
    defparam n25020_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25356_bdd_4_lut (.A(n25356), 
            .B(n23615), .C(n25233), .D(r_TX_Bit_Count[3]), .Z(n25359));
    defparam n25356_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24948_bdd_4_lut (.A(n24948), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n24951));
    defparam n24948_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n4), .C(n5), .D(r_TX_Bit_Count[2]), .Z(n24900));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[18]), .C(r_TX_Byte[19]), .D(r_TX_Bit_Count[1]), 
            .Z(n25350));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n25014));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25350_bdd_4_lut (.A(n25350), 
            .B(r_TX_Byte[17]), .C(r_TX_Byte[16]), .D(r_TX_Bit_Count[1]), 
            .Z(n25353));
    defparam n25350_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24900_bdd_4_lut (.A(n24900), 
            .B(n2), .C(n1), .D(r_TX_Bit_Count[2]), .Z(n24903));
    defparam n24900_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n24942));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25014_bdd_4_lut (.A(n25014), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n25017));
    defparam n25014_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24942_bdd_4_lut (.A(n24942), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n24945));
    defparam n24942_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n25338));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25338_bdd_4_lut (.A(n25338), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n25341));
    defparam n25338_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n24936));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n25332));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25332_bdd_4_lut (.A(n25332), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n25335));
    defparam n25332_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24936_bdd_4_lut (.A(n24936), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n24939));
    defparam n24936_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n23631), .C(n23643), .D(r_TX_Bit_Count[8]), .Z(n24930));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n25326));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n25008));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25326_bdd_4_lut (.A(n25326), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n25329));
    defparam n25326_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24930_bdd_4_lut (.A(n24930), 
            .B(n23610), .C(n23595), .D(r_TX_Bit_Count[8]), .Z(n24933));
    defparam n24930_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n25320));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25320_bdd_4_lut (.A(n25320), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n25323));
    defparam n25320_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25008_bdd_4_lut (.A(n25008), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n25011));
    defparam n25008_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n25221), .C(n23606), .D(r_TX_Bit_Count[3]), .Z(n25314));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n67), .C(n68), .D(r_TX_Bit_Count[2]), .Z(n24888));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25314_bdd_4_lut (.A(n25314), 
            .B(n23597), .C(n25197), .D(r_TX_Bit_Count[3]), .Z(n25317));
    defparam n25314_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n386), .C(n387), .D(r_TX_Bit_Count[2]), .Z(n24924));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n25308));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25308_bdd_4_lut (.A(n25308), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n25311));
    defparam n25308_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24924_bdd_4_lut (.A(n24924), 
            .B(n384), .C(n383), .D(r_TX_Bit_Count[2]), .Z(n24927));
    defparam n24924_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n20677), .CI0(n20677), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n27128), 
            .CI1(n27128), .CO0(n27128), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1124_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[370]), .C(r_TX_Byte[371]), .D(r_TX_Bit_Count[1]), 
            .Z(n25302));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25302_bdd_4_lut (.A(n25302), 
            .B(r_TX_Byte[369]), .C(r_TX_Byte[368]), .D(r_TX_Bit_Count[1]), 
            .Z(n25305));
    defparam n25302_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n209), .C(n210), .D(r_TX_Bit_Count[2]), .Z(n24918));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24918_bdd_4_lut (.A(n24918), 
            .B(n207), .C(n206), .D(r_TX_Bit_Count[2]), .Z(n24921));
    defparam n24918_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n25296));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7345_2_lut_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n15419));
    defparam i7345_2_lut_2_lut.INIT = "0x2222";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n20675), .CI0(n20675), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n27083), 
            .CI1(n27083), .CO0(n27083), .CO1(n20677), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n20673), .CI0(n20673), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n27080), 
            .CI1(n27080), .CO0(n27080), .CO1(n20675), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25296_bdd_4_lut (.A(n25296), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n25299));
    defparam n25296_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n20671), .CI0(n20671), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n27077), 
            .CI1(n27077), .CO0(n27077), .CO1(n20673), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n25290));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25290_bdd_4_lut (.A(n25290), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n23644));
    defparam n25290_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n25065), .C(n23525), .D(r_TX_Bit_Count[5]), .Z(n25284));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24888_bdd_4_lut (.A(n24888), 
            .B(n65), .C(n64), .D(r_TX_Bit_Count[2]), .Z(n24891));
    defparam n24888_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25284_bdd_4_lut (.A(n25284), 
            .B(n23507), .C(n23506), .D(r_TX_Bit_Count[5]), .Z(n25287));
    defparam n25284_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n23601), .C(n23613), .D(r_TX_Bit_Count[4]), .Z(n24912));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24912_bdd_4_lut (.A(n24912), 
            .B(n23574), .C(n23565), .D(r_TX_Bit_Count[4]), .Z(n24915));
    defparam n24912_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n25002));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[362]), .C(r_TX_Byte[363]), .D(r_TX_Bit_Count[1]), 
            .Z(n25278));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25278_bdd_4_lut (.A(n25278), 
            .B(r_TX_Byte[361]), .C(r_TX_Byte[360]), .D(r_TX_Bit_Count[1]), 
            .Z(n23638));
    defparam n25278_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n25272));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25002_bdd_4_lut (.A(n25002), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n25005));
    defparam n25002_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n23580), .C(n23628), .D(r_TX_Bit_Count[4]), .Z(n24906));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25272_bdd_4_lut (.A(n25272), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n23635));
    defparam n25272_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n25266));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25266_bdd_4_lut (.A(n25266), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n23632));
    defparam n25266_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n25245), .C(n23621), .D(r_TX_Bit_Count[5]), .Z(n25260));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25260_bdd_4_lut (.A(n25260), 
            .B(n23591), .C(n25191), .D(r_TX_Bit_Count[5]), .Z(n25263));
    defparam n25260_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n20669), .CI0(n20669), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n27074), 
            .CI1(n27074), .CO0(n27074), .CO1(n20671), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n25254));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25254_bdd_4_lut (.A(n25254), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n25257));
    defparam n25254_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n27071), .CI1(n27071), .CO0(n27071), .CO1(n20669), 
            .S1(n62[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n25248));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25248_bdd_4_lut (.A(n25248), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n25251));
    defparam n25248_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1125_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n20665), .CI0(n20665), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n27344), .CI1(n27344), .CO0(n27344), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1125_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n25149), .C(n23570), .D(r_TX_Bit_Count[3]), .Z(n25242));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n20663), .CI0(n20663), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n27341), .CI1(n27341), .CO0(n27341), .CO1(n20665), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1125_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25242_bdd_4_lut (.A(n25242), 
            .B(n23567), .C(n25143), .D(r_TX_Bit_Count[3]), .Z(n25245));
    defparam n25242_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n25236));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25236_bdd_4_lut (.A(n25236), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n25239));
    defparam n25236_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n25230));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25230_bdd_4_lut (.A(n25230), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n25233));
    defparam n25230_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n25224));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25224_bdd_4_lut (.A(n25224), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n25227));
    defparam n25224_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1125_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n20661), .CI0(n20661), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n27338), .CI1(n27338), .CO0(n27338), .CO1(n20663), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1125_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_1125_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n20659), .CI0(n20659), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n27335), .CI1(n27335), .CO0(n27335), .CO1(n20661), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1125_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n25218));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n27095), 
        .CI1(n27095), .CO0(n27095), .CO1(n20659), .S1(n52[0]));
    defparam sub_1125_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25218_bdd_4_lut (.A(n25218), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n25221));
    defparam n25218_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n25011), .C(n23495), .D(r_TX_Bit_Count[3]), .Z(n25212));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25212_bdd_4_lut (.A(n25212), 
            .B(n23474), .C(n24969), .D(r_TX_Bit_Count[3]), .Z(n25215));
    defparam n25212_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[178]), .C(r_TX_Byte[179]), .D(r_TX_Bit_Count[1]), 
            .Z(n25206));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25206_bdd_4_lut (.A(n25206), 
            .B(r_TX_Byte[177]), .C(r_TX_Byte[176]), .D(r_TX_Bit_Count[1]), 
            .Z(n25209));
    defparam n25206_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[322]), .C(r_TX_Byte[323]), .D(r_TX_Bit_Count[1]), 
            .Z(n25194));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25194_bdd_4_lut (.A(n25194), 
            .B(r_TX_Byte[321]), .C(r_TX_Byte[320]), .D(r_TX_Bit_Count[1]), 
            .Z(n25197));
    defparam n25194_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n25089), .C(n23540), .D(r_TX_Bit_Count[3]), .Z(n25188));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25188_bdd_4_lut (.A(n25188), 
            .B(n23537), .C(n25083), .D(r_TX_Bit_Count[3]), .Z(n25191));
    defparam n25188_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[314]), .C(r_TX_Byte[315]), .D(r_TX_Bit_Count[1]), 
            .Z(n25182));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25182_bdd_4_lut (.A(n25182), 
            .B(r_TX_Byte[313]), .C(r_TX_Byte[312]), .D(r_TX_Bit_Count[1]), 
            .Z(n25185));
    defparam n25182_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n25176));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25176_bdd_4_lut (.A(n25176), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n25179));
    defparam n25176_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n25170));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25170_bdd_4_lut (.A(n25170), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n25173));
    defparam n25170_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n25164));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25164_bdd_4_lut (.A(n25164), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n25167));
    defparam n25164_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n25158));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25158_bdd_4_lut (.A(n25158), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n23575));
    defparam n25158_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n25152));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25152_bdd_4_lut (.A(n25152), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n25155));
    defparam n25152_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n25146));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25146_bdd_4_lut (.A(n25146), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n25149));
    defparam n25146_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n15419), 
            .SP(n15420), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12649_3_lut (.A(n25257), 
            .B(n25485), .C(r_TX_Bit_Count[2]), .Z(n23628));
    defparam i12649_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12601_3_lut (.A(n25167), 
            .B(n25581), .C(r_TX_Bit_Count[2]), .Z(n23580));
    defparam i12601_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12586_3_lut (.A(n25137), 
            .B(n25611), .C(r_TX_Bit_Count[2]), .Z(n23565));
    defparam i12586_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n25140));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25140_bdd_4_lut (.A(n25140), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n25143));
    defparam n25140_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n25134));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12595_3_lut (.A(n25155), 
            .B(n25593), .C(r_TX_Bit_Count[2]), .Z(n23574));
    defparam i12595_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25134_bdd_4_lut (.A(n25134), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n25137));
    defparam n25134_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12634_3_lut (.A(n25227), 
            .B(n25515), .C(r_TX_Bit_Count[2]), .Z(n23613));
    defparam i12634_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12622_3_lut (.A(n25209), 
            .B(n25539), .C(r_TX_Bit_Count[2]), .Z(n23601));
    defparam i12622_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B)))" *) LUT4 i7559_1_lut_2_lut (.A(int_STM32_TX_DV), 
            .B(n3), .Z(w_Master_Ready_N_2552));
    defparam i7559_1_lut_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n23710), .C(n23711), .D(r_TX_Bit_Count[3]), .Z(n25128));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12527_3_lut (.A(n24927), 
            .B(n25827), .C(r_TX_Bit_Count[3]), .Z(n23506));
    defparam i12527_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25128_bdd_4_lut (.A(n25128), 
            .B(n23513), .C(n25041), .D(r_TX_Bit_Count[3]), .Z(n25131));
    defparam n25128_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n25122));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25122_bdd_4_lut (.A(n25122), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n25125));
    defparam n25122_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n25116));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25116_bdd_4_lut (.A(n25116), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n23554));
    defparam n25116_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i64_3_lut (.A(r_TX_Byte[64]), 
            .B(r_TX_Byte[65]), .C(r_TX_Bit_Count[0]), .Z(n64));
    defparam Mux_49_i64_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n25005), .C(n23492), .D(r_TX_Bit_Count[3]), .Z(n25110));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25110_bdd_4_lut (.A(n25110), 
            .B(n23483), .C(n24987), .D(r_TX_Bit_Count[3]), .Z(n25113));
    defparam n25110_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n25104));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i65_3_lut (.A(r_TX_Byte[66]), 
            .B(r_TX_Byte[67]), .C(r_TX_Bit_Count[0]), .Z(n65));
    defparam Mux_49_i65_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n24996));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25104_bdd_4_lut (.A(n25104), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n25107));
    defparam n25104_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n25023), .C(n23501), .D(r_TX_Bit_Count[3]), .Z(n25098));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25098_bdd_4_lut (.A(n25098), 
            .B(n23489), .C(n24999), .D(r_TX_Bit_Count[3]), .Z(n25101));
    defparam n25098_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n25092));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25092_bdd_4_lut (.A(n25092), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n25095));
    defparam n25092_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7175_2_lut_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n15397));
    defparam i7175_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=1) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=1) (input n2960, input pll_clk_int, 
            input o_reset_c, output o_RHD_RX_DV, input n1178, input maxfan_replicated_net_999, 
            output n20050, input n59, input int_RHD_TX_DV, output n2705, 
            output int_RHD_SPI_CS_n, input maxfan_replicated_net_1480, input n20055, 
            input int_RHD_SPI_MISO, input [15:0]int_RHD_TX_Byte, output int_RHD_SPI_Clk, 
            output int_RHD_SPI_MOSI, input GND_net, input VCC_net, input int_FIFO_RE, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    (* lineinfo="@4(71[5],71[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    (* lineinfo="@4(47[5],47[16])" *) wire [31:0]o_FIFO_Data;
    
    wire o_FIFO_WE;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_WE (.D(o_RHD_RX_DV), 
            .SP(n1178), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(o_RHD_RX_Byte_Falling[15]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(o_RHD_RX_Byte_Falling[14]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(o_RHD_RX_Byte_Falling[13]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(o_RHD_RX_Byte_Falling[12]), 
            .SP(n2960), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(o_RHD_RX_Byte_Falling[11]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(o_RHD_RX_Byte_Falling[10]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(o_RHD_RX_Byte_Falling[9]), 
            .SP(n2960), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(o_RHD_RX_Byte_Falling[8]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(o_RHD_RX_Byte_Falling[7]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(o_RHD_RX_Byte_Falling[6]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(o_RHD_RX_Byte_Falling[5]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(o_RHD_RX_Byte_Falling[4]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(o_RHD_RX_Byte_Falling[3]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(o_RHD_RX_Byte_Falling[2]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(o_RHD_RX_Byte_Falling[1]), 
            .SP(n2960), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* lineinfo="@3(128[21],128[34])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16) SPI_Master_CS_1 (pll_clk_int, 
            o_reset_c, n20050, n59, maxfan_replicated_net_999, int_RHD_TX_DV, 
            n2705, int_RHD_SPI_CS_n, maxfan_replicated_net_1480, n20055, 
            int_RHD_SPI_MISO, {o_RHD_RX_Byte_Falling}, {int_RHD_TX_Byte}, 
            o_RHD_RX_DV, int_RHD_SPI_Clk, int_RHD_SPI_MOSI, GND_net, 
            VCC_net);
    (* lineinfo="@3(151[12],151[32])" *) FIFO_MEM FIFO_1 (int_FIFO_RE, o_FIFO_WE, 
            pll_clk_int, o_reset_c, maxfan_replicated_net_1480, maxfan_replicated_net_999, 
            \int_FIFO_Q[0] , {int_FIFO_COUNT}, o_FIFO_Data[0], o_FIFO_Data[1], 
            o_FIFO_Data[2], o_FIFO_Data[3], o_FIFO_Data[4], o_FIFO_Data[5], 
            o_FIFO_Data[6], o_FIFO_Data[7], o_FIFO_Data[8], o_FIFO_Data[9], 
            o_FIFO_Data[10], o_FIFO_Data[11], o_FIFO_Data[12], o_FIFO_Data[13], 
            o_FIFO_Data[14], o_FIFO_Data[15], VCC_net, GND_net, \int_FIFO_Q[1] , 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=369, LSE_RLINE=369, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(o_RHD_RX_Byte_Falling[0]), 
            .SP(n2960), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16) (input pll_clk_int, 
            input o_reset_c, output n20050, input n59, input maxfan_replicated_net_999, 
            input int_RHD_TX_DV, output n2705, output int_RHD_SPI_CS_n, 
            input maxfan_replicated_net_1480, input n20055, input int_RHD_SPI_MISO, 
            output [15:0]o_RHD_RX_Byte_Falling, input [15:0]int_RHD_TX_Byte, 
            output o_RHD_RX_DV, output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI, 
            input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    wire n21704, n14659;
    (* lineinfo="@7(81[10],81[29])" *) wire [2:0]r_CS_Inactive_Count;
    wire [3:0]n2701;
    
    wire n14671, n56;
    wire [2:0]r_CS_Inactive_Count_2__N_1801;
    
    wire int_RHD_TX_Ready_N_2545, n12504;
    (* lineinfo="@7(82[10],82[20])" *) wire [4:0]r_TX_Count;
    wire [4:0]n32;
    
    wire n2745, n14680, n71, n20495, n12502, n12500, n6, n20057, 
        n20047, w_Master_Ready, n2, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(n56), 
            .SP(n14659), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "SET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C)+!B (C+(D)))))", lineinfo="@7(83[10],83[24])" *) LUT4 i1_4_lut (.A(n2701[2]), 
            .B(n2701[1]), .C(n20050), .D(n59), .Z(n14671));
    defparam i1_4_lut.INIT = "0x5150";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_2__N_1801[1]), 
            .SP(n14659), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n12504), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n2705));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@4(537[3],656[10])" *) LUT4 i1120_1_lut (.A(int_RHD_TX_DV), 
            .Z(int_RHD_TX_Ready_N_2545));
    defparam i1120_1_lut.INIT = "0x5555";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1653__i0 (.D(n32[0]), 
            .SP(n14671), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1653__i0.REGSET = "RESET";
    defparam r_TX_Count_1653__i0.SRMODE = "ASYNC";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i1_3_lut (.A(n20050), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i1_3_lut.INIT = "0x2828";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n2745), 
            .SP(n14680), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n12502), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n2701[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@7(154[7],185[16])" *) LUT4 i1_4_lut_adj_18 (.A(n2701[2]), 
            .B(n2705), .C(n71), .D(n59), .Z(n12504));
    defparam i1_4_lut_adj_18.INIT = "0x0ace";
    (* lut_function="(A (B (C)+!B !(C+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i1_4_lut_adj_19 (.A(n2701[2]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[2]), 
            .Z(r_CS_Inactive_Count_2__N_1801[1]));
    defparam i1_4_lut_adj_19.INIT = "0x8280";
    (* lut_function="((B (C)+!B (C (D)))+!A)", lineinfo="@7(154[7],185[16])" *) LUT4 i1_4_lut_adj_20 (.A(n2701[2]), 
            .B(r_CS_Inactive_Count[0]), .C(r_CS_Inactive_Count[2]), .D(r_CS_Inactive_Count[1]), 
            .Z(n56));
    defparam i1_4_lut_adj_20.INIT = "0xf5d5";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_4_lut_adj_21 (.A(n20050), 
            .B(r_TX_Count[4]), .C(r_TX_Count[3]), .D(n20495), .Z(n32[4]));
    defparam i1_4_lut_adj_21.INIT = "0x8882";
    (* lut_function="(A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_22 (.A(n20050), 
            .B(r_TX_Count[3]), .C(n20495), .Z(n32[3]));
    defparam i1_3_lut_adj_22.INIT = "0x8282";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n12500), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(n2701[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1653__i1 (.D(n32[1]), 
            .SP(n14671), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1653__i1.REGSET = "RESET";
    defparam r_TX_Count_1653__i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@7(82[10],82[20])" *) LUT4 i1_2_lut (.A(r_TX_Count[1]), 
            .B(r_TX_Count[3]), .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(82[10],82[20])" *) LUT4 i4_4_lut (.A(r_TX_Count[2]), 
            .B(r_TX_Count[0]), .C(r_TX_Count[4]), .D(n6), .Z(n20057));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1653__i2 (.D(n32[2]), 
            .SP(n14671), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1653__i2.REGSET = "RESET";
    defparam r_TX_Count_1653__i2.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1653__i3 (.D(n32[3]), 
            .SP(n14671), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1653__i3.REGSET = "RESET";
    defparam r_TX_Count_1653__i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1653__i4 (.D(n32[4]), 
            .SP(n14671), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1653__i4.REGSET = "RESET";
    defparam r_TX_Count_1653__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut_adj_23 (.A(n2701[2]), 
            .B(n20047), .C(n71), .Z(n12500));
    defparam i1_3_lut_adj_23.INIT = "0xecec";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@7(83[10],83[24])" *) LUT4 i94_4_lut (.A(n20055), 
            .B(w_Master_Ready), .C(n2701[1]), .D(n20057), .Z(n12502));
    defparam i94_4_lut.INIT = "0xfaba";
    (* lut_function="(A+(B+(C)))", lineinfo="@7(147[5],186[12])" *) LUT4 i1_2_lut_3_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[2]), .C(r_CS_Inactive_Count[0]), .Z(n71));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A ((D)+!C)+!A (((D)+!C)+!B)))", lineinfo="@7(147[5],186[12])" *) LUT4 i2_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[2]), .C(n2701[2]), .D(r_CS_Inactive_Count[0]), 
            .Z(n21704));
    defparam i2_3_lut_4_lut.INIT = "0x00e0";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@7(167[31],167[41])" *) LUT4 i1_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2), .C(r_TX_Count[2]), .D(n20050), .Z(n32[2]));
    defparam i1_3_lut_4_lut.INIT = "0xe100";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i10371_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n20495));
    defparam i10371_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(w_Master_Ready), 
            .B(n20057), .C(n2701[1]), .D(n2701[2]), .Z(n14659));
    defparam i1_2_lut_4_lut.INIT = "0xff20";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i1_3_lut_4_lut_adj_24 (.A(n20050), 
            .B(r_TX_Count[1]), .C(int_RHD_TX_DV), .D(r_TX_Count[0]), .Z(n32[1]));
    defparam i1_3_lut_4_lut_adj_24.INIT = "0x8828";
    (* lut_function="((B)+!A)", lineinfo="@7(167[31],167[41])" *) LUT4 i10356_2_lut_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i10356_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_3_lut_3_lut (.A(int_RHD_TX_DV), 
            .B(n2701[1]), .C(int_RHD_SPI_CS_n), .Z(n2745));
    defparam i1_3_lut_3_lut.INIT = "0xdcdc";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=1) SPI_Master_1 (w_Master_Ready, 
            pll_clk_int, o_reset_c, int_RHD_SPI_MISO, {o_RHD_RX_Byte_Falling}, 
            maxfan_replicated_net_999, {int_RHD_TX_Byte}, int_RHD_TX_DV, 
            o_RHD_RX_DV, maxfan_replicated_net_1480, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI, int_RHD_TX_Ready_N_2545, n2701[1], n20057, 
            n20050, n2701[2], n14680, n20047, GND_net, VCC_net);
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(n21704), 
            .SP(n14659), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1) 
//

module \SPI_Master(clks_per_half_bit=1) (output w_Master_Ready, input pll_clk_int, 
            input o_reset_c, input int_RHD_SPI_MISO, output [15:0]o_RHD_RX_Byte_Falling, 
            input maxfan_replicated_net_999, input [15:0]int_RHD_TX_Byte, 
            input int_RHD_TX_DV, output o_RHD_RX_DV, input maxfan_replicated_net_1480, 
            output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI, input int_RHD_TX_Ready_N_2545, 
            input n2704, input n20057, output n20050, input n2703, output n14680, 
            output n20047, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    wire w_Master_Ready_N_2553, n5, n14489, n15434, n15445;
    (* lineinfo="@6(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire r_TX_DV, r_Trailing_Edge;
    wire [3:0]r_TX_Bit_Count_3__N_2368;
    (* lineinfo="@6(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n15444, n15443, r_SPI_Clk_Count, n3, n66, n14675, n25347, 
        n25431, n23703, n21698, n25203, n133, n150, n3014, n6;
    (* lineinfo="@6(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n21732, o_RHD_RX_DV_N_2542, r_Leading_Edge, n15442, n12581, 
        r_SPI_Clk, r_Leading_Edge_N_2559, r_Trailing_Edge_N_2560, r_SPI_Clk_N_2558, 
        n5_adj_2570, n15399, n15428;
    (* lineinfo="@6(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n15427, n15425, n5_adj_2571, n17144, n12726, n4, n6_adj_2572, 
        n12751, n6_adj_2573, n14532, n12749, n12745;
    wire [5:0]n37;
    wire [5:0]r_SPI_Clk_Edges_5__N_2341;
    
    wire n15423, n14729, n12747, n14741, n15421, n14505, n14528, 
        n14524, n25428, n10, n25344, n20685, n27347, n20683, n27122, 
        n15446, n15447, n15448, n6_adj_2574, n15449, n15450, n15451, 
        n15452, n20681, n27119, n27116, n17142, n15453, n15454, 
        n15455, n15456, n8, n9, n11, n25200, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n15445), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5646_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[0]), .C(n5), .D(n14489), .Z(n15434));
    defparam i5646_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_RHD_TX_Byte[0]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i7236_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_2368[0]));
    defparam i7236_4_lut.INIT = "0xcdce";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n15444), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n15443), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n15442), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(84[7],105[14])" *) LUT4 i2223_2_lut (.A(r_SPI_Clk_Count), 
            .B(n3), .Z(n66));
    defparam i2223_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n14675));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12724_3_lut (.A(n25347), 
            .B(n25431), .C(r_TX_Bit_Count[2]), .Z(n23703));
    defparam i12724_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i3_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[2]), .C(r_TX_Bit_Count[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n21698));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i76707_i1_3_lut (.A(n23703), 
            .B(n25203), .C(r_TX_Bit_Count[3]), .Z(n133));
    defparam i76707_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i55_4_lut (.A(n133), 
            .B(r_TX_Byte[15]), .C(n21698), .D(r_TX_DV), .Z(n150));
    defparam i55_4_lut.INIT = "0xccca";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(159[5],175[12])" *) LUT4 i3_4_lut_adj_10 (.A(n5), 
            .B(n3014), .C(n6), .D(r_RX_Bit_Count[0]), .Z(n21732));
    defparam i3_4_lut_adj_10.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@6(153[3],176[10])" *) LUT4 i7176_3_lut (.A(o_RHD_RX_DV), 
            .B(w_Master_Ready), .C(n21732), .Z(o_RHD_RX_DV_N_2542));
    defparam i7176_3_lut.INIT = "0x2323";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_Trailing_Edge), .B(r_Leading_Edge), 
            .Z(n3014));
    defparam i1_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n12581), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_2368[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(r_Leading_Edge_N_2559), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2560), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2542), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n150), 
            .SP(n14675), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n66), 
            .SP(int_RHD_TX_Ready_N_2545), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2558), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n15399), 
            .SP(n15428), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_243_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2570));
    defparam equal_243_i5_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n15427), 
            .SP(n15428), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n15425), 
            .SP(n15428), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n15434), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5654_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[1]), .C(n5_adj_2570), .D(n14489), 
            .Z(n15442));
    defparam i5654_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_RHD_TX_Byte[1]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_250_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2571));
    defparam equal_250_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5655_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[2]), .C(n5_adj_2571), .D(n14489), 
            .Z(n15443));
    defparam i5655_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_256_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_256_i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i7296_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n17144));
    defparam i7296_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5656_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[3]), .C(n17144), .D(n14489), .Z(n15444));
    defparam i5656_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i7245_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n12726), .C(r_TX_Bit_Count[2]), .D(n4), .Z(r_TX_Bit_Count_3__N_2368[3]));
    defparam i7245_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))" *) LUT4 i2042_2_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .Z(n4));
    defparam i2042_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@6(135[7],145[14])" *) LUT4 i3672_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n12726));
    defparam i3672_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i7251_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2572), 
            .Z(n12751));
    defparam i7251_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_256_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_256_i5_2_lut.INIT = "0xeeee";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_250_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2573));
    defparam equal_250_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5657_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[4]), .C(n6_adj_2573), .D(n14532), 
            .Z(n15445));
    defparam i5657_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i7250_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2572), .Z(n12749));
    defparam i7250_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i7246_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n12745));
    defparam i7246_3_lut.INIT = "0xeded";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_RHD_TX_Byte[2]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_RHD_TX_Byte[3]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i7460_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_2341[5]));
    defparam i7460_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_RHD_TX_Byte[4]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_RHD_TX_Byte[5]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_RHD_TX_Byte[6]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_RHD_TX_Byte[7]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_RHD_TX_Byte[8]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_RHD_TX_Byte[9]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_RHD_TX_Byte[10]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_RHD_TX_Byte[11]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_RHD_TX_Byte[12]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_RHD_TX_Byte[13]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_RHD_TX_Byte[14]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_RHD_TX_Byte[15]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_2341[5]), 
            .SP(n15428), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n15423), 
            .SP(n15428), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n12745), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n12747), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n12749), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i2_3_lut (.A(n2704), 
            .B(n20057), .C(w_Master_Ready), .Z(n20050));
    defparam i2_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n12751), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_2368[1]), 
            .SP(n14741), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_2368[2]), 
            .SP(n14741), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_2368[3]), 
            .SP(n14741), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n15421), 
            .SP(n15428), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n15456), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i7247_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n12747));
    defparam i7247_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2002_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2572));
    defparam i2002_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut_4_lut (.A(w_Master_Ready), 
            .B(n20057), .C(n2704), .D(n2703), .Z(n14680));
    defparam i1_3_lut_4_lut.INIT = "0x002f";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut (.A(w_Master_Ready), 
            .B(n20057), .C(n2704), .Z(n20047));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5_adj_2570), .Z(n14505));
    defparam i1_2_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_11 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5_adj_2571), .Z(n14528));
    defparam i1_2_lut_4_lut_adj_11.INIT = "0xfffd";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_12 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n17144), .Z(n14524));
    defparam i1_2_lut_4_lut_adj_12.INIT = "0xfdff";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_13 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n6), .Z(n14489));
    defparam i1_2_lut_4_lut_adj_13.INIT = "0xfffd";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_14 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5), .Z(n14532));
    defparam i1_2_lut_4_lut_adj_14.INIT = "0xfffd";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n25428));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25428_bdd_4_lut (.A(n25428), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n25431));
    defparam n25428_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .Z(n3));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_15 (.A(n3), .B(int_RHD_TX_DV), 
            .Z(n15428));
    defparam i1_2_lut_adj_15.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@6(71[5],106[12])" *) LUT4 i3922_2_lut_3_lut (.A(n3), 
            .B(int_RHD_TX_DV), .C(r_SPI_Clk), .Z(r_SPI_Clk_N_2558));
    defparam i3922_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7331_2_lut_3_lut (.A(n3), 
            .B(int_RHD_TX_DV), .C(r_SPI_Clk_Count), .Z(r_Trailing_Edge_N_2560));
    defparam i7331_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7146_2_lut_3_lut (.A(n3), 
            .B(int_RHD_TX_DV), .C(r_SPI_Clk_Count), .Z(r_Leading_Edge_N_2559));
    defparam i7146_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n25344));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25344_bdd_4_lut (.A(n25344), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n25347));
    defparam n25344_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n20685), .CI0(n20685), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27347), .CI1(n27347), 
            .CO0(n27347), .S0(n37[5]));
    defparam sub_132_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n20683), .CI0(n20683), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n27122), 
            .CI1(n27122), .CO0(n27122), .CO1(n20685), .S0(n37[3]), .S1(n37[4]));
    defparam sub_132_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5658_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[5]), .C(n6_adj_2573), .D(n14505), 
            .Z(n15446));
    defparam i5658_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5659_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[6]), .C(n6_adj_2573), .D(n14528), 
            .Z(n15447));
    defparam i5659_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5660_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[7]), .C(n6_adj_2573), .D(n14524), 
            .Z(n15448));
    defparam i5660_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5661_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[8]), .C(n6_adj_2574), .D(n14532), 
            .Z(n15449));
    defparam i5661_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5662_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[9]), .C(n6_adj_2574), .D(n14505), 
            .Z(n15450));
    defparam i5662_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5663_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[10]), .C(n6_adj_2574), .D(n14528), 
            .Z(n15451));
    defparam i5663_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_245_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2574));
    defparam equal_245_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5664_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[11]), .C(n6_adj_2574), .D(n14524), 
            .Z(n15452));
    defparam i5664_4_lut.INIT = "0xccca";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n20681), .CI0(n20681), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n27119), 
            .CI1(n27119), .CO0(n27119), .CO1(n20683), .S0(n37[1]), .S1(n37[2]));
    defparam sub_132_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n27116), .CI1(n27116), .CO0(n27116), .CO1(n20681), 
            .S1(n37[0]));
    defparam sub_132_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5665_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[12]), .C(n17142), .D(n14532), .Z(n15453));
    defparam i5665_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5666_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[13]), .C(n17142), .D(n14505), .Z(n15454));
    defparam i5666_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5667_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[14]), .C(n17142), .D(n14528), .Z(n15455));
    defparam i5667_4_lut.INIT = "0xccac";
    (* lut_function="(A (B))" *) LUT4 i7294_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n17142));
    defparam i7294_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5668_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[15]), .C(n17142), .D(n14524), .Z(n15456));
    defparam i5668_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_49_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B)))" *) LUT4 i7561_1_lut_2_lut (.A(n3), .B(int_RHD_TX_DV), 
            .Z(w_Master_Ready_N_2553));
    defparam i7561_1_lut_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_49_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_49_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(r_TX_Byte[14]), .D(r_TX_Bit_Count[2]), .Z(n25200));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n25200_bdd_4_lut (.A(n25200), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n25203));
    defparam n25200_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7461_2_lut_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n15423));
    defparam i7461_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_16 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n14729));
    defparam i1_2_lut_3_lut_adj_16.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i7243_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_2368[1]));
    defparam i7243_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_17 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n14741));
    defparam i1_2_lut_3_lut_adj_17.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n15455), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i7244_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4), .Z(r_TX_Bit_Count_3__N_2368[2]));
    defparam i7244_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7459_2_lut_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n15421));
    defparam i7459_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i7149_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n12581));
    defparam i7149_3_lut_4_lut.INIT = "0xddde";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n15454), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7233_2_lut_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n15399));
    defparam i7233_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n15453), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7463_2_lut_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n15427));
    defparam i7463_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n15452), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n15451), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i7462_2_lut_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n15425));
    defparam i7462_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n15450), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n15449), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n15448), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n15447), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n15446), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2553), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input int_FIFO_RE, input o_FIFO_WE, input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_1480, input maxfan_replicated_net_999, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , 
            input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , 
            input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , 
            input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , 
            input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , 
            input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , 
            input VCC_net, input GND_net, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1480, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1480, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1480, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1480, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1480, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1480, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(110[9],110[20])" *) wire pll_clk_int;
    (* lineinfo="@1(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@1(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire n7850, n12162;
    (* lineinfo="@1(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@1(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    
    wire n12522;
    wire [7:0]\MISC.diff_w_7__N_2388 ;
    
    wire empty_mem_r, rd_fifo_en_w, n11976, full_mem_r, wr_fifo_en_w, 
        n12158, n12160, n12154, n12156, n12150, n12152;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_2379;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire full_nxt_w, full_r, empty_nxt_w, empty_r;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_2387;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r , \mem_EBR.data_raw_r[0] , 
        n22893, n22927, n22931, n22948, n22933, n22339, n21730, 
        n5, n10, n8, n12, n22897, n22917, n12_adj_2569, n22956, 
        n15, n21695;
    (* lineinfo="@1(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire \mem_EBR.data_raw_r[1] , \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , 
        \mem_EBR.data_raw_r[4] , \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , 
        \mem_EBR.data_raw_r[7] , \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , 
        \mem_EBR.data_raw_r[10] , \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , 
        \mem_EBR.data_raw_r[13] , \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , 
        n20743, n27368, n20741, n27365, n20739, n27362, n27125, 
        n20736, n27359, n20734, n27356, n20732, n27353, n20730, 
        n27350, n27113, n20727, n27110, n20725, n27107, n20723, 
        n27104, n20721, n27101, n27098, VCC_net_2, GND_net_2;
    
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n7850), .Z(n12162));
    defparam mux_1639_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3677_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [1]));
    defparam i3677_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_6_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_6_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n7850), .Z(n11976));
    defparam mux_1639_i1_3_lut.INIT = "0x3535";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3469_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [0]));
    defparam i3469_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n7850), .Z(n12158));
    defparam mux_1639_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3681_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [3]));
    defparam i3681_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n7850), .Z(n12160));
    defparam mux_1639_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3679_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [2]));
    defparam i3679_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n7850), .Z(n12154));
    defparam mux_1639_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3685_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [5]));
    defparam i3685_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n7850), .Z(n12156));
    defparam mux_1639_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3683_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [4]));
    defparam i3683_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n7850), .Z(n12150));
    defparam mux_1639_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3689_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [7]));
    defparam i3689_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1639_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n7850), .Z(n12152));
    defparam mux_1639_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3687_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n12522), .Z(\MISC.diff_w_7__N_2388 [6]));
    defparam i3687_3_lut.INIT = "0xcaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[0] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[0] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12070_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n22893));
    defparam i12070_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i12103_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n22893), .C(wr_addr_r[0]), .Z(n22927));
    defparam i12103_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12107_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n22931));
    defparam i12107_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i12124_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n22927), .C(wr_addr_nxt_w_0__N_2379), .D(wr_addr_r[6]), 
            .Z(n22948));
    defparam i12124_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12109_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n22933));
    defparam i12109_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_2387), 
            .B(n22933), .C(n22948), .D(n22931), .Z(n22339));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n22339), 
            .B(empty_r), .C(o_FIFO_WE), .D(n21730), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_7 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_7.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n21730));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2387));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12074_4_lut (.A(wr_cmpaddr_p1_r[0]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_cmpaddr_r[0]), .D(rd_cmpaddr_r[4]), 
            .Z(n22897));
    defparam i12074_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12093_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[5]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[5]), 
            .Z(n22917));
    defparam i12093_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_8 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[1]), 
            .Z(n12_adj_2569));
    defparam i3_4_lut_adj_8.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i12132_4_lut (.A(n22917), 
            .B(wr_cmpaddr_p1_r[2]), .C(n22897), .D(rd_cmpaddr_r[2]), .Z(n22956));
    defparam i12132_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C+(D))+!B)))" *) LUT4 i6_4_lut_adj_9 (.A(wr_cmpaddr_p1_r[6]), 
            .B(n12_adj_2569), .C(rd_addr_nxt_w_0__N_2387), .D(rd_cmpaddr_r[6]), 
            .Z(n15));
    defparam i6_4_lut_adj_9.INIT = "0x0804";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n21730), .Z(n21695));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_2379), 
            .B(n21695), .C(n15), .D(n22956), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(pll_clk_int), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(pll_clk_int), .WE(wr_fifo_en_w), .RDATA15(\mem_EBR.data_raw_r[15] ), 
            .RDATA14(\mem_EBR.data_raw_r[14] ), .RDATA13(\mem_EBR.data_raw_r[13] ), 
            .RDATA12(\mem_EBR.data_raw_r[12] ), .RDATA11(\mem_EBR.data_raw_r[11] ), 
            .RDATA10(\mem_EBR.data_raw_r[10] ), .RDATA9(\mem_EBR.data_raw_r[9] ), 
            .RDATA8(\mem_EBR.data_raw_r[8] ), .RDATA7(\mem_EBR.data_raw_r[7] ), 
            .RDATA6(\mem_EBR.data_raw_r[6] ), .RDATA5(\mem_EBR.data_raw_r[5] ), 
            .RDATA4(\mem_EBR.data_raw_r[4] ), .RDATA3(\mem_EBR.data_raw_r[3] ), 
            .RDATA2(\mem_EBR.data_raw_r[2] ), .RDATA1(\mem_EBR.data_raw_r[1] ), 
            .RDATA0(\mem_EBR.data_raw_r[0] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2387), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n12522));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n7850));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2388 [6]), .C0(n12152), .D0(n20743), 
            .CI0(n20743), .A1(GND_net), .B1(\MISC.diff_w_7__N_2388 [7]), 
            .C1(n12150), .D1(n27368), .CI1(n27368), .CO0(n27368), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2388 [4]), .C0(n12156), .D0(n20741), 
            .CI0(n20741), .A1(GND_net), .B1(\MISC.diff_w_7__N_2388 [5]), 
            .C1(n12154), .D1(n27365), .CI1(n27365), .CO0(n27365), .CO1(n20743), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2388 [2]), .C0(n12160), .D0(n20739), 
            .CI0(n20739), .A1(GND_net), .B1(\MISC.diff_w_7__N_2388 [3]), 
            .C1(n12158), .D1(n27362), .CI1(n27362), .CO0(n27362), .CO1(n20741), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2388 [0]), .C0(n11976), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_2388 [1]), .C1(n12162), 
            .D1(n27125), .CI1(n27125), .CO0(n27125), .CO1(n20739), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n20736), .CI0(n20736), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27359), .CI1(n27359), 
            .CO0(n27359), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n20734), .CI0(n20734), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n27356), 
            .CI1(n27356), .CO0(n27356), .CO1(n20736), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n20732), .CI0(n20732), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n27353), 
            .CI1(n27353), .CO0(n27353), .CO1(n20734), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n20730), .CI0(n20730), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n27350), 
            .CI1(n27350), .CO0(n27350), .CO1(n20732), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n27113), .CI1(n27113), .CO0(n27113), .CO1(n20730), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n20727), .CI0(n20727), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n27110), .CI1(n27110), 
            .CO0(n27110), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n20725), .CI0(n20725), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n27107), 
            .CI1(n27107), .CO0(n27107), .CO1(n20727), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n20723), .CI0(n20723), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n27104), 
            .CI1(n27104), .CO0(n27104), .CO1(n20725), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n20721), .CI0(n20721), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n27101), 
            .CI1(n27101), .CO0(n27101), .CO1(n20723), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n27098), .CI1(n27098), .CO0(n27098), .CO1(n20721), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1480), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2379));
    defparam i5_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2379), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
