// Seed: 3423452338
module module_0 ();
  parameter id_1 = 1;
  assign id_2 = id_2;
  tri0 id_3 = -1;
endmodule
module module_1;
  wire id_1;
  always_comb return -1;
  id_2 :
  assert property (@(posedge 1 == id_2) 1'b0)
  else;
  wand id_3;
  parameter id_4 = 1;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  generate
    supply1 id_6 = id_2;
    wire id_7;
    assign id_3 = -1'h0;
  endgenerate
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    input logic id_2,
    output supply1 id_3,
    output supply0 id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7,
    input wand id_8,
    input logic id_9
);
  assign id_0 = 1;
  xnor primCall (id_0, id_1, id_11, id_2, id_6, id_8, id_9);
  assign id_3 = id_1 - 1;
  always id_7 = 1;
  wire id_11;
  initial id_5 <= id_6;
  assign id_5 = id_2;
  assign id_7 = id_6;
  module_0 modCall_1 ();
endmodule
