
       Lattice Mapping Report File for Design Module 'up_down_counter'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     rvl_test_impl1.ngd -o rvl_test_impl1_map.ncd -pr rvl_test_impl1.prf -mp
     rvl_test_impl1.mrp -lpf
     C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/rvl_test_impl1_synplify.lpf
     -lpf C:/Users/SEC29/Desktop/i2s_iot/rvl_test/rvl_test.lpf -c 0 -gui -msgset
     C:/Users/SEC29/Desktop/i2s_iot/rvl_test/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  03/15/17  12:18:43

Design Summary
--------------

   Number of registers:     21 out of  7485 (0%)
      PFU registers:           21 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        14 out of  3432 (0%)
      SLICEs as Logic/ROM:     14 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         26 out of  6864 (0%)
      Number used as logic LUTs:          4
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 207 (10%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net osc_clk: 4 loads, 0 rising, 4 falling (Driver: OSCH_inst )
     Net clk_c: 8 loads, 8 rising, 0 falling (Driver: clk )

                                    Page 1




Design:  up_down_counter                               Date:  03/15/17  12:18:43

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net reset_c: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_c: 9 loads
     Net out_c[0]: 3 loads
     Net count[0]: 2 loads
     Net count[2]: 2 loads
     Net count[3]: 2 loads
     Net out_c[14]: 2 loads
     Net out_c[1]: 2 loads
     Net out_c[2]: 2 loads
     Net out_c[3]: 2 loads
     Net out_c[4]: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| out[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[14]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[13]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[12]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[11]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[10]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[9]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[8]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[7]              | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  up_down_counter                               Date:  03/15/17  12:18:43

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| out[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal reset_c_i was merged into signal reset_c
Signal clk.CN was merged into signal osc_clk
Signal GND undriven or does not drive anything - clipped.
Signal count_cry_0_COUT[3] undriven or does not drive anything - clipped.
Signal un3_out_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un3_out_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un3_out_cry_13_0_COUT undriven or does not drive anything - clipped.
Signal count_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal OSCH_inst_SEDSTDBY undriven or does not drive anything - clipped.
Block reset_c_i was optimized away.
Block clk.CN was optimized away.
Block GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_clk
  OSC Nominal Frequency (MHz):                      16.63

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH




                                    Page 3




Design:  up_down_counter                               Date:  03/15/17  12:18:43

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 15 

     Type and instance name of component: 
   Register : out[14]
   Register : out[0]
   Register : out[1]
   Register : out[2]
   Register : out[3]
   Register : out[4]
   Register : out[5]
   Register : out[6]
   Register : out[7]
   Register : out[8]
   Register : out[9]
   Register : out[10]
   Register : out[11]
   Register : out[12]
   Register : out[13]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        












                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
