Analysis & Synthesis report for CH11_Voltage_ADC_2
Sat Mar 10 12:50:16 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 35. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 36. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "LCM_4bit_driver:LCMset"
 39. Port Connectivity Checks: "MCP3202_Driver:U2"
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 10 12:50:16 2018        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; CH11_Voltage_ADC_2                           ;
; Top-level Entity Name              ; CH11_Voltage_ADC_2                           ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 3,160                                        ;
;     Total combinational functions  ; 3,122                                        ;
;     Dedicated logic registers      ; 189                                          ;
; Total registers                    ; 189                                          ;
; Total pins                         ; 14                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; CH11_Voltage_ADC_2 ; CH11_Voltage_ADC_2 ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; ch11_voltage_adc_2.vhd           ; yes             ; Auto-Found VHDL File         ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/ch11_voltage_adc_2.vhd     ;
; mcp3202_driver.vhd               ; yes             ; Auto-Found VHDL File         ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/mcp3202_driver.vhd         ;
; lcm_4bit_driver.vhd              ; yes             ; Auto-Found VHDL File         ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/lcm_4bit_driver.vhd        ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_2jm.tdf      ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_3nh.tdf ;
; db/alt_u_div_h8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_h8f.tdf       ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/add_sub_vnc.tdf         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_1jm.tdf      ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_2nh.tdf ;
; db/alt_u_div_f8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_f8f.tdf       ;
; db/lpm_divide_egm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_egm.tdf      ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_fkh.tdf ;
; db/alt_u_div_93f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_93f.tdf       ;
; db/lpm_divide_7bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_7bm.tdf      ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_5nh.tdf ;
; db/alt_u_div_l8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_l8f.tdf       ;
; db/lpm_divide_j8m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_j8m.tdf      ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_hkh.tdf ;
; db/alt_u_div_d3f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_d3f.tdf       ;
; db/lpm_divide_ohm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_ohm.tdf      ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_plh.tdf ;
; db/alt_u_div_t5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_t5f.tdf       ;
; db/lpm_divide_lhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_lhm.tdf      ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_mlh.tdf ;
; db/alt_u_div_n5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_n5f.tdf       ;
; db/lpm_divide_bgm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/lpm_divide_bgm.tdf      ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/sign_div_unsign_ckh.tdf ;
; db/alt_u_div_33f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/alt_u_div_33f.tdf       ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf           ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf           ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf           ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf        ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/add_sub_bfh.tdf         ;
; db/add_sub_ffh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_Voltage_ADC_2/db/add_sub_ffh.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift.tdf           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 3,160   ;
;                                             ;         ;
; Total combinational functions               ; 3122    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 750     ;
;     -- 3 input functions                    ; 903     ;
;     -- <=2 input functions                  ; 1469    ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 2177    ;
;     -- arithmetic mode                      ; 945     ;
;                                             ;         ;
; Total registers                             ; 189     ;
;     -- Dedicated logic registers            ; 189     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 14      ;
; Maximum fan-out node                        ; LCM_P~4 ;
; Maximum fan-out                             ; 145     ;
; Total fan-out                               ; 9009    ;
; Average fan-out                             ; 2.69    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CH11_Voltage_ADC_2                            ; 3122 (453)        ; 189 (118)    ; 0           ; 0            ; 0       ; 0         ; 14   ; 0            ; |CH11_Voltage_ADC_2                                                                                                                        ; work         ;
;    |LCM_4bit_driver:LCMset|                    ; 50 (50)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|LCM_4bit_driver:LCMset                                                                                                 ;              ;
;    |MCP3202_Driver:U2|                         ; 32 (32)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|MCP3202_Driver:U2                                                                                                      ;              ;
;    |lpm_divide:Div0|                           ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div0                                                                                                        ;              ;
;       |lpm_divide_lhm:auto_generated|          ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div0|lpm_divide_lhm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_mlh:divider|         ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div0|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider                                              ;              ;
;             |alt_u_div_n5f:divider|            ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div0|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider                        ;              ;
;    |lpm_divide:Div10|                          ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div10                                                                                                       ;              ;
;       |lpm_divide_egm:auto_generated|          ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div10|lpm_divide_egm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_fkh:divider|         ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div10|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider                                             ;              ;
;             |alt_u_div_93f:divider|            ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div10|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider                       ;              ;
;    |lpm_divide:Div11|                          ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div11                                                                                                       ;              ;
;       |lpm_divide_bgm:auto_generated|          ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div11|lpm_divide_bgm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_ckh:divider|         ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div11|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider                                             ;              ;
;             |alt_u_div_33f:divider|            ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div11|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider                       ;              ;
;    |lpm_divide:Div1|                           ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div1                                                                                                        ;              ;
;       |lpm_divide_ohm:auto_generated|          ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div1|lpm_divide_ohm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_plh:divider|         ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div1|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider                                              ;              ;
;             |alt_u_div_t5f:divider|            ; 113 (113)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div1|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_t5f:divider                        ;              ;
;    |lpm_divide:Div2|                           ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div2                                                                                                        ;              ;
;       |lpm_divide_2jm:auto_generated|          ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_3nh:divider|         ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider                                              ;              ;
;             |alt_u_div_h8f:divider|            ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider                        ;              ;
;    |lpm_divide:Div3|                           ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div3                                                                                                        ;              ;
;       |lpm_divide_lhm:auto_generated|          ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div3|lpm_divide_lhm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_mlh:divider|         ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div3|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider                                              ;              ;
;             |alt_u_div_n5f:divider|            ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div3|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider                        ;              ;
;    |lpm_divide:Div4|                           ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div4                                                                                                        ;              ;
;       |lpm_divide_ohm:auto_generated|          ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div4|lpm_divide_ohm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_plh:divider|         ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div4|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider                                              ;              ;
;             |alt_u_div_t5f:divider|            ; 113 (113)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div4|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_t5f:divider                        ;              ;
;    |lpm_divide:Div5|                           ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div5                                                                                                        ;              ;
;       |lpm_divide_2jm:auto_generated|          ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div5|lpm_divide_2jm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_3nh:divider|         ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div5|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider                                              ;              ;
;             |alt_u_div_h8f:divider|            ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div5|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider                        ;              ;
;    |lpm_divide:Div6|                           ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div6                                                                                                        ;              ;
;       |lpm_divide_1jm:auto_generated|          ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div6|lpm_divide_1jm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_2nh:divider|         ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div6|lpm_divide_1jm:auto_generated|sign_div_unsign_2nh:divider                                              ;              ;
;             |alt_u_div_f8f:divider|            ; 282 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div6|lpm_divide_1jm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_f8f:divider                        ;              ;
;    |lpm_divide:Div7|                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div7                                                                                                        ;              ;
;       |lpm_divide_egm:auto_generated|          ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div7|lpm_divide_egm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_fkh:divider|         ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div7|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider                                              ;              ;
;             |alt_u_div_93f:divider|            ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div7|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider                        ;              ;
;    |lpm_divide:Div8|                           ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div8                                                                                                        ;              ;
;       |lpm_divide_bgm:auto_generated|          ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div8|lpm_divide_bgm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_ckh:divider|         ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div8|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider                                              ;              ;
;             |alt_u_div_33f:divider|            ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div8|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider                        ;              ;
;    |lpm_divide:Div9|                           ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div9                                                                                                        ;              ;
;       |lpm_divide_1jm:auto_generated|          ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div9|lpm_divide_1jm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_2nh:divider|         ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div9|lpm_divide_1jm:auto_generated|sign_div_unsign_2nh:divider                                              ;              ;
;             |alt_u_div_f8f:divider|            ; 282 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Div9|lpm_divide_1jm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_f8f:divider                        ;              ;
;    |lpm_divide:Mod0|                           ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod0                                                                                                        ;              ;
;       |lpm_divide_7bm:auto_generated|          ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod0|lpm_divide_7bm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_5nh:divider|         ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                                              ;              ;
;             |alt_u_div_l8f:divider|            ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider                        ;              ;
;    |lpm_divide:Mod1|                           ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod1                                                                                                        ;              ;
;       |lpm_divide_7bm:auto_generated|          ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod1|lpm_divide_7bm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_5nh:divider|         ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                                              ;              ;
;             |alt_u_div_l8f:divider|            ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider                        ;              ;
;    |lpm_divide:Mod2|                           ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod2                                                                                                        ;              ;
;       |lpm_divide_7bm:auto_generated|          ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod2|lpm_divide_7bm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_5nh:divider|         ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod2|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                                              ;              ;
;             |alt_u_div_l8f:divider|            ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod2|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider                        ;              ;
;    |lpm_divide:Mod3|                           ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod3                                                                                                        ;              ;
;       |lpm_divide_7bm:auto_generated|          ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod3|lpm_divide_7bm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_5nh:divider|         ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod3|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                                              ;              ;
;             |alt_u_div_l8f:divider|            ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod3|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider                        ;              ;
;    |lpm_divide:Mod4|                           ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod4                                                                                                        ;              ;
;       |lpm_divide_7bm:auto_generated|          ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod4|lpm_divide_7bm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_5nh:divider|         ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                                              ;              ;
;             |alt_u_div_l8f:divider|            ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider                        ;              ;
;    |lpm_divide:Mod5|                           ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod5                                                                                                        ;              ;
;       |lpm_divide_7bm:auto_generated|          ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod5|lpm_divide_7bm:auto_generated                                                                          ;              ;
;          |sign_div_unsign_5nh:divider|         ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod5|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                                              ;              ;
;             |alt_u_div_l8f:divider|            ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod5|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider                        ;              ;
;    |lpm_divide:Mod6|                           ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod6                                                                                                        ;              ;
;       |lpm_divide_j8m:auto_generated|          ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod6|lpm_divide_j8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_hkh:divider|         ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod6|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider                                              ;              ;
;             |alt_u_div_d3f:divider|            ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod6|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider                        ;              ;
;    |lpm_divide:Mod7|                           ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod7                                                                                                        ;              ;
;       |lpm_divide_j8m:auto_generated|          ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod7|lpm_divide_j8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_hkh:divider|         ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod7|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider                                              ;              ;
;             |alt_u_div_d3f:divider|            ; 102 (102)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod7|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider                        ;              ;
;    |lpm_divide:Mod8|                           ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod8                                                                                                        ;              ;
;       |lpm_divide_j8m:auto_generated|          ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod8|lpm_divide_j8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_hkh:divider|         ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod8|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider                                              ;              ;
;             |alt_u_div_d3f:divider|            ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod8|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider                        ;              ;
;    |lpm_divide:Mod9|                           ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod9                                                                                                        ;              ;
;       |lpm_divide_j8m:auto_generated|          ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod9|lpm_divide_j8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_hkh:divider|         ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod9|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider                                              ;              ;
;             |alt_u_div_d3f:divider|            ; 102 (102)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_divide:Mod9|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider                        ;              ;
;    |lpm_mult:Mult0|                            ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0                                                                                                         ;              ;
;       |multcore:mult_core|                     ; 44 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;          |mpar_add:padder|                     ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;             |lpm_add_sub:adder[0]|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                |add_sub_bfh:auto_generated|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                      ;              ;
;             |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_ffh:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated ;              ;
;    |lpm_mult:Mult1|                            ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1                                                                                                         ;              ;
;       |multcore:mult_core|                     ; 44 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core                                                                                      ;              ;
;          |mpar_add:padder|                     ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;             |lpm_add_sub:adder[0]|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                |add_sub_bfh:auto_generated|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                      ;              ;
;             |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_ffh:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CH11_Voltage_ADC_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; LCMx[0]                                             ; LCM_P                ; yes                    ;
; LCMx[1]                                             ; LCM_P                ; yes                    ;
; LCMx[2]                                             ; LCM_P                ; yes                    ;
; LCM_com_data2[8][4]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[18][4]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[10][3]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[8][3]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[9][3]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[18][3]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[19][3]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[20][3]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[7][2]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[10][2]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[8][2]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[9][2]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[17][2]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[18][2]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[19][2]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[20][2]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[7][1]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[10][1]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[8][1]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[9][1]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[17][1]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[18][1]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[19][1]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[20][1]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[5][0]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[7][0]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[10][0]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[8][0]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[9][0]                                 ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[15][0]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[17][0]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[18][0]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[19][0]                                ; LCM_com_data2[18][1] ; yes                    ;
; LCM_com_data2[20][0]                                ; LCM_com_data2[18][1] ; yes                    ;
; Number of user-specified and inferred latches = 37  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; RW                                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[0][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[0][6]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[0][5]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[1][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[1][6]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[1][5]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[1][4]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[1][3]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[2][6]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[2][2]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[2][1]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[3][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[3][4]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[3][2]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[4][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[4][4]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[4][1]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[5][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[5][6]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[6][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[8][7]                      ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[11][0]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[12][0]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[14][2]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[15][1]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[17][6]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[18][6]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[19][6]                     ; Stuck at GND due to stuck port data_in ;
; LCM_com_data[11][3]                     ; Merged with LCM_com_data[11][2]        ;
; LCM_com_data[11][2]                     ; Merged with LCM_com_data[12][6]        ;
; LCM_com_data[12][6]                     ; Merged with LCM_com_data[10][6]        ;
; LCM_com_data[10][6]                     ; Merged with LCM_com_data[12][2]        ;
; LCM_com_data[20][6]                     ; Merged with LCM_com_data[20][7]        ;
; LCM_com_data[20][7]                     ; Merged with LCM_com_data[19][7]        ;
; LCM_com_data[19][7]                     ; Merged with LCM_com_data[18][7]        ;
; LCM_com_data[18][7]                     ; Merged with LCM_com_data[17][7]        ;
; LCM_com_data[17][7]                     ; Merged with LCM_com_data[11][1]        ;
; LCM_com_data[11][1]                     ; Merged with LCM_com_data[12][7]        ;
; LCM_com_data[12][7]                     ; Merged with LCM_com_data[11][7]        ;
; LCM_com_data[15][7]                     ; Merged with LCM_com_data[13][7]        ;
; LCM_com_data[13][7]                     ; Merged with LCM_com_data[16][7]        ;
; LCM_com_data[11][6]                     ; Merged with LCM_com_data[12][3]        ;
; LCM_com_data[12][3]                     ; Merged with LCM_com_data[5][1]         ;
; LCM_com_data[5][1]                      ; Merged with LCM_com_data[3][3]         ;
; LCM_com_data[3][3]                      ; Merged with LCM_com_data[2][3]         ;
; LCM_com_data[2][3]                      ; Merged with LCM_com_data[2][5]         ;
; LCM_com_data[2][5]                      ; Merged with LCM_com_data[1][1]         ;
; LCM_com_data[1][1]                      ; Merged with LCM_com_data[1][2]         ;
; LCM_com_data[1][2]                      ; Merged with LCM_com_data[0][1]         ;
; LCM_com_data[0][1]                      ; Merged with LCM_com_data[0][3]         ;
; LCM_com_data[6][0]                      ; Merged with LCM_com_data[8][6]         ;
; LCM_com_data[8][6]                      ; Merged with LCM_com_data[16][0]        ;
; LCM_com_data[16][0]                     ; Merged with LCM_com_data[5][3]         ;
; LCM_com_data[15][3]                     ; Merged with LCM_com_data[14][1]        ;
; LCM_com_data[14][1]                     ; Merged with LCM_com_data[14][7]        ;
; LCM_com_data[14][7]                     ; Merged with LCM_com_data[10][7]        ;
; LCM_com_data[10][7]                     ; Merged with LCM_com_data[9][7]         ;
; LCM_com_data[7][6]                      ; Merged with LCM_com_data[15][6]        ;
; LCM_com_data[7][7]                      ; Merged with LCM_com_data[16][2]        ;
; LCM_com_data[14][4]                     ; Merged with LCM_com_data[13][4]        ;
; LCM_com_data[6][2]                      ; Merged with LCM_com_data[13][5]        ;
; LCM_com_data[13][5]                     ; Merged with LCM_com_data[5][2]         ;
; LCM_com_data[11][4]                     ; Merged with LCM_com_data[4][0]         ;
; LCM_com_data[4][0]                      ; Merged with LCM_com_data[4][2]         ;
; LCM_com_data[4][2]                      ; Merged with LCM_com_data[6][6]         ;
; LCM_com_data[6][6]                      ; Merged with LCM_com_data[15][2]        ;
; LCM_com_data[15][2]                     ; Merged with LCM_com_data[12][4]        ;
; LCM_com_data[4][5]                      ; Merged with LCM_com_data[3][5]         ;
; LCM_com_data[0][0]                      ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[0][2]                      ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[10][5]                     ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[11][5]                     ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[17][5]                     ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[18][5]                     ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[19][5]                     ; Stuck at VCC due to stuck port data_in ;
; LCM_com_data[20][5]                     ; Merged with LCM_com_data[6][3]         ;
; LCM_com_data[6][3]                      ; Merged with LCM_com_data[12][5]        ;
; LCM_com_data[14][3]                     ; Merged with LCM_com_data[8][5]         ;
; LCM_com_data[8][5]                      ; Merged with LCM_com_data[7][5]         ;
; LCM_com_data[7][5]                      ; Merged with LCM_com_data[16][4]        ;
; LCM_com_data[13][0]                     ; Merged with LCM_com_data[16][5]        ;
; LCM_com_data[9][5]                      ; Merged with LCM_com_data[9][4]         ;
; LCM_com_data[10][4]                     ; Merged with LCM_com_data[5][4]         ;
; LCM_com_data[16][3]                     ; Merged with LCM_com_data[19][4]        ;
; LCM_com_data[19][4]                     ; Merged with LCM_com_data[20][4]        ;
; LCM_com_data[15][4]                     ; Merged with LCM_com_data[7][4]         ;
; LCM_com_data[14][6]                     ; Merged with LCM_com_data[17][4]        ;
; LCM_com_data[5][5]                      ; Merged with LCM_com_data[0][4]         ;
; LCM_com_data[0][4]                      ; Merged with LCM_com_data[1][0]         ;
; LCM_com_data[3][6]                      ; Merged with LCM_com_data[3][0]         ;
; LCM_com_data[3][0]                      ; Merged with LCM_com_data[2][4]         ;
; LCM_com_data[2][4]                      ; Merged with LCM_com_data[2][7]         ;
; LCM_com_data[2][7]                      ; Merged with LCM_com_data[6][1]         ;
; LCM_com_data[6][1]                      ; Merged with LCM_com_data[3][1]         ;
; LCM_com_data[3][1]                      ; Merged with LCM_com_data[4][6]         ;
; LCM_com_data[0][3]                      ; Merged with LCM_com_data[1][0]         ;
; LCM_com_data[12][5]                     ; Merged with LCM_com_data[11][7]        ;
; LCM_com_data[3][5]                      ; Merged with LCM_com_data[4][6]         ;
; LCM_com_data[15][5]                     ; Merged with LCM_com_data[15][6]        ;
; LCM_com_data[13][6]                     ; Merged with LCM_com_data[5][3]         ;
; LCM_com_data[9][4]                      ; Merged with LCM_com_data[9][6]         ;
; LCM_com_data[17][4]                     ; Merged with LCM_com_data[12][2]        ;
; LCM_com_data[20][4]                     ; Merged with LCM_com_data[5][2]         ;
; LCM_com_data[5][4]                      ; Merged with LCM_com_data[14][5]        ;
; LCM_com_data[14][0]                     ; Merged with LCM_com_data[16][4]        ;
; LCM_com_data[2][0]                      ; Merged with LCM_com_data[13][1]        ;
; FD[19..24]                              ; Lost fanout                            ;
; LCM_com_data[7][3]                      ; Merged with LCM_com_data[16][2]        ;
; LCM_com_data[17][3]                     ; Merged with LCM_com_data[5][3]         ;
; Total Number of Removed Registers = 115 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 126   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 149   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; MCP3202_Driver:U2|MCP3202_CS           ; 7       ;
; MCP3202_Driver:U2|MCP3202_tryN[0]      ; 4       ;
; LCM_INI[1]                             ; 45      ;
; LCM_4bit_driver:LCMset|BF              ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |CH11_Voltage_ADC_2|times[3]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CH11_Voltage_ADC_2|LCM_INI[3]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CH11_Voltage_ADC_2|LCM[2]                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CH11_Voltage_ADC_2|MCP3202_Driver:U2|i[2]            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; Yes        ; |CH11_Voltage_ADC_2|LCM_4bit_driver:LCMset|LCMruns[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CH11_Voltage_ADC_2|Mux48                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CH11_Voltage_ADC_2|Mux69                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CH11_Voltage_ADC_2|Mux66                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CH11_Voltage_ADC_2|Mux55                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_egm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ohm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ohm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bgm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_egm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bgm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12          ; Untyped             ;
; LPM_WIDTHB                                     ; 7           ; Untyped             ;
; LPM_WIDTHP                                     ; 19          ; Untyped             ;
; LPM_WIDTHR                                     ; 19          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12          ; Untyped             ;
; LPM_WIDTHB                                     ; 7           ; Untyped             ;
; LPM_WIDTHP                                     ; 19          ; Untyped             ;
; LPM_WIDTHR                                     ; 19          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 19             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 19             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCM_4bit_driver:LCMset"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; dbo   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcm_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "MCP3202_Driver:U2"      ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; mcp3202_try_n[1] ; Input ; Info     ; Stuck at GND ;
; mcp3202_try_n[0] ; Input ; Info     ; Stuck at VCC ;
; mcp3202_ch1_0[1] ; Input ; Info     ; Stuck at VCC ;
; mcp3202_ch1_0[0] ; Input ; Info     ; Stuck at GND ;
; mcp3202_sgl_diff ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Mar 10 12:50:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH11_Voltage_ADC_2 -c CH11_Voltage_ADC_2
Warning: Using design file ch11_voltage_adc_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: CH11_Voltage_ADC_2-Albert
    Info: Found entity 1: CH11_Voltage_ADC_2
Info: Elaborating entity "CH11_Voltage_ADC_2" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(43): used explicit default value for signal "MCP3202_try_N" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(45): used explicit default value for signal "MCP3202_SGL_DIFF" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at ch11_voltage_adc_2.vhd(62): object "DBo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ch11_voltage_adc_2.vhd(63): object "LCM_S" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(81): used explicit default value for signal "LCM_11" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(93): used explicit default value for signal "LCM_21" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(104): used explicit default value for signal "LCM_31" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(116): used explicit default value for signal "LCM_41" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ch11_voltage_adc_2.vhd(127): used explicit default value for signal "LCM_5" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(161): signal "rstP99" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(159): inferring latch(es) for signal or variable "MCP3202_CH1_0", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(191): signal "rstP99" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(269): signal "LCM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(269): signal "LCMx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(269): signal "LCMP_RESET" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(270): signal "LCM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(274): signal "LCM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(278): signal "LCM_11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(279): signal "LCM_12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(282): signal "LCM_21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(283): signal "LCM_22" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(286): signal "LCM_31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(287): signal "LCM_32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(290): signal "LCM_41" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(291): signal "LCM_42" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(294): signal "LCM_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(266): inferring latch(es) for signal or variable "LCMx", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(266): inferring latch(es) for signal or variable "LCM_com_data2", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(332): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ch11_voltage_adc_2.vhd(342): signal "rstP99" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "LCM_com_data2[20][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[20][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[19][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[18][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[17][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[16][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[15][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[14][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[13][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[12][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[11][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[10][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[9][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[8][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[7][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[6][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[5][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[4][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[3][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[2][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[1][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][3]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][4]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][5]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][6]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCM_com_data2[0][7]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCMx[0]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCMx[1]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "LCMx[2]" at ch11_voltage_adc_2.vhd(266)
Info (10041): Inferred latch for "MCP3202_CH1_0[0]" at ch11_voltage_adc_2.vhd(159)
Info (10041): Inferred latch for "MCP3202_CH1_0[1]" at ch11_voltage_adc_2.vhd(159)
Warning: Using design file mcp3202_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: MCP3202_Driver-Albert
    Info: Found entity 1: MCP3202_Driver
Info: Elaborating entity "MCP3202_Driver" for hierarchy "MCP3202_Driver:U2"
Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(38): signal "MCP3202_try_N" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(39): signal "MCP3202_CH1_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(42): signal "MCP3202_CH1_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(42): signal "MCP3202_SGL_DIFF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mcp3202_driver.vhd(34): inferring latch(es) for signal or variable "MCP3202_Chs", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at mcp3202_driver.vhd(34): inferring latch(es) for signal or variable "MCP3202Dis", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "MCP3202Dis[0]" at mcp3202_driver.vhd(34)
Info (10041): Inferred latch for "MCP3202Dis[2]" at mcp3202_driver.vhd(34)
Info (10041): Inferred latch for "MCP3202_Chs[1]" at mcp3202_driver.vhd(34)
Warning: Using design file lcm_4bit_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: LCM_4bit_driver-Albert
    Info: Found entity 1: LCM_4bit_driver
Info: Elaborating entity "LCM_4bit_driver" for hierarchy "LCM_4bit_driver:LCMset"
Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(38): signal "DBi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(39): signal "RS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(41): signal "RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 24 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
Info: Elaborated megafunction instantiation "lpm_divide:Div2"
Info: Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info: Found entity 1: lpm_divide_2jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info: Found entity 1: sign_div_unsign_3nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf
    Info: Found entity 1: alt_u_div_h8f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "lpm_divide:Div6"
Info: Instantiated megafunction "lpm_divide:Div6" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info: Found entity 1: lpm_divide_1jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info: Found entity 1: sign_div_unsign_2nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_f8f.tdf
    Info: Found entity 1: alt_u_div_f8f
Info: Elaborated megafunction instantiation "lpm_divide:Div7"
Info: Instantiated megafunction "lpm_divide:Div7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf
    Info: Found entity 1: lpm_divide_egm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info: Found entity 1: sign_div_unsign_fkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf
    Info: Found entity 1: alt_u_div_93f
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "12"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info: Found entity 1: lpm_divide_7bm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf
    Info: Found entity 1: alt_u_div_l8f
Info: Elaborated megafunction instantiation "lpm_divide:Mod7"
Info: Instantiated megafunction "lpm_divide:Mod7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "9"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_j8m.tdf
    Info: Found entity 1: lpm_divide_j8m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info: Found entity 1: sign_div_unsign_hkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_d3f.tdf
    Info: Found entity 1: alt_u_div_d3f
Info: Elaborated megafunction instantiation "lpm_divide:Div4"
Info: Instantiated megafunction "lpm_divide:Div4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ohm.tdf
    Info: Found entity 1: lpm_divide_ohm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info: Found entity 1: sign_div_unsign_plh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf
    Info: Found entity 1: alt_u_div_t5f
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf
    Info: Found entity 1: lpm_divide_lhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info: Found entity 1: sign_div_unsign_mlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf
    Info: Found entity 1: alt_u_div_n5f
Info: Elaborated megafunction instantiation "lpm_divide:Div8"
Info: Instantiated megafunction "lpm_divide:Div8" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf
    Info: Found entity 1: lpm_divide_bgm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info: Found entity 1: sign_div_unsign_ckh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf
    Info: Found entity 1: alt_u_div_33f
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info: Found entity 1: add_sub_bfh
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf
    Info: Found entity 1: add_sub_ffh
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Warning: Latch LCMx[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCMx[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCMx[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[2]
Warning: Latch LCM_com_data2[8][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[18][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[10][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[8][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[9][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[18][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[19][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[20][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[7][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[10][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[8][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[9][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[17][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[18][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[19][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[20][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[7][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[10][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[8][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[9][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[17][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[18][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[19][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[20][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[5][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[7][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[10][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[8][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[9][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[15][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[17][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[18][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[1]
Warning: Latch LCM_com_data2[19][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Warning: Latch LCM_com_data2[20][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCM[0]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "LCM_4bit_driver:LCMset|RSo" is converted into an equivalent circuit using register "LCM_4bit_driver:LCMset|RSo~_emulated" and latch "LCM_4bit_driver:LCMset|RSo~latch"
    Warning (13310): Register "LCM_com_data[1][0]" is converted into an equivalent circuit using register "LCM_com_data[1][0]~_emulated" and latch "LCM_com_data[1][0]~latch"
    Warning (13310): Register "LCM_4bit_driver:LCMset|DBii[0]" is converted into an equivalent circuit using register "LCM_4bit_driver:LCMset|DBii[0]~_emulated" and latch "LCM_4bit_driver:LCMset|DBii[0]~latch"
    Warning (13310): Register "LCM_4bit_driver:LCMset|DBii[1]" is converted into an equivalent circuit using register "LCM_4bit_driver:LCMset|DBii[1]~_emulated" and latch "LCM_4bit_driver:LCMset|DBii[1]~latch"
    Warning (13310): Register "LCM_4bit_driver:LCMset|DBii[2]" is converted into an equivalent circuit using register "LCM_4bit_driver:LCMset|DBii[2]~_emulated" and latch "LCM_4bit_driver:LCMset|DBii[2]~latch"
    Warning (13310): Register "LCM_4bit_driver:LCMset|DBii[3]" is converted into an equivalent circuit using register "LCM_4bit_driver:LCMset|DBii[3]~_emulated" and latch "LCM_4bit_driver:LCMset|DBii[3]~latch"
    Warning (13310): Register "LN" is converted into an equivalent circuit using register "LN~_emulated" and latch "LN~latch"
    Warning (13310): Register "LCM_com_data[16][2]" is converted into an equivalent circuit using register "LCM_com_data[16][2]~_emulated" and latch "LCM_com_data[16][2]~latch"
    Warning (13310): Register "LCM_com_data[11][7]" is converted into an equivalent circuit using register "LCM_com_data[11][7]~_emulated" and latch "LCM_com_data[11][7]~latch"
    Warning (13310): Register "LCM_com_data[16][7]" is converted into an equivalent circuit using register "LCM_com_data[16][7]~_emulated" and latch "LCM_com_data[16][7]~latch"
    Warning (13310): Register "LCM_com_data[9][7]" is converted into an equivalent circuit using register "LCM_com_data[9][7]~_emulated" and latch "LCM_com_data[9][7]~latch"
    Warning (13310): Register "LCM_com_data[12][4]" is converted into an equivalent circuit using register "LCM_com_data[12][4]~_emulated" and latch "LCM_com_data[12][4]~latch"
    Warning (13310): Register "LCM_com_data[15][6]" is converted into an equivalent circuit using register "LCM_com_data[15][6]~_emulated" and latch "LCM_com_data[15][6]~latch"
    Warning (13310): Register "LCM_com_data[12][2]" is converted into an equivalent circuit using register "LCM_com_data[12][2]~_emulated" and latch "LCM_com_data[12][2]~latch"
    Warning (13310): Register "LCM_com_data[5][3]" is converted into an equivalent circuit using register "LCM_com_data[5][3]~_emulated" and latch "LN~latch"
    Warning (13310): Register "LCM_com_data[9][6]" is converted into an equivalent circuit using register "LCM_com_data[9][6]~_emulated" and latch "LCM_com_data[9][6]~latch"
    Warning (13310): Register "LCM_com_data[16][6]" is converted into an equivalent circuit using register "LCM_com_data[16][6]~_emulated" and latch "LCM_com_data[16][6]~latch"
    Warning (13310): Register "LCM_com_data[6][5]" is converted into an equivalent circuit using register "LCM_com_data[6][5]~_emulated" and latch "LCM_com_data[16][7]~latch"
    Warning (13310): Register "LCM_com_data[16][4]" is converted into an equivalent circuit using register "LCM_com_data[16][4]~_emulated" and latch "LCM_com_data[9][7]~latch"
    Warning (13310): Register "LCM_com_data[5][2]" is converted into an equivalent circuit using register "LCM_com_data[5][2]~_emulated" and latch "LCM_com_data[5][2]~latch"
    Warning (13310): Register "LCM_com_data[14][5]" is converted into an equivalent circuit using register "LCM_com_data[14][5]~_emulated" and latch "LCM_com_data[14][5]~latch"
    Warning (13310): Register "LCM_com_data[16][5]" is converted into an equivalent circuit using register "LCM_com_data[16][5]~_emulated" and latch "LCM_com_data[16][5]~latch"
    Warning (13310): Register "LCM_com_data[6][4]" is converted into an equivalent circuit using register "LCM_com_data[6][4]~_emulated" and latch "LCM_com_data[6][4]~latch"
    Warning (13310): Register "LCM_com_data[7][4]" is converted into an equivalent circuit using register "LCM_com_data[7][4]~_emulated" and latch "LCM_com_data[16][2]~latch"
    Warning (13310): Register "LCM_com_data[13][4]" is converted into an equivalent circuit using register "LCM_com_data[13][4]~_emulated" and latch "LCM_com_data[6][4]~latch"
    Warning (13310): Register "LCM_com_data[8][4]" is converted into an equivalent circuit using register "LCM_com_data[8][4]~_emulated" and latch "LCM_com_data[8][4]~latch"
    Warning (13310): Register "LCM_com_data[4][3]" is converted into an equivalent circuit using register "LCM_com_data[4][3]~_emulated" and latch "LCM_com_data[4][3]~latch"
    Warning (13310): Register "LCM_com_data[13][3]" is converted into an equivalent circuit using register "LCM_com_data[13][3]~_emulated" and latch "LCM_com_data[13][3]~latch"
    Warning (13310): Register "LCM_com_data[10][3]" is converted into an equivalent circuit using register "LCM_com_data[10][3]~_emulated" and latch "LCM_com_data[11][7]~latch"
    Warning (13310): Register "LCM_com_data[9][3]" is converted into an equivalent circuit using register "LCM_com_data[9][3]~_emulated" and latch "LCM_com_data[12][2]~latch"
    Warning (13310): Register "LCM_com_data[18][3]" is converted into an equivalent circuit using register "LCM_com_data[18][3]~_emulated" and latch "LN~latch"
    Warning (13310): Register "LCM_com_data[10][2]" is converted into an equivalent circuit using register "LCM_com_data[10][2]~_emulated" and latch "LCM_com_data[10][2]~latch"
    Warning (13310): Register "LCM_com_data[13][2]" is converted into an equivalent circuit using register "LCM_com_data[13][2]~_emulated" and latch "LCM_com_data[13][2]~latch"
    Warning (13310): Register "LCM_com_data[8][2]" is converted into an equivalent circuit using register "LCM_com_data[8][2]~_emulated" and latch "LCM_com_data[8][2]~latch"
    Warning (13310): Register "LCM_com_data[17][2]" is converted into an equivalent circuit using register "LCM_com_data[17][2]~_emulated" and latch "LCM_com_data[1][0]~latch"
    Warning (13310): Register "LCM_com_data[18][2]" is converted into an equivalent circuit using register "LCM_com_data[18][2]~_emulated" and latch "LN~latch"
    Warning (13310): Register "LCM_com_data[7][1]" is converted into an equivalent circuit using register "LCM_com_data[7][1]~_emulated" and latch "LCM_com_data[12][4]~latch"
    Warning (13310): Register "LCM_com_data[10][1]" is converted into an equivalent circuit using register "LCM_com_data[10][1]~_emulated" and latch "LCM_com_data[16][6]~latch"
    Warning (13310): Register "LCM_com_data[12][1]" is converted into an equivalent circuit using register "LCM_com_data[12][1]~_emulated" and latch "LCM_com_data[12][1]~latch"
    Warning (13310): Register "LCM_com_data[13][1]" is converted into an equivalent circuit using register "LCM_com_data[13][1]~_emulated" and latch "LCM_com_data[10][2]~latch"
    Warning (13310): Register "LCM_com_data[9][1]" is converted into an equivalent circuit using register "LCM_com_data[9][1]~_emulated" and latch "LCM_com_data[15][6]~latch"
    Warning (13310): Register "LCM_com_data[16][1]" is converted into an equivalent circuit using register "LCM_com_data[16][1]~_emulated" and latch "LCM_com_data[16][1]~latch"
    Warning (13310): Register "LCM_com_data[18][1]" is converted into an equivalent circuit using register "LCM_com_data[18][1]~_emulated" and latch "LCM_com_data[11][7]~latch"
    Warning (13310): Register "LCM_com_data[5][0]" is converted into an equivalent circuit using register "LCM_com_data[5][0]~_emulated" and latch "LN~latch"
    Warning (13310): Register "LCM_com_data[7][0]" is converted into an equivalent circuit using register "LCM_com_data[7][0]~_emulated" and latch "LCM_com_data[5][2]~latch"
    Warning (13310): Register "LCM_com_data[10][0]" is converted into an equivalent circuit using register "LCM_com_data[10][0]~_emulated" and latch "LCM_com_data[10][0]~latch"
    Warning (13310): Register "LCM_com_data[8][0]" is converted into an equivalent circuit using register "LCM_com_data[8][0]~_emulated" and latch "LCM_com_data[10][0]~latch"
    Warning (13310): Register "LCM_com_data[9][0]" is converted into an equivalent circuit using register "LCM_com_data[9][0]~_emulated" and latch "LCM_com_data[15][6]~latch"
    Warning (13310): Register "LCM_com_data[17][0]" is converted into an equivalent circuit using register "LCM_com_data[17][0]~_emulated" and latch "LCM_com_data[1][0]~latch"
    Warning (13310): Register "LCM_com_data[18][0]" is converted into an equivalent circuit using register "LCM_com_data[18][0]~_emulated" and latch "LN~latch"
    Warning (13310): Register "LCM_com_data[19][0]" is converted into an equivalent circuit using register "LCM_com_data[19][0]~_emulated" and latch "LCM_com_data[11][7]~latch"
    Warning (13310): Register "LCM_com_data[20][0]" is converted into an equivalent circuit using register "LCM_com_data[20][0]~_emulated" and latch "LCM_com_data[11][7]~latch"
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register MCP3202_Driver:U2|MCP3202_tryN[0] will power up to High
    Critical Warning (18010): Register LCM_INI[1] will power up to High
Info: Timing-Driven Synthesis is running
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "FD[19]" lost all its fanouts during netlist optimizations.
    Info: Register "FD[20]" lost all its fanouts during netlist optimizations.
    Info: Register "FD[21]" lost all its fanouts during netlist optimizations.
    Info: Register "FD[22]" lost all its fanouts during netlist optimizations.
    Info: Register "FD[23]" lost all its fanouts during netlist optimizations.
    Info: Register "FD[24]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|op_10~18"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|op_10~18"
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_5_result_int[0]~12"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_5_result_int[0]~12"
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~14"
Info: Implemented 3206 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 6 output pins
    Info: Implemented 4 bidirectional pins
    Info: Implemented 3192 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 327 megabytes
    Info: Processing ended: Sat Mar 10 12:50:16 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


