// Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
// Date        : Fri Jun 28 09:27:51 2024
// Host        : nags27 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_inst_0_sink_from_aie_0_0_sim_netlist.v
// Design      : ulp_inst_0_sink_from_aie_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvc1902-vsvd1760-2MP-e-S
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "72'b000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "72'b000000000000000000000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "72'b000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "72'b000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "72'b000000000000000000000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "72'b000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "72'b000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "72'b000000000000000000000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "72'b000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "72'b000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "72'b000000000000000000000000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "72'b000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "72'b000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "72'b000000000000000000000000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "72'b000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "72'b000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "72'b000000000000000000000000000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "72'b000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "72'b000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "72'b000000000000000000000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "72'b000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "72'b000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "72'b000000000000000000000000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "72'b000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "72'b000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "72'b000000000000000000000000000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "72'b000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "72'b000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "72'b000000000000000000000000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "72'b000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "72'b000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "72'b000000000000000000000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "72'b000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "72'b000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "72'b000000000000000000000000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "72'b000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "72'b000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "72'b000000000000000000000000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "72'b000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "72'b000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "72'b000000000000000000000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "72'b000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "72'b000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "72'b000000000000000000000001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "72'b000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "72'b000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "72'b000000000000000000000100000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state52 = "72'b000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "72'b000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "72'b000000000000000000100000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state55 = "72'b000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "72'b000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "72'b000000000000000100000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state58 = "72'b000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "72'b000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "72'b000000000000000000000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state60 = "72'b000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "72'b000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "72'b000000000010000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state63 = "72'b000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "72'b000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "72'b000000010000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state66 = "72'b000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "72'b000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "72'b000010000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state69 = "72'b000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "72'b000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "72'b001000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state71 = "72'b010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "72'b100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "72'b000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "72'b000000000000000000000000000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie
   (ap_clk,
    ap_rst_n,
    event_done,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    input_stream_TDATA,
    input_stream_TVALID,
    input_stream_TREADY,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt,
    event_start,
    stall_start_ext,
    stall_done_ext,
    stall_start_str,
    stall_done_str,
    stall_start_int,
    stall_done_int);
  input ap_clk;
  input ap_rst_n;
  output event_done;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input [31:0]input_stream_TDATA;
  input input_stream_TVALID;
  output input_stream_TREADY;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;
  output event_start;
  output stall_start_ext;
  output stall_done_ext;
  output stall_start_str;
  output stall_done_str;
  output stall_start_int;
  output stall_done_int;

  wire \<const0> ;
  wire [31:0]B_V_data_1_data_out;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_11_n_0 ;
  wire \ap_CS_fsm[1]_i_12_n_0 ;
  wire \ap_CS_fsm[1]_i_13_n_0 ;
  wire \ap_CS_fsm[1]_i_14_n_0 ;
  wire \ap_CS_fsm[1]_i_15_n_0 ;
  wire \ap_CS_fsm[1]_i_16_n_0 ;
  wire \ap_CS_fsm[1]_i_17_n_0 ;
  wire \ap_CS_fsm[1]_i_18_n_0 ;
  wire \ap_CS_fsm[1]_i_19_n_0 ;
  wire \ap_CS_fsm[1]_i_20_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state72;
  wire [71:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_ext_blocking_n;
  wire ap_ext_blocking_n_reg;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_0;
  wire ap_start;
  wire ap_str_blocking_n_reg;
  wire ap_wait_0;
  wire control_s_axi_U_n_103;
  wire control_s_axi_U_n_104;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_69;
  wire control_s_axi_U_n_70;
  wire control_s_axi_U_n_71;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_80;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_93;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_97;
  wire control_s_axi_U_n_98;
  wire control_s_axi_U_n_99;
  wire [30:0]empty_reg_158;
  wire \empty_reg_158[30]_i_1_n_0 ;
  wire event_done;
  wire event_start;
  wire gmem1_WREADY;
  wire gmem1_m_axi_U_n_44;
  wire gmem1_m_axi_U_n_49;
  wire gmem1_m_axi_U_n_50;
  wire gmem1_m_axi_U_n_51;
  wire gmem1_m_axi_U_n_52;
  wire gmem1_m_axi_U_n_53;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_n_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_n_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__2_n_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3_n_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_n_0;
  wire [31:0]grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_m_axi_gmem1_WDATA;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_10;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_11;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_12;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_13;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_14;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_15;
  wire icmp_ln24_fu_116_p2;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;
  wire interrupt;
  wire [63:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [63:2]output_r;
  wire regslice_both_input_stream_U_n_2;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire stall_done_ext;
  wire stall_done_str;
  wire stall_start_ext;
  wire stall_start_ext_INST_0_i_10_n_0;
  wire stall_start_ext_INST_0_i_10_n_1;
  wire stall_start_ext_INST_0_i_10_n_2;
  wire stall_start_ext_INST_0_i_10_n_3;
  wire stall_start_ext_INST_0_i_11_n_0;
  wire stall_start_ext_INST_0_i_11_n_1;
  wire stall_start_ext_INST_0_i_11_n_2;
  wire stall_start_ext_INST_0_i_11_n_3;
  wire stall_start_ext_INST_0_i_12_n_0;
  wire stall_start_ext_INST_0_i_12_n_1;
  wire stall_start_ext_INST_0_i_12_n_2;
  wire stall_start_ext_INST_0_i_12_n_3;
  wire stall_start_ext_INST_0_i_13_n_0;
  wire stall_start_ext_INST_0_i_13_n_1;
  wire stall_start_ext_INST_0_i_13_n_2;
  wire stall_start_ext_INST_0_i_13_n_3;
  wire stall_start_ext_INST_0_i_14_n_0;
  wire stall_start_ext_INST_0_i_14_n_1;
  wire stall_start_ext_INST_0_i_14_n_2;
  wire stall_start_ext_INST_0_i_14_n_3;
  wire stall_start_ext_INST_0_i_15_n_0;
  wire stall_start_ext_INST_0_i_15_n_1;
  wire stall_start_ext_INST_0_i_15_n_2;
  wire stall_start_ext_INST_0_i_15_n_3;
  wire stall_start_ext_INST_0_i_16_n_0;
  wire stall_start_ext_INST_0_i_16_n_1;
  wire stall_start_ext_INST_0_i_16_n_2;
  wire stall_start_ext_INST_0_i_16_n_3;
  wire stall_start_ext_INST_0_i_17_n_0;
  wire stall_start_ext_INST_0_i_17_n_1;
  wire stall_start_ext_INST_0_i_17_n_2;
  wire stall_start_ext_INST_0_i_17_n_3;
  wire stall_start_ext_INST_0_i_18_n_0;
  wire stall_start_ext_INST_0_i_18_n_1;
  wire stall_start_ext_INST_0_i_18_n_2;
  wire stall_start_ext_INST_0_i_18_n_3;
  wire stall_start_ext_INST_0_i_19_n_0;
  wire stall_start_ext_INST_0_i_19_n_1;
  wire stall_start_ext_INST_0_i_19_n_2;
  wire stall_start_ext_INST_0_i_19_n_3;
  wire stall_start_ext_INST_0_i_1_n_0;
  wire stall_start_ext_INST_0_i_20_n_0;
  wire stall_start_ext_INST_0_i_20_n_1;
  wire stall_start_ext_INST_0_i_20_n_2;
  wire stall_start_ext_INST_0_i_20_n_3;
  wire stall_start_ext_INST_0_i_21_n_0;
  wire stall_start_ext_INST_0_i_21_n_1;
  wire stall_start_ext_INST_0_i_21_n_2;
  wire stall_start_ext_INST_0_i_21_n_3;
  wire stall_start_ext_INST_0_i_22_n_0;
  wire stall_start_ext_INST_0_i_22_n_1;
  wire stall_start_ext_INST_0_i_22_n_2;
  wire stall_start_ext_INST_0_i_22_n_3;
  wire stall_start_ext_INST_0_i_23_n_0;
  wire stall_start_ext_INST_0_i_23_n_1;
  wire stall_start_ext_INST_0_i_23_n_2;
  wire stall_start_ext_INST_0_i_23_n_3;
  wire stall_start_ext_INST_0_i_24_n_0;
  wire stall_start_ext_INST_0_i_24_n_1;
  wire stall_start_ext_INST_0_i_24_n_2;
  wire stall_start_ext_INST_0_i_24_n_3;
  wire stall_start_ext_INST_0_i_25_n_0;
  wire stall_start_ext_INST_0_i_25_n_1;
  wire stall_start_ext_INST_0_i_25_n_2;
  wire stall_start_ext_INST_0_i_25_n_3;
  wire stall_start_ext_INST_0_i_26_n_0;
  wire stall_start_ext_INST_0_i_26_n_1;
  wire stall_start_ext_INST_0_i_26_n_2;
  wire stall_start_ext_INST_0_i_26_n_3;
  wire stall_start_ext_INST_0_i_27_n_0;
  wire stall_start_ext_INST_0_i_27_n_1;
  wire stall_start_ext_INST_0_i_27_n_2;
  wire stall_start_ext_INST_0_i_27_n_3;
  wire stall_start_ext_INST_0_i_28_n_0;
  wire stall_start_ext_INST_0_i_28_n_1;
  wire stall_start_ext_INST_0_i_28_n_2;
  wire stall_start_ext_INST_0_i_28_n_3;
  wire stall_start_ext_INST_0_i_29_n_0;
  wire stall_start_ext_INST_0_i_29_n_1;
  wire stall_start_ext_INST_0_i_29_n_2;
  wire stall_start_ext_INST_0_i_29_n_3;
  wire stall_start_ext_INST_0_i_2_n_0;
  wire stall_start_ext_INST_0_i_30_n_0;
  wire stall_start_ext_INST_0_i_30_n_1;
  wire stall_start_ext_INST_0_i_30_n_2;
  wire stall_start_ext_INST_0_i_30_n_3;
  wire stall_start_ext_INST_0_i_31_n_0;
  wire stall_start_ext_INST_0_i_31_n_1;
  wire stall_start_ext_INST_0_i_31_n_2;
  wire stall_start_ext_INST_0_i_31_n_3;
  wire stall_start_ext_INST_0_i_32_n_0;
  wire stall_start_ext_INST_0_i_32_n_1;
  wire stall_start_ext_INST_0_i_32_n_2;
  wire stall_start_ext_INST_0_i_32_n_3;
  wire stall_start_ext_INST_0_i_33_n_0;
  wire stall_start_ext_INST_0_i_33_n_1;
  wire stall_start_ext_INST_0_i_33_n_2;
  wire stall_start_ext_INST_0_i_33_n_3;
  wire stall_start_ext_INST_0_i_34_n_0;
  wire stall_start_ext_INST_0_i_34_n_1;
  wire stall_start_ext_INST_0_i_34_n_2;
  wire stall_start_ext_INST_0_i_34_n_3;
  wire stall_start_ext_INST_0_i_35_n_0;
  wire stall_start_ext_INST_0_i_35_n_1;
  wire stall_start_ext_INST_0_i_35_n_2;
  wire stall_start_ext_INST_0_i_35_n_3;
  wire stall_start_ext_INST_0_i_36_n_0;
  wire stall_start_ext_INST_0_i_36_n_1;
  wire stall_start_ext_INST_0_i_36_n_2;
  wire stall_start_ext_INST_0_i_36_n_3;
  wire stall_start_ext_INST_0_i_37_n_0;
  wire stall_start_ext_INST_0_i_37_n_1;
  wire stall_start_ext_INST_0_i_37_n_2;
  wire stall_start_ext_INST_0_i_37_n_3;
  wire stall_start_ext_INST_0_i_38_n_0;
  wire stall_start_ext_INST_0_i_38_n_1;
  wire stall_start_ext_INST_0_i_38_n_2;
  wire stall_start_ext_INST_0_i_38_n_3;
  wire stall_start_ext_INST_0_i_39_n_0;
  wire stall_start_ext_INST_0_i_39_n_1;
  wire stall_start_ext_INST_0_i_39_n_2;
  wire stall_start_ext_INST_0_i_39_n_3;
  wire stall_start_ext_INST_0_i_3_n_0;
  wire stall_start_ext_INST_0_i_3_n_1;
  wire stall_start_ext_INST_0_i_3_n_2;
  wire stall_start_ext_INST_0_i_3_n_3;
  wire stall_start_ext_INST_0_i_40_n_0;
  wire stall_start_ext_INST_0_i_40_n_1;
  wire stall_start_ext_INST_0_i_40_n_2;
  wire stall_start_ext_INST_0_i_40_n_3;
  wire stall_start_ext_INST_0_i_41_n_0;
  wire stall_start_ext_INST_0_i_41_n_1;
  wire stall_start_ext_INST_0_i_41_n_2;
  wire stall_start_ext_INST_0_i_41_n_3;
  wire stall_start_ext_INST_0_i_42_n_0;
  wire stall_start_ext_INST_0_i_42_n_1;
  wire stall_start_ext_INST_0_i_42_n_2;
  wire stall_start_ext_INST_0_i_42_n_3;
  wire stall_start_ext_INST_0_i_4_n_0;
  wire stall_start_ext_INST_0_i_4_n_1;
  wire stall_start_ext_INST_0_i_4_n_2;
  wire stall_start_ext_INST_0_i_4_n_3;
  wire stall_start_ext_INST_0_i_5_n_0;
  wire stall_start_ext_INST_0_i_5_n_1;
  wire stall_start_ext_INST_0_i_5_n_2;
  wire stall_start_ext_INST_0_i_5_n_3;
  wire stall_start_ext_INST_0_i_6_n_0;
  wire stall_start_ext_INST_0_i_6_n_1;
  wire stall_start_ext_INST_0_i_6_n_2;
  wire stall_start_ext_INST_0_i_6_n_3;
  wire stall_start_ext_INST_0_i_7_n_0;
  wire stall_start_ext_INST_0_i_7_n_1;
  wire stall_start_ext_INST_0_i_7_n_2;
  wire stall_start_ext_INST_0_i_7_n_3;
  wire stall_start_ext_INST_0_i_8_n_0;
  wire stall_start_ext_INST_0_i_8_n_1;
  wire stall_start_ext_INST_0_i_8_n_2;
  wire stall_start_ext_INST_0_i_8_n_3;
  wire stall_start_ext_INST_0_i_9_n_0;
  wire stall_start_ext_INST_0_i_9_n_1;
  wire stall_start_ext_INST_0_i_9_n_2;
  wire stall_start_ext_INST_0_i_9_n_3;
  wire stall_start_str;
  wire \store_unit/buff_wdata/push ;
  wire [61:0]trunc_ln_reg_152;
  wire NLW_stall_start_ext_INST_0_i_2_COUTF_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_COUTH_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_CYE_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_CYF_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_CYG_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_CYH_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_GEE_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_GEF_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_GEG_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_GEH_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_PROPE_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_PROPF_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_PROPG_UNCONNECTED;
  wire NLW_stall_start_ext_INST_0_i_2_PROPH_UNCONNECTED;

  assign m_axi_gmem1_ARADDR[63] = \<const0> ;
  assign m_axi_gmem1_ARADDR[62] = \<const0> ;
  assign m_axi_gmem1_ARADDR[61] = \<const0> ;
  assign m_axi_gmem1_ARADDR[60] = \<const0> ;
  assign m_axi_gmem1_ARADDR[59] = \<const0> ;
  assign m_axi_gmem1_ARADDR[58] = \<const0> ;
  assign m_axi_gmem1_ARADDR[57] = \<const0> ;
  assign m_axi_gmem1_ARADDR[56] = \<const0> ;
  assign m_axi_gmem1_ARADDR[55] = \<const0> ;
  assign m_axi_gmem1_ARADDR[54] = \<const0> ;
  assign m_axi_gmem1_ARADDR[53] = \<const0> ;
  assign m_axi_gmem1_ARADDR[52] = \<const0> ;
  assign m_axi_gmem1_ARADDR[51] = \<const0> ;
  assign m_axi_gmem1_ARADDR[50] = \<const0> ;
  assign m_axi_gmem1_ARADDR[49] = \<const0> ;
  assign m_axi_gmem1_ARADDR[48] = \<const0> ;
  assign m_axi_gmem1_ARADDR[47] = \<const0> ;
  assign m_axi_gmem1_ARADDR[46] = \<const0> ;
  assign m_axi_gmem1_ARADDR[45] = \<const0> ;
  assign m_axi_gmem1_ARADDR[44] = \<const0> ;
  assign m_axi_gmem1_ARADDR[43] = \<const0> ;
  assign m_axi_gmem1_ARADDR[42] = \<const0> ;
  assign m_axi_gmem1_ARADDR[41] = \<const0> ;
  assign m_axi_gmem1_ARADDR[40] = \<const0> ;
  assign m_axi_gmem1_ARADDR[39] = \<const0> ;
  assign m_axi_gmem1_ARADDR[38] = \<const0> ;
  assign m_axi_gmem1_ARADDR[37] = \<const0> ;
  assign m_axi_gmem1_ARADDR[36] = \<const0> ;
  assign m_axi_gmem1_ARADDR[35] = \<const0> ;
  assign m_axi_gmem1_ARADDR[34] = \<const0> ;
  assign m_axi_gmem1_ARADDR[33] = \<const0> ;
  assign m_axi_gmem1_ARADDR[32] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[63:2] = \^m_axi_gmem1_AWADDR [63:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stall_done_int = \<const0> ;
  assign stall_start_int = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm[1]_i_13_n_0 ),
        .I1(\ap_CS_fsm[1]_i_14_n_0 ),
        .I2(\ap_CS_fsm[1]_i_15_n_0 ),
        .I3(\ap_CS_fsm[1]_i_16_n_0 ),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[7] ),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(\ap_CS_fsm_reg_n_0_[67] ),
        .I3(\ap_CS_fsm_reg_n_0_[66] ),
        .O(\ap_CS_fsm[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[17] ),
        .I1(\ap_CS_fsm_reg_n_0_[16] ),
        .I2(\ap_CS_fsm_reg_n_0_[37] ),
        .I3(\ap_CS_fsm_reg_n_0_[36] ),
        .O(\ap_CS_fsm[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(ap_CS_fsm_state72),
        .I1(\ap_CS_fsm_reg_n_0_[70] ),
        .I2(\ap_CS_fsm_reg_n_0_[22] ),
        .I3(\ap_CS_fsm_reg_n_0_[23] ),
        .I4(\ap_CS_fsm[1]_i_17_n_0 ),
        .O(\ap_CS_fsm[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[68] ),
        .I1(\ap_CS_fsm_reg_n_0_[69] ),
        .I2(\ap_CS_fsm_reg_n_0_[42] ),
        .I3(\ap_CS_fsm_reg_n_0_[43] ),
        .I4(\ap_CS_fsm[1]_i_18_n_0 ),
        .O(\ap_CS_fsm[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[64] ),
        .I1(\ap_CS_fsm_reg_n_0_[65] ),
        .I2(\ap_CS_fsm_reg_n_0_[60] ),
        .I3(\ap_CS_fsm_reg_n_0_[61] ),
        .I4(\ap_CS_fsm[1]_i_19_n_0 ),
        .O(\ap_CS_fsm[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[54] ),
        .I1(\ap_CS_fsm_reg_n_0_[55] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm[1]_i_20_n_0 ),
        .O(\ap_CS_fsm[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[35] ),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(\ap_CS_fsm_reg_n_0_[53] ),
        .I3(\ap_CS_fsm_reg_n_0_[52] ),
        .O(\ap_CS_fsm[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[29] ),
        .I1(\ap_CS_fsm_reg_n_0_[28] ),
        .I2(\ap_CS_fsm_reg_n_0_[33] ),
        .I3(\ap_CS_fsm_reg_n_0_[32] ),
        .O(\ap_CS_fsm[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_19 
       (.I0(\ap_CS_fsm_reg_n_0_[39] ),
        .I1(\ap_CS_fsm_reg_n_0_[38] ),
        .I2(\ap_CS_fsm_reg_n_0_[57] ),
        .I3(\ap_CS_fsm_reg_n_0_[56] ),
        .O(\ap_CS_fsm[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_20 
       (.I0(\ap_CS_fsm_reg_n_0_[47] ),
        .I1(\ap_CS_fsm_reg_n_0_[46] ),
        .I2(\ap_CS_fsm_reg_n_0_[51] ),
        .I3(\ap_CS_fsm_reg_n_0_[50] ),
        .O(\ap_CS_fsm[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[58] ),
        .I1(\ap_CS_fsm_reg_n_0_[59] ),
        .I2(\ap_CS_fsm_reg_n_0_[8] ),
        .I3(\ap_CS_fsm_reg_n_0_[9] ),
        .I4(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[40] ),
        .I2(\ap_CS_fsm_reg_n_0_[41] ),
        .I3(gmem1_m_axi_U_n_49),
        .I4(\ap_CS_fsm[1]_i_9_n_0 ),
        .I5(\ap_CS_fsm[1]_i_10_n_0 ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_11_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[30] ),
        .I2(\ap_CS_fsm_reg_n_0_[31] ),
        .I3(\ap_CS_fsm_reg_n_0_[14] ),
        .I4(\ap_CS_fsm_reg_n_0_[15] ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[11] ),
        .I1(\ap_CS_fsm_reg_n_0_[10] ),
        .I2(\ap_CS_fsm_reg_n_0_[63] ),
        .I3(\ap_CS_fsm_reg_n_0_[62] ),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[19] ),
        .I1(\ap_CS_fsm_reg_n_0_[18] ),
        .I2(\ap_CS_fsm_reg_n_0_[25] ),
        .I3(\ap_CS_fsm_reg_n_0_[24] ),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[48] ),
        .I1(\ap_CS_fsm_reg_n_0_[49] ),
        .I2(\ap_CS_fsm_reg_n_0_[12] ),
        .I3(\ap_CS_fsm_reg_n_0_[13] ),
        .I4(\ap_CS_fsm[1]_i_12_n_0 ),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[27] ),
        .I1(\ap_CS_fsm_reg_n_0_[26] ),
        .I2(\ap_CS_fsm_reg_n_0_[45] ),
        .I3(\ap_CS_fsm_reg_n_0_[44] ),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_6),
        .Q(ap_done_reg),
        .R(ap_rst_n_inv));
  FDRE ap_ext_blocking_n_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ext_blocking_n),
        .Q(ap_ext_blocking_n_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_0),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE ap_str_blocking_n_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_stream_U_n_2),
        .Q(ap_str_blocking_n_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_control_s_axi control_s_axi_U
       (.D(output_r),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(ap_CS_fsm_state1),
        .\ap_CS_fsm_reg[1] (gmem1_m_axi_U_n_52),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(control_s_axi_U_n_6),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .event_start(event_start),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0(control_s_axi_U_n_103),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_0(control_s_axi_U_n_104),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_1(control_s_axi_U_n_105),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1(control_s_axi_U_n_106),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_0(control_s_axi_U_n_107),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_1(control_s_axi_U_n_108),
        .\i_fu_58_reg[30] (control_s_axi_U_n_109),
        .\i_fu_58_reg[30]_0 (control_s_axi_U_n_110),
        .\i_fu_58_reg[30]_1 (control_s_axi_U_n_111),
        .int_ap_start_reg_0(ap_NS_fsm[1]),
        .\int_size_reg[16]_0 (control_s_axi_U_n_112),
        .\int_size_reg[30]_0 ({control_s_axi_U_n_69,control_s_axi_U_n_70,control_s_axi_U_n_71,control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95,control_s_axi_U_n_96,control_s_axi_U_n_97,control_s_axi_U_n_98,control_s_axi_U_n_99}),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .stall_start_str_INST_0_i_1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_11),
        .stall_start_str_INST_0_i_1_0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3_n_0),
        .stall_start_str_INST_0_i_1_1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_10),
        .stall_start_str_INST_0_i_2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_n_0),
        .stall_start_str_INST_0_i_2_0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__2_n_0),
        .stall_start_str_INST_0_i_2_1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_n_0),
        .stall_start_str_INST_0_i_2_2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_reg_158[30]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(control_s_axi_U_n_112),
        .O(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_99),
        .Q(empty_reg_158[0]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_89),
        .Q(empty_reg_158[10]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_88),
        .Q(empty_reg_158[11]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_87),
        .Q(empty_reg_158[12]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_86),
        .Q(empty_reg_158[13]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_85),
        .Q(empty_reg_158[14]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_84),
        .Q(empty_reg_158[15]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_83),
        .Q(empty_reg_158[16]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_82),
        .Q(empty_reg_158[17]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_81),
        .Q(empty_reg_158[18]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_80),
        .Q(empty_reg_158[19]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_98),
        .Q(empty_reg_158[1]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_79),
        .Q(empty_reg_158[20]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_78),
        .Q(empty_reg_158[21]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_77),
        .Q(empty_reg_158[22]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_76),
        .Q(empty_reg_158[23]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_75),
        .Q(empty_reg_158[24]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_74),
        .Q(empty_reg_158[25]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_73),
        .Q(empty_reg_158[26]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_72),
        .Q(empty_reg_158[27]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_71),
        .Q(empty_reg_158[28]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_70),
        .Q(empty_reg_158[29]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_97),
        .Q(empty_reg_158[2]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_69),
        .Q(empty_reg_158[30]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_96),
        .Q(empty_reg_158[3]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_95),
        .Q(empty_reg_158[4]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_94),
        .Q(empty_reg_158[5]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_93),
        .Q(empty_reg_158[6]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_92),
        .Q(empty_reg_158[7]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_91),
        .Q(empty_reg_158[8]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  FDRE \empty_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_90),
        .Q(empty_reg_158[9]),
        .R(\empty_reg_158[30]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi gmem1_m_axi_U
       (.D({ap_NS_fsm[71],ap_NS_fsm[2],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state72,\ap_CS_fsm_reg_n_0_[70] ,\ap_CS_fsm_reg_n_0_[21] ,\ap_CS_fsm_reg_n_0_[20] ,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (gmem1_m_axi_U_n_52),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_5_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_6_n_0 ),
        .\ap_CS_fsm_reg[2] (gmem1_m_axi_U_n_51),
        .\ap_CS_fsm_reg[3] (gmem1_m_axi_U_n_49),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_ext_blocking_n(ap_ext_blocking_n),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(gmem1_m_axi_U_n_50),
        .ap_rst_n_inv_reg_0(gmem1_m_axi_U_n_53),
        .ap_start(ap_start),
        .ap_wait_0(ap_wait_0),
        .\data_p1_reg[67] ({\^m_axi_gmem1_AWLEN ,\^m_axi_gmem1_AWADDR }),
        .\dout_reg[15] (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_m_axi_gmem1_WDATA),
        .\dout_reg[36] ({m_axi_gmem1_WLAST,m_axi_gmem1_WSTRB,m_axi_gmem1_WDATA}),
        .empty_reg_158(empty_reg_158),
        .event_done(event_done),
        .full_n_reg(gmem1_m_axi_U_n_44),
        .gmem1_WREADY(gmem1_WREADY),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_0),
        .icmp_ln24_fu_116_p2(icmp_ln24_fu_116_p2),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .\mem_reg[67][61]_srl32 (trunc_ln_reg_152),
        .push(\store_unit/buff_wdata/push ),
        .s_ready_t_reg(m_axi_gmem1_BREADY),
        .s_ready_t_reg_0(m_axi_gmem1_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95
       (.D(ap_NS_fsm[4:3]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4] (gmem1_m_axi_U_n_44),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_ext_blocking_n_reg(ap_ext_blocking_n_reg),
        .ap_loop_init_int_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_12),
        .ap_rst_n_inv_reg_0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_13),
        .ap_rst_n_inv_reg_1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_14),
        .ap_rst_n_inv_reg_2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_15),
        .ap_str_blocking_n_reg(ap_str_blocking_n_reg),
        .ap_wait_0(ap_wait_0),
        .gmem1_WREADY(gmem1_WREADY),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret(gmem1_m_axi_U_n_51),
        .\i_fu_58_reg[1]_0 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_n_0),
        .\i_fu_58_reg[1]_1 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_n_0),
        .\i_fu_58_reg[29]_0 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3_n_0),
        .\i_fu_58_reg[2]_0 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__2_n_0),
        .\i_fu_58_reg[30]_0 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_11),
        .\i_fu_58_reg[3]_0 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_n_0),
        .\i_fu_58_reg[4]_0 (control_s_axi_U_n_110),
        .\i_fu_58_reg[4]_1 (control_s_axi_U_n_109),
        .\i_fu_58_reg[4]_2 (control_s_axi_U_n_111),
        .icmp_ln24_fu_116_p2(icmp_ln24_fu_116_p2),
        .input_stream_TVALID_int_regslice(input_stream_TVALID_int_regslice),
        .\int_size_reg[29] (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_10),
        .push(\store_unit/buff_wdata/push ),
        .stall_done_ext(stall_done_ext),
        .stall_done_str(stall_done_str),
        .stall_start_ext(stall_start_ext),
        .stall_start_ext_0(stall_start_ext_INST_0_i_1_n_0),
        .stall_start_str(stall_start_str),
        .stall_start_str_INST_0_i_1({control_s_axi_U_n_70,control_s_axi_U_n_71,control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95}),
        .stall_start_str_INST_0_i_3(control_s_axi_U_n_106),
        .stall_start_str_INST_0_i_3_0(control_s_axi_U_n_104),
        .stall_start_str_INST_0_i_3_1(control_s_axi_U_n_107),
        .stall_start_str_INST_0_i_3_2(control_s_axi_U_n_103),
        .stall_start_str_INST_0_i_3_3(control_s_axi_U_n_108),
        .stall_start_str_INST_0_i_3_4(control_s_axi_U_n_105),
        .\waddr_reg[0] (gmem1_m_axi_U_n_49),
        .\x_reg_142_reg[31]_0 (grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_m_axi_gmem1_WDATA),
        .\x_reg_142_reg[31]_1 (B_V_data_1_data_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem1_m_axi_U_n_50),
        .Q(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .R(1'b0));
  FDRE grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_15),
        .Q(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_n_0),
        .R(1'b0));
  FDRE grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_14),
        .Q(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_13),
        .Q(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_n_12),
        .Q(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__2_n_0),
        .R(1'b0));
  FDRE grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem1_m_axi_U_n_53),
        .Q(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_regslice_both regslice_both_input_stream_U
       (.\B_V_data_1_payload_B_reg[31]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (input_stream_TREADY),
        .\B_V_data_1_state_reg[1]_1 (gmem1_m_axi_U_n_44),
        .Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_wait_0(ap_wait_0),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg(regslice_both_input_stream_U_n_2),
        .icmp_ln24_fu_116_p2(icmp_ln24_fu_116_p2),
        .input_stream_TDATA(input_stream_TDATA),
        .input_stream_TVALID(input_stream_TVALID),
        .input_stream_TVALID_int_regslice(input_stream_TVALID_int_regslice));
  LUT4 #(
    .INIT(16'h4F44)) 
    stall_start_ext_INST_0_i_1
       (.I0(m_axi_gmem1_AWREADY),
        .I1(ap_CS_fsm_state2),
        .I2(m_axi_gmem1_BVALID),
        .I3(ap_CS_fsm_state72),
        .O(stall_start_ext_INST_0_i_1_n_0));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_10
       (.GE(stall_start_ext_INST_0_i_10_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[51] ),
        .I3(\ap_CS_fsm_reg_n_0_[50] ),
        .I4(stall_start_ext_INST_0_i_9_n_2),
        .O51(stall_start_ext_INST_0_i_10_n_1),
        .O52(stall_start_ext_INST_0_i_10_n_2),
        .PROP(stall_start_ext_INST_0_i_10_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_11
       (.GE(stall_start_ext_INST_0_i_11_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[53] ),
        .I3(\ap_CS_fsm_reg_n_0_[52] ),
        .I4(stall_start_ext_INST_0_i_3_n_0),
        .O51(stall_start_ext_INST_0_i_11_n_1),
        .O52(stall_start_ext_INST_0_i_11_n_2),
        .PROP(stall_start_ext_INST_0_i_11_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_12
       (.GE(stall_start_ext_INST_0_i_12_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[55] ),
        .I3(\ap_CS_fsm_reg_n_0_[54] ),
        .I4(stall_start_ext_INST_0_i_11_n_2),
        .O51(stall_start_ext_INST_0_i_12_n_1),
        .O52(stall_start_ext_INST_0_i_12_n_2),
        .PROP(stall_start_ext_INST_0_i_12_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_13
       (.GE(stall_start_ext_INST_0_i_13_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[57] ),
        .I3(\ap_CS_fsm_reg_n_0_[56] ),
        .I4(stall_start_ext_INST_0_i_3_n_1),
        .O51(stall_start_ext_INST_0_i_13_n_1),
        .O52(stall_start_ext_INST_0_i_13_n_2),
        .PROP(stall_start_ext_INST_0_i_13_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_14
       (.GE(stall_start_ext_INST_0_i_14_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[59] ),
        .I3(\ap_CS_fsm_reg_n_0_[58] ),
        .I4(stall_start_ext_INST_0_i_13_n_2),
        .O51(stall_start_ext_INST_0_i_14_n_1),
        .O52(stall_start_ext_INST_0_i_14_n_2),
        .PROP(stall_start_ext_INST_0_i_14_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_15
       (.GE(stall_start_ext_INST_0_i_15_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[61] ),
        .I3(\ap_CS_fsm_reg_n_0_[60] ),
        .I4(stall_start_ext_INST_0_i_3_n_2),
        .O51(stall_start_ext_INST_0_i_15_n_1),
        .O52(stall_start_ext_INST_0_i_15_n_2),
        .PROP(stall_start_ext_INST_0_i_15_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_16
       (.GE(stall_start_ext_INST_0_i_16_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[63] ),
        .I3(\ap_CS_fsm_reg_n_0_[62] ),
        .I4(stall_start_ext_INST_0_i_15_n_2),
        .O51(stall_start_ext_INST_0_i_16_n_1),
        .O52(stall_start_ext_INST_0_i_16_n_2),
        .PROP(stall_start_ext_INST_0_i_16_n_3));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    stall_start_ext_INST_0_i_17
       (.CIN(stall_start_ext_INST_0_i_26_n_3),
        .COUTB(stall_start_ext_INST_0_i_17_n_0),
        .COUTD(stall_start_ext_INST_0_i_17_n_1),
        .COUTF(stall_start_ext_INST_0_i_17_n_2),
        .COUTH(stall_start_ext_INST_0_i_17_n_3),
        .CYA(stall_start_ext_INST_0_i_27_n_2),
        .CYB(stall_start_ext_INST_0_i_28_n_2),
        .CYC(stall_start_ext_INST_0_i_29_n_2),
        .CYD(stall_start_ext_INST_0_i_30_n_2),
        .CYE(stall_start_ext_INST_0_i_31_n_2),
        .CYF(stall_start_ext_INST_0_i_32_n_2),
        .CYG(stall_start_ext_INST_0_i_33_n_2),
        .CYH(stall_start_ext_INST_0_i_34_n_2),
        .GEA(stall_start_ext_INST_0_i_27_n_0),
        .GEB(stall_start_ext_INST_0_i_28_n_0),
        .GEC(stall_start_ext_INST_0_i_29_n_0),
        .GED(stall_start_ext_INST_0_i_30_n_0),
        .GEE(stall_start_ext_INST_0_i_31_n_0),
        .GEF(stall_start_ext_INST_0_i_32_n_0),
        .GEG(stall_start_ext_INST_0_i_33_n_0),
        .GEH(stall_start_ext_INST_0_i_34_n_0),
        .PROPA(stall_start_ext_INST_0_i_27_n_3),
        .PROPB(stall_start_ext_INST_0_i_28_n_3),
        .PROPC(stall_start_ext_INST_0_i_29_n_3),
        .PROPD(stall_start_ext_INST_0_i_30_n_3),
        .PROPE(stall_start_ext_INST_0_i_31_n_3),
        .PROPF(stall_start_ext_INST_0_i_32_n_3),
        .PROPG(stall_start_ext_INST_0_i_33_n_3),
        .PROPH(stall_start_ext_INST_0_i_34_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_18
       (.GE(stall_start_ext_INST_0_i_18_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[33] ),
        .I3(\ap_CS_fsm_reg_n_0_[32] ),
        .I4(stall_start_ext_INST_0_i_17_n_3),
        .O51(stall_start_ext_INST_0_i_18_n_1),
        .O52(stall_start_ext_INST_0_i_18_n_2),
        .PROP(stall_start_ext_INST_0_i_18_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_19
       (.GE(stall_start_ext_INST_0_i_19_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[35] ),
        .I3(\ap_CS_fsm_reg_n_0_[34] ),
        .I4(stall_start_ext_INST_0_i_18_n_2),
        .O51(stall_start_ext_INST_0_i_19_n_1),
        .O52(stall_start_ext_INST_0_i_19_n_2),
        .PROP(stall_start_ext_INST_0_i_19_n_3));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    stall_start_ext_INST_0_i_2
       (.CIN(stall_start_ext_INST_0_i_3_n_3),
        .COUTB(stall_start_ext_INST_0_i_2_n_0),
        .COUTD(ap_wait_0),
        .COUTF(NLW_stall_start_ext_INST_0_i_2_COUTF_UNCONNECTED),
        .COUTH(NLW_stall_start_ext_INST_0_i_2_COUTH_UNCONNECTED),
        .CYA(stall_start_ext_INST_0_i_4_n_2),
        .CYB(stall_start_ext_INST_0_i_5_n_2),
        .CYC(stall_start_ext_INST_0_i_6_n_2),
        .CYD(stall_start_ext_INST_0_i_7_n_2),
        .CYE(NLW_stall_start_ext_INST_0_i_2_CYE_UNCONNECTED),
        .CYF(NLW_stall_start_ext_INST_0_i_2_CYF_UNCONNECTED),
        .CYG(NLW_stall_start_ext_INST_0_i_2_CYG_UNCONNECTED),
        .CYH(NLW_stall_start_ext_INST_0_i_2_CYH_UNCONNECTED),
        .GEA(stall_start_ext_INST_0_i_4_n_0),
        .GEB(stall_start_ext_INST_0_i_5_n_0),
        .GEC(stall_start_ext_INST_0_i_6_n_0),
        .GED(stall_start_ext_INST_0_i_7_n_0),
        .GEE(NLW_stall_start_ext_INST_0_i_2_GEE_UNCONNECTED),
        .GEF(NLW_stall_start_ext_INST_0_i_2_GEF_UNCONNECTED),
        .GEG(NLW_stall_start_ext_INST_0_i_2_GEG_UNCONNECTED),
        .GEH(NLW_stall_start_ext_INST_0_i_2_GEH_UNCONNECTED),
        .PROPA(stall_start_ext_INST_0_i_4_n_3),
        .PROPB(stall_start_ext_INST_0_i_5_n_3),
        .PROPC(stall_start_ext_INST_0_i_6_n_3),
        .PROPD(stall_start_ext_INST_0_i_7_n_3),
        .PROPE(NLW_stall_start_ext_INST_0_i_2_PROPE_UNCONNECTED),
        .PROPF(NLW_stall_start_ext_INST_0_i_2_PROPF_UNCONNECTED),
        .PROPG(NLW_stall_start_ext_INST_0_i_2_PROPG_UNCONNECTED),
        .PROPH(NLW_stall_start_ext_INST_0_i_2_PROPH_UNCONNECTED));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_20
       (.GE(stall_start_ext_INST_0_i_20_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[37] ),
        .I3(\ap_CS_fsm_reg_n_0_[36] ),
        .I4(stall_start_ext_INST_0_i_8_n_0),
        .O51(stall_start_ext_INST_0_i_20_n_1),
        .O52(stall_start_ext_INST_0_i_20_n_2),
        .PROP(stall_start_ext_INST_0_i_20_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_21
       (.GE(stall_start_ext_INST_0_i_21_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[39] ),
        .I3(\ap_CS_fsm_reg_n_0_[38] ),
        .I4(stall_start_ext_INST_0_i_20_n_2),
        .O51(stall_start_ext_INST_0_i_21_n_1),
        .O52(stall_start_ext_INST_0_i_21_n_2),
        .PROP(stall_start_ext_INST_0_i_21_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_22
       (.GE(stall_start_ext_INST_0_i_22_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[41] ),
        .I3(\ap_CS_fsm_reg_n_0_[40] ),
        .I4(stall_start_ext_INST_0_i_8_n_1),
        .O51(stall_start_ext_INST_0_i_22_n_1),
        .O52(stall_start_ext_INST_0_i_22_n_2),
        .PROP(stall_start_ext_INST_0_i_22_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_23
       (.GE(stall_start_ext_INST_0_i_23_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[43] ),
        .I3(\ap_CS_fsm_reg_n_0_[42] ),
        .I4(stall_start_ext_INST_0_i_22_n_2),
        .O51(stall_start_ext_INST_0_i_23_n_1),
        .O52(stall_start_ext_INST_0_i_23_n_2),
        .PROP(stall_start_ext_INST_0_i_23_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_24
       (.GE(stall_start_ext_INST_0_i_24_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[45] ),
        .I3(\ap_CS_fsm_reg_n_0_[44] ),
        .I4(stall_start_ext_INST_0_i_8_n_2),
        .O51(stall_start_ext_INST_0_i_24_n_1),
        .O52(stall_start_ext_INST_0_i_24_n_2),
        .PROP(stall_start_ext_INST_0_i_24_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_25
       (.GE(stall_start_ext_INST_0_i_25_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[47] ),
        .I3(\ap_CS_fsm_reg_n_0_[46] ),
        .I4(stall_start_ext_INST_0_i_24_n_2),
        .O51(stall_start_ext_INST_0_i_25_n_1),
        .O52(stall_start_ext_INST_0_i_25_n_2),
        .PROP(stall_start_ext_INST_0_i_25_n_3));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    stall_start_ext_INST_0_i_26
       (.CIN(1'b1),
        .COUTB(stall_start_ext_INST_0_i_26_n_0),
        .COUTD(stall_start_ext_INST_0_i_26_n_1),
        .COUTF(stall_start_ext_INST_0_i_26_n_2),
        .COUTH(stall_start_ext_INST_0_i_26_n_3),
        .CYA(stall_start_ext_INST_0_i_35_n_2),
        .CYB(stall_start_ext_INST_0_i_36_n_2),
        .CYC(stall_start_ext_INST_0_i_37_n_2),
        .CYD(stall_start_ext_INST_0_i_38_n_2),
        .CYE(stall_start_ext_INST_0_i_39_n_2),
        .CYF(stall_start_ext_INST_0_i_40_n_2),
        .CYG(stall_start_ext_INST_0_i_41_n_2),
        .CYH(stall_start_ext_INST_0_i_42_n_2),
        .GEA(stall_start_ext_INST_0_i_35_n_0),
        .GEB(stall_start_ext_INST_0_i_36_n_0),
        .GEC(stall_start_ext_INST_0_i_37_n_0),
        .GED(stall_start_ext_INST_0_i_38_n_0),
        .GEE(stall_start_ext_INST_0_i_39_n_0),
        .GEF(stall_start_ext_INST_0_i_40_n_0),
        .GEG(stall_start_ext_INST_0_i_41_n_0),
        .GEH(stall_start_ext_INST_0_i_42_n_0),
        .PROPA(stall_start_ext_INST_0_i_35_n_3),
        .PROPB(stall_start_ext_INST_0_i_36_n_3),
        .PROPC(stall_start_ext_INST_0_i_37_n_3),
        .PROPD(stall_start_ext_INST_0_i_38_n_3),
        .PROPE(stall_start_ext_INST_0_i_39_n_3),
        .PROPF(stall_start_ext_INST_0_i_40_n_3),
        .PROPG(stall_start_ext_INST_0_i_41_n_3),
        .PROPH(stall_start_ext_INST_0_i_42_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_27
       (.GE(stall_start_ext_INST_0_i_27_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[17] ),
        .I3(\ap_CS_fsm_reg_n_0_[16] ),
        .I4(stall_start_ext_INST_0_i_26_n_3),
        .O51(stall_start_ext_INST_0_i_27_n_1),
        .O52(stall_start_ext_INST_0_i_27_n_2),
        .PROP(stall_start_ext_INST_0_i_27_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_28
       (.GE(stall_start_ext_INST_0_i_28_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[19] ),
        .I3(\ap_CS_fsm_reg_n_0_[18] ),
        .I4(stall_start_ext_INST_0_i_27_n_2),
        .O51(stall_start_ext_INST_0_i_28_n_1),
        .O52(stall_start_ext_INST_0_i_28_n_2),
        .PROP(stall_start_ext_INST_0_i_28_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_29
       (.GE(stall_start_ext_INST_0_i_29_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[21] ),
        .I3(\ap_CS_fsm_reg_n_0_[20] ),
        .I4(stall_start_ext_INST_0_i_17_n_0),
        .O51(stall_start_ext_INST_0_i_29_n_1),
        .O52(stall_start_ext_INST_0_i_29_n_2),
        .PROP(stall_start_ext_INST_0_i_29_n_3));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    stall_start_ext_INST_0_i_3
       (.CIN(stall_start_ext_INST_0_i_8_n_3),
        .COUTB(stall_start_ext_INST_0_i_3_n_0),
        .COUTD(stall_start_ext_INST_0_i_3_n_1),
        .COUTF(stall_start_ext_INST_0_i_3_n_2),
        .COUTH(stall_start_ext_INST_0_i_3_n_3),
        .CYA(stall_start_ext_INST_0_i_9_n_2),
        .CYB(stall_start_ext_INST_0_i_10_n_2),
        .CYC(stall_start_ext_INST_0_i_11_n_2),
        .CYD(stall_start_ext_INST_0_i_12_n_2),
        .CYE(stall_start_ext_INST_0_i_13_n_2),
        .CYF(stall_start_ext_INST_0_i_14_n_2),
        .CYG(stall_start_ext_INST_0_i_15_n_2),
        .CYH(stall_start_ext_INST_0_i_16_n_2),
        .GEA(stall_start_ext_INST_0_i_9_n_0),
        .GEB(stall_start_ext_INST_0_i_10_n_0),
        .GEC(stall_start_ext_INST_0_i_11_n_0),
        .GED(stall_start_ext_INST_0_i_12_n_0),
        .GEE(stall_start_ext_INST_0_i_13_n_0),
        .GEF(stall_start_ext_INST_0_i_14_n_0),
        .GEG(stall_start_ext_INST_0_i_15_n_0),
        .GEH(stall_start_ext_INST_0_i_16_n_0),
        .PROPA(stall_start_ext_INST_0_i_9_n_3),
        .PROPB(stall_start_ext_INST_0_i_10_n_3),
        .PROPC(stall_start_ext_INST_0_i_11_n_3),
        .PROPD(stall_start_ext_INST_0_i_12_n_3),
        .PROPE(stall_start_ext_INST_0_i_13_n_3),
        .PROPF(stall_start_ext_INST_0_i_14_n_3),
        .PROPG(stall_start_ext_INST_0_i_15_n_3),
        .PROPH(stall_start_ext_INST_0_i_16_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_30
       (.GE(stall_start_ext_INST_0_i_30_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[23] ),
        .I3(\ap_CS_fsm_reg_n_0_[22] ),
        .I4(stall_start_ext_INST_0_i_29_n_2),
        .O51(stall_start_ext_INST_0_i_30_n_1),
        .O52(stall_start_ext_INST_0_i_30_n_2),
        .PROP(stall_start_ext_INST_0_i_30_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_31
       (.GE(stall_start_ext_INST_0_i_31_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[25] ),
        .I3(\ap_CS_fsm_reg_n_0_[24] ),
        .I4(stall_start_ext_INST_0_i_17_n_1),
        .O51(stall_start_ext_INST_0_i_31_n_1),
        .O52(stall_start_ext_INST_0_i_31_n_2),
        .PROP(stall_start_ext_INST_0_i_31_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_32
       (.GE(stall_start_ext_INST_0_i_32_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[27] ),
        .I3(\ap_CS_fsm_reg_n_0_[26] ),
        .I4(stall_start_ext_INST_0_i_31_n_2),
        .O51(stall_start_ext_INST_0_i_32_n_1),
        .O52(stall_start_ext_INST_0_i_32_n_2),
        .PROP(stall_start_ext_INST_0_i_32_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_33
       (.GE(stall_start_ext_INST_0_i_33_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[29] ),
        .I3(\ap_CS_fsm_reg_n_0_[28] ),
        .I4(stall_start_ext_INST_0_i_17_n_2),
        .O51(stall_start_ext_INST_0_i_33_n_1),
        .O52(stall_start_ext_INST_0_i_33_n_2),
        .PROP(stall_start_ext_INST_0_i_33_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_34
       (.GE(stall_start_ext_INST_0_i_34_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[31] ),
        .I3(\ap_CS_fsm_reg_n_0_[30] ),
        .I4(stall_start_ext_INST_0_i_33_n_2),
        .O51(stall_start_ext_INST_0_i_34_n_1),
        .O52(stall_start_ext_INST_0_i_34_n_2),
        .PROP(stall_start_ext_INST_0_i_34_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_35
       (.GE(stall_start_ext_INST_0_i_35_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state2),
        .I4(1'b1),
        .O51(stall_start_ext_INST_0_i_35_n_1),
        .O52(stall_start_ext_INST_0_i_35_n_2),
        .PROP(stall_start_ext_INST_0_i_35_n_3));
  LUT6CY #(
    .INIT(64'h0F0000000F000F00)) 
    stall_start_ext_INST_0_i_36
       (.GE(stall_start_ext_INST_0_i_36_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(stall_start_ext_INST_0_i_35_n_2),
        .O51(stall_start_ext_INST_0_i_36_n_1),
        .O52(stall_start_ext_INST_0_i_36_n_2),
        .PROP(stall_start_ext_INST_0_i_36_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_37
       (.GE(stall_start_ext_INST_0_i_37_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[5] ),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(stall_start_ext_INST_0_i_26_n_0),
        .O51(stall_start_ext_INST_0_i_37_n_1),
        .O52(stall_start_ext_INST_0_i_37_n_2),
        .PROP(stall_start_ext_INST_0_i_37_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_38
       (.GE(stall_start_ext_INST_0_i_38_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .I4(stall_start_ext_INST_0_i_37_n_2),
        .O51(stall_start_ext_INST_0_i_38_n_1),
        .O52(stall_start_ext_INST_0_i_38_n_2),
        .PROP(stall_start_ext_INST_0_i_38_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_39
       (.GE(stall_start_ext_INST_0_i_39_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(\ap_CS_fsm_reg_n_0_[8] ),
        .I4(stall_start_ext_INST_0_i_26_n_1),
        .O51(stall_start_ext_INST_0_i_39_n_1),
        .O52(stall_start_ext_INST_0_i_39_n_2),
        .PROP(stall_start_ext_INST_0_i_39_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_4
       (.GE(stall_start_ext_INST_0_i_4_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[65] ),
        .I3(\ap_CS_fsm_reg_n_0_[64] ),
        .I4(stall_start_ext_INST_0_i_3_n_3),
        .O51(stall_start_ext_INST_0_i_4_n_1),
        .O52(stall_start_ext_INST_0_i_4_n_2),
        .PROP(stall_start_ext_INST_0_i_4_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_40
       (.GE(stall_start_ext_INST_0_i_40_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[11] ),
        .I3(\ap_CS_fsm_reg_n_0_[10] ),
        .I4(stall_start_ext_INST_0_i_39_n_2),
        .O51(stall_start_ext_INST_0_i_40_n_1),
        .O52(stall_start_ext_INST_0_i_40_n_2),
        .PROP(stall_start_ext_INST_0_i_40_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_41
       (.GE(stall_start_ext_INST_0_i_41_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[13] ),
        .I3(\ap_CS_fsm_reg_n_0_[12] ),
        .I4(stall_start_ext_INST_0_i_26_n_2),
        .O51(stall_start_ext_INST_0_i_41_n_1),
        .O52(stall_start_ext_INST_0_i_41_n_2),
        .PROP(stall_start_ext_INST_0_i_41_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_42
       (.GE(stall_start_ext_INST_0_i_42_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[15] ),
        .I3(\ap_CS_fsm_reg_n_0_[14] ),
        .I4(stall_start_ext_INST_0_i_41_n_2),
        .O51(stall_start_ext_INST_0_i_42_n_1),
        .O52(stall_start_ext_INST_0_i_42_n_2),
        .PROP(stall_start_ext_INST_0_i_42_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_5
       (.GE(stall_start_ext_INST_0_i_5_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[67] ),
        .I3(\ap_CS_fsm_reg_n_0_[66] ),
        .I4(stall_start_ext_INST_0_i_4_n_2),
        .O51(stall_start_ext_INST_0_i_5_n_1),
        .O52(stall_start_ext_INST_0_i_5_n_2),
        .PROP(stall_start_ext_INST_0_i_5_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_6
       (.GE(stall_start_ext_INST_0_i_6_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[69] ),
        .I3(\ap_CS_fsm_reg_n_0_[68] ),
        .I4(stall_start_ext_INST_0_i_2_n_0),
        .O51(stall_start_ext_INST_0_i_6_n_1),
        .O52(stall_start_ext_INST_0_i_6_n_2),
        .PROP(stall_start_ext_INST_0_i_6_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_7
       (.GE(stall_start_ext_INST_0_i_7_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[70] ),
        .I3(ap_CS_fsm_state72),
        .I4(stall_start_ext_INST_0_i_6_n_2),
        .O51(stall_start_ext_INST_0_i_7_n_1),
        .O52(stall_start_ext_INST_0_i_7_n_2),
        .PROP(stall_start_ext_INST_0_i_7_n_3));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    stall_start_ext_INST_0_i_8
       (.CIN(stall_start_ext_INST_0_i_17_n_3),
        .COUTB(stall_start_ext_INST_0_i_8_n_0),
        .COUTD(stall_start_ext_INST_0_i_8_n_1),
        .COUTF(stall_start_ext_INST_0_i_8_n_2),
        .COUTH(stall_start_ext_INST_0_i_8_n_3),
        .CYA(stall_start_ext_INST_0_i_18_n_2),
        .CYB(stall_start_ext_INST_0_i_19_n_2),
        .CYC(stall_start_ext_INST_0_i_20_n_2),
        .CYD(stall_start_ext_INST_0_i_21_n_2),
        .CYE(stall_start_ext_INST_0_i_22_n_2),
        .CYF(stall_start_ext_INST_0_i_23_n_2),
        .CYG(stall_start_ext_INST_0_i_24_n_2),
        .CYH(stall_start_ext_INST_0_i_25_n_2),
        .GEA(stall_start_ext_INST_0_i_18_n_0),
        .GEB(stall_start_ext_INST_0_i_19_n_0),
        .GEC(stall_start_ext_INST_0_i_20_n_0),
        .GED(stall_start_ext_INST_0_i_21_n_0),
        .GEE(stall_start_ext_INST_0_i_22_n_0),
        .GEF(stall_start_ext_INST_0_i_23_n_0),
        .GEG(stall_start_ext_INST_0_i_24_n_0),
        .GEH(stall_start_ext_INST_0_i_25_n_0),
        .PROPA(stall_start_ext_INST_0_i_18_n_3),
        .PROPB(stall_start_ext_INST_0_i_19_n_3),
        .PROPC(stall_start_ext_INST_0_i_20_n_3),
        .PROPD(stall_start_ext_INST_0_i_21_n_3),
        .PROPE(stall_start_ext_INST_0_i_22_n_3),
        .PROPF(stall_start_ext_INST_0_i_23_n_3),
        .PROPG(stall_start_ext_INST_0_i_24_n_3),
        .PROPH(stall_start_ext_INST_0_i_25_n_3));
  LUT6CY #(
    .INIT(64'h000F0000000F000F)) 
    stall_start_ext_INST_0_i_9
       (.GE(stall_start_ext_INST_0_i_9_n_0),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\ap_CS_fsm_reg_n_0_[49] ),
        .I3(\ap_CS_fsm_reg_n_0_[48] ),
        .I4(stall_start_ext_INST_0_i_8_n_3),
        .O51(stall_start_ext_INST_0_i_9_n_1),
        .O52(stall_start_ext_INST_0_i_9_n_2),
        .PROP(stall_start_ext_INST_0_i_9_n_3));
  FDRE \trunc_ln_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[2]),
        .Q(trunc_ln_reg_152[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[12]),
        .Q(trunc_ln_reg_152[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[13]),
        .Q(trunc_ln_reg_152[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[14]),
        .Q(trunc_ln_reg_152[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[15]),
        .Q(trunc_ln_reg_152[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[16]),
        .Q(trunc_ln_reg_152[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[17]),
        .Q(trunc_ln_reg_152[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[18]),
        .Q(trunc_ln_reg_152[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[19]),
        .Q(trunc_ln_reg_152[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[20]),
        .Q(trunc_ln_reg_152[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[21]),
        .Q(trunc_ln_reg_152[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[3]),
        .Q(trunc_ln_reg_152[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[22]),
        .Q(trunc_ln_reg_152[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[23]),
        .Q(trunc_ln_reg_152[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[24]),
        .Q(trunc_ln_reg_152[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[25]),
        .Q(trunc_ln_reg_152[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[26]),
        .Q(trunc_ln_reg_152[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[27]),
        .Q(trunc_ln_reg_152[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[28]),
        .Q(trunc_ln_reg_152[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[29]),
        .Q(trunc_ln_reg_152[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[30]),
        .Q(trunc_ln_reg_152[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[31]),
        .Q(trunc_ln_reg_152[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[4]),
        .Q(trunc_ln_reg_152[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[32]),
        .Q(trunc_ln_reg_152[30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[33]),
        .Q(trunc_ln_reg_152[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[34]),
        .Q(trunc_ln_reg_152[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[35]),
        .Q(trunc_ln_reg_152[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[36]),
        .Q(trunc_ln_reg_152[34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[37]),
        .Q(trunc_ln_reg_152[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[38]),
        .Q(trunc_ln_reg_152[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[39]),
        .Q(trunc_ln_reg_152[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[40]),
        .Q(trunc_ln_reg_152[38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[41]),
        .Q(trunc_ln_reg_152[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[5]),
        .Q(trunc_ln_reg_152[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[42]),
        .Q(trunc_ln_reg_152[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[43]),
        .Q(trunc_ln_reg_152[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[44]),
        .Q(trunc_ln_reg_152[42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[45]),
        .Q(trunc_ln_reg_152[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[46]),
        .Q(trunc_ln_reg_152[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[47]),
        .Q(trunc_ln_reg_152[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[48]),
        .Q(trunc_ln_reg_152[46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[49]),
        .Q(trunc_ln_reg_152[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[50]),
        .Q(trunc_ln_reg_152[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[51]),
        .Q(trunc_ln_reg_152[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[6]),
        .Q(trunc_ln_reg_152[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[52]),
        .Q(trunc_ln_reg_152[50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[53]),
        .Q(trunc_ln_reg_152[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[54]),
        .Q(trunc_ln_reg_152[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[55]),
        .Q(trunc_ln_reg_152[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[56]),
        .Q(trunc_ln_reg_152[54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[57]),
        .Q(trunc_ln_reg_152[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[58]),
        .Q(trunc_ln_reg_152[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[59]),
        .Q(trunc_ln_reg_152[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[60]),
        .Q(trunc_ln_reg_152[58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[61]),
        .Q(trunc_ln_reg_152[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[7]),
        .Q(trunc_ln_reg_152[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[62]),
        .Q(trunc_ln_reg_152[60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[63]),
        .Q(trunc_ln_reg_152[61]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[8]),
        .Q(trunc_ln_reg_152[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[9]),
        .Q(trunc_ln_reg_152[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[10]),
        .Q(trunc_ln_reg_152[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_152_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[11]),
        .Q(trunc_ln_reg_152[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_control_s_axi
   (interrupt,
    event_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    ap_start,
    ap_done_reg_reg,
    D,
    \int_size_reg[30]_0 ,
    int_ap_start_reg_0,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_0,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_1,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_0,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_1,
    \i_fu_58_reg[30] ,
    \i_fu_58_reg[30]_0 ,
    \i_fu_58_reg[30]_1 ,
    \int_size_reg[16]_0 ,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    Q,
    ap_ready,
    ap_done_reg,
    s_axi_control_ARADDR,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    stall_start_str_INST_0_i_2,
    stall_start_str_INST_0_i_2_0,
    stall_start_str_INST_0_i_2_1,
    stall_start_str_INST_0_i_2_2,
    stall_start_str_INST_0_i_1,
    stall_start_str_INST_0_i_1_0,
    stall_start_str_INST_0_i_1_1,
    s_axi_control_AWADDR);
  output interrupt;
  output event_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output ap_start;
  output ap_done_reg_reg;
  output [61:0]D;
  output [30:0]\int_size_reg[30]_0 ;
  output [0:0]int_ap_start_reg_0;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_0;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_1;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_0;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_1;
  output \i_fu_58_reg[30] ;
  output \i_fu_58_reg[30]_0 ;
  output \i_fu_58_reg[30]_1 ;
  output \int_size_reg[16]_0 ;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input [0:0]Q;
  input ap_ready;
  input ap_done_reg;
  input [5:0]s_axi_control_ARADDR;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input stall_start_str_INST_0_i_2;
  input stall_start_str_INST_0_i_2_0;
  input stall_start_str_INST_0_i_2_1;
  input stall_start_str_INST_0_i_2_2;
  input [0:0]stall_start_str_INST_0_i_1;
  input stall_start_str_INST_0_i_1_0;
  input stall_start_str_INST_0_i_1_1;
  input [5:0]s_axi_control_AWADDR;

  wire [61:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_done_i_1_n_0;
  wire auto_restart_done_reg_n_0;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire \empty_reg_158_reg[30]_i_10_n_0 ;
  wire \empty_reg_158_reg[30]_i_10_n_1 ;
  wire \empty_reg_158_reg[30]_i_10_n_2 ;
  wire \empty_reg_158_reg[30]_i_10_n_3 ;
  wire \empty_reg_158_reg[30]_i_11_n_0 ;
  wire \empty_reg_158_reg[30]_i_11_n_1 ;
  wire \empty_reg_158_reg[30]_i_11_n_2 ;
  wire \empty_reg_158_reg[30]_i_11_n_3 ;
  wire \empty_reg_158_reg[30]_i_12_n_0 ;
  wire \empty_reg_158_reg[30]_i_12_n_1 ;
  wire \empty_reg_158_reg[30]_i_12_n_2 ;
  wire \empty_reg_158_reg[30]_i_12_n_3 ;
  wire \empty_reg_158_reg[30]_i_13_n_0 ;
  wire \empty_reg_158_reg[30]_i_13_n_1 ;
  wire \empty_reg_158_reg[30]_i_13_n_2 ;
  wire \empty_reg_158_reg[30]_i_13_n_3 ;
  wire \empty_reg_158_reg[30]_i_14_n_0 ;
  wire \empty_reg_158_reg[30]_i_14_n_1 ;
  wire \empty_reg_158_reg[30]_i_14_n_2 ;
  wire \empty_reg_158_reg[30]_i_14_n_3 ;
  wire \empty_reg_158_reg[30]_i_15_n_0 ;
  wire \empty_reg_158_reg[30]_i_15_n_1 ;
  wire \empty_reg_158_reg[30]_i_15_n_2 ;
  wire \empty_reg_158_reg[30]_i_15_n_3 ;
  wire \empty_reg_158_reg[30]_i_16_n_0 ;
  wire \empty_reg_158_reg[30]_i_16_n_1 ;
  wire \empty_reg_158_reg[30]_i_16_n_2 ;
  wire \empty_reg_158_reg[30]_i_16_n_3 ;
  wire \empty_reg_158_reg[30]_i_17_n_0 ;
  wire \empty_reg_158_reg[30]_i_17_n_1 ;
  wire \empty_reg_158_reg[30]_i_17_n_2 ;
  wire \empty_reg_158_reg[30]_i_17_n_3 ;
  wire \empty_reg_158_reg[30]_i_18_n_0 ;
  wire \empty_reg_158_reg[30]_i_18_n_1 ;
  wire \empty_reg_158_reg[30]_i_18_n_2 ;
  wire \empty_reg_158_reg[30]_i_18_n_3 ;
  wire \empty_reg_158_reg[30]_i_19_n_0 ;
  wire \empty_reg_158_reg[30]_i_19_n_1 ;
  wire \empty_reg_158_reg[30]_i_19_n_2 ;
  wire \empty_reg_158_reg[30]_i_19_n_3 ;
  wire \empty_reg_158_reg[30]_i_2_n_0 ;
  wire \empty_reg_158_reg[30]_i_2_n_1 ;
  wire \empty_reg_158_reg[30]_i_2_n_2 ;
  wire \empty_reg_158_reg[30]_i_3_n_0 ;
  wire \empty_reg_158_reg[30]_i_3_n_1 ;
  wire \empty_reg_158_reg[30]_i_3_n_2 ;
  wire \empty_reg_158_reg[30]_i_3_n_3 ;
  wire \empty_reg_158_reg[30]_i_4_n_0 ;
  wire \empty_reg_158_reg[30]_i_4_n_1 ;
  wire \empty_reg_158_reg[30]_i_4_n_2 ;
  wire \empty_reg_158_reg[30]_i_4_n_3 ;
  wire \empty_reg_158_reg[30]_i_5_n_0 ;
  wire \empty_reg_158_reg[30]_i_5_n_1 ;
  wire \empty_reg_158_reg[30]_i_5_n_2 ;
  wire \empty_reg_158_reg[30]_i_5_n_3 ;
  wire \empty_reg_158_reg[30]_i_6_n_0 ;
  wire \empty_reg_158_reg[30]_i_6_n_1 ;
  wire \empty_reg_158_reg[30]_i_6_n_2 ;
  wire \empty_reg_158_reg[30]_i_6_n_3 ;
  wire \empty_reg_158_reg[30]_i_7_n_0 ;
  wire \empty_reg_158_reg[30]_i_7_n_1 ;
  wire \empty_reg_158_reg[30]_i_7_n_2 ;
  wire \empty_reg_158_reg[30]_i_7_n_3 ;
  wire \empty_reg_158_reg[30]_i_8_n_0 ;
  wire \empty_reg_158_reg[30]_i_8_n_1 ;
  wire \empty_reg_158_reg[30]_i_8_n_2 ;
  wire \empty_reg_158_reg[30]_i_8_n_3 ;
  wire \empty_reg_158_reg[30]_i_9_n_0 ;
  wire \empty_reg_158_reg[30]_i_9_n_1 ;
  wire \empty_reg_158_reg[30]_i_9_n_2 ;
  wire \empty_reg_158_reg[30]_i_9_n_3 ;
  wire event_start;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_1;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_1;
  wire \i_fu_58_reg[30] ;
  wire \i_fu_58_reg[30]_0 ;
  wire \i_fu_58_reg[30]_1 ;
  wire int_ap_continue0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_event_start0;
  wire int_event_start_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_output_r[31]_i_1_n_0 ;
  wire \int_output_r[63]_i_1_n_0 ;
  wire [31:0]int_output_r_reg0;
  wire [31:0]int_output_r_reg02_out;
  wire \int_output_r_reg_n_0_[0] ;
  wire \int_output_r_reg_n_0_[1] ;
  wire [31:0]int_size0;
  wire \int_size[31]_i_1_n_0 ;
  wire \int_size[31]_i_3_n_0 ;
  wire \int_size_reg[16]_0 ;
  wire [30:0]\int_size_reg[30]_0 ;
  wire \int_size_reg_n_0_[31] ;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire interrupt;
  wire [9:0]p_0_in;
  wire p_0_in_0;
  wire [7:2]p_3_in;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]stall_start_str_INST_0_i_1;
  wire stall_start_str_INST_0_i_10_n_1;
  wire stall_start_str_INST_0_i_11_n_1;
  wire stall_start_str_INST_0_i_12_n_1;
  wire stall_start_str_INST_0_i_1_0;
  wire stall_start_str_INST_0_i_1_1;
  wire stall_start_str_INST_0_i_2;
  wire stall_start_str_INST_0_i_2_0;
  wire stall_start_str_INST_0_i_2_1;
  wire stall_start_str_INST_0_i_2_2;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(ap_done_reg),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ap_done_reg_i_1
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(auto_restart_status_reg_n_0),
        .I3(p_3_in[4]),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'h0F2F0F0F00220000)) 
    auto_restart_done_i_1
       (.I0(Q),
        .I1(ap_start),
        .I2(p_3_in[4]),
        .I3(p_3_in[2]),
        .I4(auto_restart_status_reg_n_0),
        .I5(auto_restart_done_reg_n_0),
        .O(auto_restart_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_done_i_1_n_0),
        .Q(auto_restart_done_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFDF0)) 
    auto_restart_status_i_1
       (.I0(Q),
        .I1(ap_start),
        .I2(p_3_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_10 
       (.GE(\empty_reg_158_reg[30]_i_10_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [28]),
        .I3(\int_size_reg[30]_0 [29]),
        .I4(\empty_reg_158_reg[30]_i_2_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_10_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_10_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_10_n_3 ));
  LUT6CY #(
    .INIT(64'h00FF00F0000F000F)) 
    \empty_reg_158_reg[30]_i_11 
       (.GE(\empty_reg_158_reg[30]_i_11_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [30]),
        .I3(\int_size_reg_n_0_[31] ),
        .I4(\empty_reg_158_reg[30]_i_10_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_11_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_11_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_11_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_12 
       (.GE(\empty_reg_158_reg[30]_i_12_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [0]),
        .I3(\int_size_reg[30]_0 [1]),
        .I4(1'b0),
        .O51(\empty_reg_158_reg[30]_i_12_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_12_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_12_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_13 
       (.GE(\empty_reg_158_reg[30]_i_13_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [2]),
        .I3(\int_size_reg[30]_0 [3]),
        .I4(\empty_reg_158_reg[30]_i_12_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_13_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_13_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_13_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_14 
       (.GE(\empty_reg_158_reg[30]_i_14_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [4]),
        .I3(\int_size_reg[30]_0 [5]),
        .I4(\empty_reg_158_reg[30]_i_3_n_0 ),
        .O51(\empty_reg_158_reg[30]_i_14_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_14_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_14_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_15 
       (.GE(\empty_reg_158_reg[30]_i_15_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [6]),
        .I3(\int_size_reg[30]_0 [7]),
        .I4(\empty_reg_158_reg[30]_i_14_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_15_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_15_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_15_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_16 
       (.GE(\empty_reg_158_reg[30]_i_16_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [8]),
        .I3(\int_size_reg[30]_0 [9]),
        .I4(\empty_reg_158_reg[30]_i_3_n_1 ),
        .O51(\empty_reg_158_reg[30]_i_16_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_16_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_16_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_17 
       (.GE(\empty_reg_158_reg[30]_i_17_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [10]),
        .I3(\int_size_reg[30]_0 [11]),
        .I4(\empty_reg_158_reg[30]_i_16_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_17_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_17_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_17_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_18 
       (.GE(\empty_reg_158_reg[30]_i_18_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [12]),
        .I3(\int_size_reg[30]_0 [13]),
        .I4(\empty_reg_158_reg[30]_i_3_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_18_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_18_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_18_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_19 
       (.GE(\empty_reg_158_reg[30]_i_19_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [14]),
        .I3(\int_size_reg[30]_0 [15]),
        .I4(\empty_reg_158_reg[30]_i_18_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_19_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_19_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_19_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \empty_reg_158_reg[30]_i_2 
       (.CIN(\empty_reg_158_reg[30]_i_3_n_3 ),
        .COUTB(\empty_reg_158_reg[30]_i_2_n_0 ),
        .COUTD(\empty_reg_158_reg[30]_i_2_n_1 ),
        .COUTF(\empty_reg_158_reg[30]_i_2_n_2 ),
        .COUTH(\int_size_reg[16]_0 ),
        .CYA(\empty_reg_158_reg[30]_i_4_n_2 ),
        .CYB(\empty_reg_158_reg[30]_i_5_n_2 ),
        .CYC(\empty_reg_158_reg[30]_i_6_n_2 ),
        .CYD(\empty_reg_158_reg[30]_i_7_n_2 ),
        .CYE(\empty_reg_158_reg[30]_i_8_n_2 ),
        .CYF(\empty_reg_158_reg[30]_i_9_n_2 ),
        .CYG(\empty_reg_158_reg[30]_i_10_n_2 ),
        .CYH(\empty_reg_158_reg[30]_i_11_n_2 ),
        .GEA(\empty_reg_158_reg[30]_i_4_n_0 ),
        .GEB(\empty_reg_158_reg[30]_i_5_n_0 ),
        .GEC(\empty_reg_158_reg[30]_i_6_n_0 ),
        .GED(\empty_reg_158_reg[30]_i_7_n_0 ),
        .GEE(\empty_reg_158_reg[30]_i_8_n_0 ),
        .GEF(\empty_reg_158_reg[30]_i_9_n_0 ),
        .GEG(\empty_reg_158_reg[30]_i_10_n_0 ),
        .GEH(\empty_reg_158_reg[30]_i_11_n_0 ),
        .PROPA(\empty_reg_158_reg[30]_i_4_n_3 ),
        .PROPB(\empty_reg_158_reg[30]_i_5_n_3 ),
        .PROPC(\empty_reg_158_reg[30]_i_6_n_3 ),
        .PROPD(\empty_reg_158_reg[30]_i_7_n_3 ),
        .PROPE(\empty_reg_158_reg[30]_i_8_n_3 ),
        .PROPF(\empty_reg_158_reg[30]_i_9_n_3 ),
        .PROPG(\empty_reg_158_reg[30]_i_10_n_3 ),
        .PROPH(\empty_reg_158_reg[30]_i_11_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \empty_reg_158_reg[30]_i_3 
       (.CIN(1'b0),
        .COUTB(\empty_reg_158_reg[30]_i_3_n_0 ),
        .COUTD(\empty_reg_158_reg[30]_i_3_n_1 ),
        .COUTF(\empty_reg_158_reg[30]_i_3_n_2 ),
        .COUTH(\empty_reg_158_reg[30]_i_3_n_3 ),
        .CYA(\empty_reg_158_reg[30]_i_12_n_2 ),
        .CYB(\empty_reg_158_reg[30]_i_13_n_2 ),
        .CYC(\empty_reg_158_reg[30]_i_14_n_2 ),
        .CYD(\empty_reg_158_reg[30]_i_15_n_2 ),
        .CYE(\empty_reg_158_reg[30]_i_16_n_2 ),
        .CYF(\empty_reg_158_reg[30]_i_17_n_2 ),
        .CYG(\empty_reg_158_reg[30]_i_18_n_2 ),
        .CYH(\empty_reg_158_reg[30]_i_19_n_2 ),
        .GEA(\empty_reg_158_reg[30]_i_12_n_0 ),
        .GEB(\empty_reg_158_reg[30]_i_13_n_0 ),
        .GEC(\empty_reg_158_reg[30]_i_14_n_0 ),
        .GED(\empty_reg_158_reg[30]_i_15_n_0 ),
        .GEE(\empty_reg_158_reg[30]_i_16_n_0 ),
        .GEF(\empty_reg_158_reg[30]_i_17_n_0 ),
        .GEG(\empty_reg_158_reg[30]_i_18_n_0 ),
        .GEH(\empty_reg_158_reg[30]_i_19_n_0 ),
        .PROPA(\empty_reg_158_reg[30]_i_12_n_3 ),
        .PROPB(\empty_reg_158_reg[30]_i_13_n_3 ),
        .PROPC(\empty_reg_158_reg[30]_i_14_n_3 ),
        .PROPD(\empty_reg_158_reg[30]_i_15_n_3 ),
        .PROPE(\empty_reg_158_reg[30]_i_16_n_3 ),
        .PROPF(\empty_reg_158_reg[30]_i_17_n_3 ),
        .PROPG(\empty_reg_158_reg[30]_i_18_n_3 ),
        .PROPH(\empty_reg_158_reg[30]_i_19_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_4 
       (.GE(\empty_reg_158_reg[30]_i_4_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [16]),
        .I3(\int_size_reg[30]_0 [17]),
        .I4(\empty_reg_158_reg[30]_i_3_n_3 ),
        .O51(\empty_reg_158_reg[30]_i_4_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_4_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_4_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_5 
       (.GE(\empty_reg_158_reg[30]_i_5_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [18]),
        .I3(\int_size_reg[30]_0 [19]),
        .I4(\empty_reg_158_reg[30]_i_4_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_5_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_5_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_5_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_6 
       (.GE(\empty_reg_158_reg[30]_i_6_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [20]),
        .I3(\int_size_reg[30]_0 [21]),
        .I4(\empty_reg_158_reg[30]_i_2_n_0 ),
        .O51(\empty_reg_158_reg[30]_i_6_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_6_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_6_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_7 
       (.GE(\empty_reg_158_reg[30]_i_7_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [22]),
        .I3(\int_size_reg[30]_0 [23]),
        .I4(\empty_reg_158_reg[30]_i_6_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_7_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_7_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_7_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_8 
       (.GE(\empty_reg_158_reg[30]_i_8_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [24]),
        .I3(\int_size_reg[30]_0 [25]),
        .I4(\empty_reg_158_reg[30]_i_2_n_1 ),
        .O51(\empty_reg_158_reg[30]_i_8_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_8_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_8_n_3 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \empty_reg_158_reg[30]_i_9 
       (.GE(\empty_reg_158_reg[30]_i_9_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\int_size_reg[30]_0 [26]),
        .I3(\int_size_reg[30]_0 [27]),
        .I4(\empty_reg_158_reg[30]_i_8_n_2 ),
        .O51(\empty_reg_158_reg[30]_i_9_n_1 ),
        .O52(\empty_reg_158_reg[30]_i_9_n_2 ),
        .PROP(\empty_reg_158_reg[30]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_continue_i_1
       (.I0(s_axi_control_WDATA[4]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(int_event_start_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_ap_continue0));
  FDRE int_ap_continue_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_continue0),
        .Q(p_3_in[4]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7F770F000F00)) 
    int_ap_ready_i_1
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(p_3_in[7]),
        .I3(ap_ready),
        .I4(\rdata[9]_i_2_n_0 ),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_ready),
        .I2(int_event_start0),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAA8A)) 
    int_auto_restart_i_1
       (.I0(p_3_in[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(int_event_start_i_2_n_0),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(s_axi_control_WDATA[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_event_start_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(int_event_start_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_event_start0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    int_event_start_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(int_event_start_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_event_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_event_start0),
        .Q(event_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_event_start_i_2_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_ier[1]_i_1 
       (.I0(int_event_start_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .O(\int_ier[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(\int_ier[1]_i_1_n_0 ),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(\int_ier[1]_i_1_n_0 ),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFF77777FFF88888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_isr[0]_i_2 
       (.I0(int_event_start_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_ready),
        .I3(p_0_in_0),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_output_r_reg_n_0_[0] ),
        .O(int_output_r_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[8]),
        .O(int_output_r_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[9]),
        .O(int_output_r_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[10]),
        .O(int_output_r_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[11]),
        .O(int_output_r_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[12]),
        .O(int_output_r_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[13]),
        .O(int_output_r_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[14]),
        .O(int_output_r_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[15]),
        .O(int_output_r_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[16]),
        .O(int_output_r_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[17]),
        .O(int_output_r_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_output_r_reg_n_0_[1] ),
        .O(int_output_r_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[18]),
        .O(int_output_r_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[19]),
        .O(int_output_r_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[20]),
        .O(int_output_r_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[21]),
        .O(int_output_r_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[22]),
        .O(int_output_r_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[23]),
        .O(int_output_r_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[24]),
        .O(int_output_r_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[25]),
        .O(int_output_r_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[26]),
        .O(int_output_r_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[27]),
        .O(int_output_r_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[0]),
        .O(int_output_r_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[28]),
        .O(int_output_r_reg02_out[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_output_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_size[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_output_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[29]),
        .O(int_output_r_reg02_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[30]),
        .O(int_output_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[31]),
        .O(int_output_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[32]),
        .O(int_output_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[33]),
        .O(int_output_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[34]),
        .O(int_output_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[35]),
        .O(int_output_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[36]),
        .O(int_output_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[37]),
        .O(int_output_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[1]),
        .O(int_output_r_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[38]),
        .O(int_output_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[39]),
        .O(int_output_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[40]),
        .O(int_output_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[41]),
        .O(int_output_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[42]),
        .O(int_output_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[43]),
        .O(int_output_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[44]),
        .O(int_output_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[45]),
        .O(int_output_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[46]),
        .O(int_output_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[47]),
        .O(int_output_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[2]),
        .O(int_output_r_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[48]),
        .O(int_output_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[49]),
        .O(int_output_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[50]),
        .O(int_output_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[51]),
        .O(int_output_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[52]),
        .O(int_output_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[53]),
        .O(int_output_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[54]),
        .O(int_output_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[55]),
        .O(int_output_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[56]),
        .O(int_output_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[57]),
        .O(int_output_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[3]),
        .O(int_output_r_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[58]),
        .O(int_output_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[59]),
        .O(int_output_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[60]),
        .O(int_output_r_reg0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_output_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_size[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_output_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[61]),
        .O(int_output_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[4]),
        .O(int_output_r_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[5]),
        .O(int_output_r_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[6]),
        .O(int_output_r_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[7]),
        .O(int_output_r_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[0]),
        .Q(\int_output_r_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[10]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[11]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[12]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[13]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[14]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[15]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[16]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[17]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[18]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[19]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[1]),
        .Q(\int_output_r_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[20]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[21]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[22]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[23]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[24]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[25]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[26]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[27]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[28]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[29]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[2]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[30]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[31]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[0]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[1]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[2]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[3]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[4]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[5]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[6]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[7]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[3]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[8]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[9]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[10]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[11]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[12]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[13]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[14]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[15]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[16]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[17]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[4]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[18]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[19]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[20]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[21]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[22]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[23]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[24]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[25]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[26]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[27]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[5]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[28]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[29]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[30]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[31]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[6]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[7]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[8]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg02_out[9]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [0]),
        .O(int_size0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [10]),
        .O(int_size0[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [11]),
        .O(int_size0[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [12]),
        .O(int_size0[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [13]),
        .O(int_size0[13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [14]),
        .O(int_size0[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [15]),
        .O(int_size0[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [16]),
        .O(int_size0[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [17]),
        .O(int_size0[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [18]),
        .O(int_size0[18]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [19]),
        .O(int_size0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [1]),
        .O(int_size0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [20]),
        .O(int_size0[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [21]),
        .O(int_size0[21]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [22]),
        .O(int_size0[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_size_reg[30]_0 [23]),
        .O(int_size0[23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [24]),
        .O(int_size0[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [25]),
        .O(int_size0[25]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [26]),
        .O(int_size0[26]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [27]),
        .O(int_size0[27]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [28]),
        .O(int_size0[28]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [29]),
        .O(int_size0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [2]),
        .O(int_size0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg[30]_0 [30]),
        .O(int_size0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_size[31]_i_1 
       (.I0(\int_size[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_size[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_size_reg_n_0_[31] ),
        .O(int_size0[31]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \int_size[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(\int_size[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [3]),
        .O(int_size0[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [4]),
        .O(int_size0[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [5]),
        .O(int_size0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [6]),
        .O(int_size0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_size_reg[30]_0 [7]),
        .O(int_size0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [8]),
        .O(int_size0[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_size[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_size_reg[30]_0 [9]),
        .O(int_size0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[0]),
        .Q(\int_size_reg[30]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[10]),
        .Q(\int_size_reg[30]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[11]),
        .Q(\int_size_reg[30]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[12]),
        .Q(\int_size_reg[30]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[13]),
        .Q(\int_size_reg[30]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[14]),
        .Q(\int_size_reg[30]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[15]),
        .Q(\int_size_reg[30]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[16]),
        .Q(\int_size_reg[30]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[17]),
        .Q(\int_size_reg[30]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[18]),
        .Q(\int_size_reg[30]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[19]),
        .Q(\int_size_reg[30]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[1]),
        .Q(\int_size_reg[30]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[20]),
        .Q(\int_size_reg[30]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[21]),
        .Q(\int_size_reg[30]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[22]),
        .Q(\int_size_reg[30]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[23]),
        .Q(\int_size_reg[30]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[24]),
        .Q(\int_size_reg[30]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[25]),
        .Q(\int_size_reg[30]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[26]),
        .Q(\int_size_reg[30]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[27]),
        .Q(\int_size_reg[30]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[28]),
        .Q(\int_size_reg[30]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[29]),
        .Q(\int_size_reg[30]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[2]),
        .Q(\int_size_reg[30]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[30]),
        .Q(\int_size_reg[30]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[31]),
        .Q(\int_size_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[3]),
        .Q(\int_size_reg[30]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[4]),
        .Q(\int_size_reg[30]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[5]),
        .Q(\int_size_reg[30]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[6]),
        .Q(\int_size_reg[30]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[7]),
        .Q(\int_size_reg[30]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[8]),
        .Q(\int_size_reg[30]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[9]),
        .Q(\int_size_reg[30]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00FF000E)) 
    int_task_ap_done_i_1
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(auto_restart_status_reg_n_0),
        .I3(p_3_in[4]),
        .I4(auto_restart_done_reg_n_0),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h3101)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[0]_i_3_n_0 ),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[0]_i_2 
       (.I0(\int_output_r_reg_n_0_[0] ),
        .I1(D[30]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [0]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(int_gie_reg_n_0),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [10]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[40]),
        .I4(D[8]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [11]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[41]),
        .I4(D[9]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [12]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[42]),
        .I4(D[10]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [13]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[43]),
        .I4(D[11]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [14]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[44]),
        .I4(D[12]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [15]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[45]),
        .I4(D[13]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [16]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[46]),
        .I4(D[14]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [17]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[47]),
        .I4(D[15]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [18]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[48]),
        .I4(D[16]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [19]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[49]),
        .I4(D[17]),
        .O(\rdata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(\int_output_r_reg_n_0_[1] ),
        .I1(D[31]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [1]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(p_0_in_0),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [20]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[50]),
        .I4(D[18]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [21]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[51]),
        .I4(D[19]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [22]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[52]),
        .I4(D[20]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [23]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[53]),
        .I4(D[21]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [24]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[54]),
        .I4(D[22]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [25]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[55]),
        .I4(D[23]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [26]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[56]),
        .I4(D[24]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [27]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[57]),
        .I4(D[25]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [28]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[58]),
        .I4(D[26]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[59]),
        .I4(D[27]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \rdata[2]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(p_3_in[2]),
        .I2(\rdata[2]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[2]_i_2 
       (.I0(D[0]),
        .I1(D[32]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [2]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [30]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[60]),
        .I4(D[28]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(D[29]),
        .I1(D[61]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg_n_0_[31] ),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h10000111)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \rdata[3]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[3]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[3]_i_2 
       (.I0(D[1]),
        .I1(D[33]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [3]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \rdata[4]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(p_3_in[4]),
        .I2(\rdata[4]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[4]_i_2 
       (.I0(D[2]),
        .I1(D[34]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [4]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[35]),
        .I4(D[3]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [6]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[36]),
        .I4(D[4]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0101)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[9]_i_2_n_0 ),
        .I4(p_3_in[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[7]_i_2 
       (.I0(D[5]),
        .I1(D[37]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [7]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(\int_size_reg[30]_0 [8]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(D[38]),
        .I4(D[6]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(interrupt),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[9]_i_2 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[9]_i_3 
       (.I0(D[7]),
        .I1(D[39]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_size_reg[30]_0 [9]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'h00FD00D0002D002D)) 
    stall_start_str_INST_0_i_10
       (.GE(\i_fu_58_reg[30] ),
        .I0(stall_start_str_INST_0_i_1),
        .I1(stall_start_str_INST_0_i_1_0),
        .I2(\int_size_reg[30]_0 [30]),
        .I3(\int_size_reg_n_0_[31] ),
        .I4(stall_start_str_INST_0_i_1_1),
        .O51(stall_start_str_INST_0_i_10_n_1),
        .O52(\i_fu_58_reg[30]_0 ),
        .PROP(\i_fu_58_reg[30]_1 ));
  LUT6CY #(
    .INIT(64'hEE8E8E8860066006)) 
    stall_start_str_INST_0_i_11
       (.GE(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_0),
        .I0(stall_start_str_INST_0_i_2_1),
        .I1(\int_size_reg[30]_0 [1]),
        .I2(stall_start_str_INST_0_i_2_2),
        .I3(\int_size_reg[30]_0 [0]),
        .I4(1'b0),
        .O51(stall_start_str_INST_0_i_11_n_1),
        .O52(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1),
        .PROP(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1_1));
  LUT6CY #(
    .INIT(64'hDDD4D44409900990)) 
    stall_start_str_INST_0_i_12
       (.GE(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0),
        .I0(stall_start_str_INST_0_i_2),
        .I1(\int_size_reg[30]_0 [3]),
        .I2(stall_start_str_INST_0_i_2_0),
        .I3(\int_size_reg[30]_0 [2]),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1),
        .O51(stall_start_str_INST_0_i_12_n_1),
        .O52(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_0),
        .PROP(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0_1));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int_reg_0,
    push,
    \int_size_reg[17] ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg,
    i_fu_58,
    D,
    E,
    stall_done_str,
    stall_start_str,
    \i_fu_58_reg[29] ,
    \int_size_reg[29] ,
    ap_loop_init_int_reg_1,
    \i_fu_58_reg[3] ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret,
    \i_fu_58_reg[0] ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1,
    ap_rst_n_inv_reg,
    ap_rst_n_inv_reg_0,
    ap_rst_n_inv_reg_1,
    ap_rst_n_inv_reg_2,
    ap_rst_n_inv,
    ap_clk,
    \i_fu_58_reg[4] ,
    \waddr_reg[0] ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg,
    input_stream_TVALID_int_regslice,
    gmem1_WREADY,
    Q,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[4] ,
    ap_wait_0,
    ap_str_blocking_n_reg,
    \i_fu_58_reg[30] ,
    \i_fu_58_reg[7] ,
    \i_fu_58_reg[29]_0 ,
    \i_fu_58_reg[27] ,
    stall_start_str_INST_0_i_1_0,
    \i_fu_58_reg[3]_0 ,
    add_ln24_fu_100_p2,
    stall_start_str_INST_0_i_3_0,
    stall_start_str_INST_0_i_3_1,
    stall_start_str_INST_0_i_3_2,
    stall_start_str_INST_0_i_3_3,
    stall_start_str_INST_0_i_3_4,
    stall_start_str_INST_0_i_3_5,
    \i_fu_58_reg[4]_0 ,
    \i_fu_58_reg[4]_1 ,
    \i_fu_58_reg[4]_2 ,
    \i_fu_58_reg[1] ,
    \i_fu_58_reg[0]_0 ,
    \i_fu_58_reg[28] ,
    \i_fu_58_reg[1]_0 ,
    \i_fu_58_reg[2] ,
    \i_fu_58_reg[2]_0 ,
    \i_fu_58_reg[1]_1 ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0);
  output ap_loop_init_int_reg_0;
  output push;
  output \int_size_reg[17] ;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg;
  output i_fu_58;
  output [1:0]D;
  output [0:0]E;
  output stall_done_str;
  output stall_start_str;
  output [26:0]\i_fu_58_reg[29] ;
  output \int_size_reg[29] ;
  output ap_loop_init_int_reg_1;
  output \i_fu_58_reg[3] ;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret;
  output \i_fu_58_reg[0] ;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1;
  output ap_rst_n_inv_reg;
  output ap_rst_n_inv_reg_0;
  output ap_rst_n_inv_reg_1;
  output ap_rst_n_inv_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input \i_fu_58_reg[4] ;
  input \waddr_reg[0] ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  input input_stream_TVALID_int_regslice;
  input gmem1_WREADY;
  input [1:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[4] ;
  input ap_wait_0;
  input ap_str_blocking_n_reg;
  input [26:0]\i_fu_58_reg[30] ;
  input \i_fu_58_reg[7] ;
  input \i_fu_58_reg[29]_0 ;
  input \i_fu_58_reg[27] ;
  input [25:0]stall_start_str_INST_0_i_1_0;
  input \i_fu_58_reg[3]_0 ;
  input [0:0]add_ln24_fu_100_p2;
  input stall_start_str_INST_0_i_3_0;
  input stall_start_str_INST_0_i_3_1;
  input stall_start_str_INST_0_i_3_2;
  input stall_start_str_INST_0_i_3_3;
  input stall_start_str_INST_0_i_3_4;
  input stall_start_str_INST_0_i_3_5;
  input \i_fu_58_reg[4]_0 ;
  input \i_fu_58_reg[4]_1 ;
  input \i_fu_58_reg[4]_2 ;
  input \i_fu_58_reg[1] ;
  input \i_fu_58_reg[0]_0 ;
  input \i_fu_58_reg[28] ;
  input \i_fu_58_reg[1]_0 ;
  input \i_fu_58_reg[2] ;
  input \i_fu_58_reg[2]_0 ;
  input \i_fu_58_reg[1]_1 ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]add_ln24_fu_100_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire ap_rst_n_inv_reg_1;
  wire ap_rst_n_inv_reg_2;
  wire ap_str_blocking_n_reg;
  wire ap_wait_0;
  wire gmem1_WREADY;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1;
  wire i_fu_58;
  wire \i_fu_58[11]_i_2_n_0 ;
  wire \i_fu_58[15]_i_2_n_0 ;
  wire \i_fu_58[15]_i_3_n_0 ;
  wire \i_fu_58[15]_i_4_n_0 ;
  wire \i_fu_58[15]_i_5_n_0 ;
  wire \i_fu_58[15]_i_6_n_0 ;
  wire \i_fu_58[19]_i_2_n_0 ;
  wire \i_fu_58[19]_i_3_n_0 ;
  wire \i_fu_58[19]_i_4_n_0 ;
  wire \i_fu_58[19]_i_5_n_0 ;
  wire \i_fu_58[19]_i_6_n_0 ;
  wire \i_fu_58[23]_i_1_n_0 ;
  wire \i_fu_58[23]_i_2_n_0 ;
  wire \i_fu_58[23]_i_3_n_0 ;
  wire \i_fu_58[27]_i_1_n_0 ;
  wire \i_fu_58[27]_i_2_n_0 ;
  wire \i_fu_58[30]_i_4_n_0 ;
  wire \i_fu_58[30]_i_6_n_0 ;
  wire \i_fu_58[30]_i_7_n_0 ;
  wire \i_fu_58[30]_i_8_n_0 ;
  wire \i_fu_58[7]_i_2_n_0 ;
  wire \i_fu_58[7]_i_3_n_0 ;
  wire \i_fu_58[7]_i_4_n_0 ;
  wire \i_fu_58[8]_i_2_n_0 ;
  wire \i_fu_58_reg[0] ;
  wire \i_fu_58_reg[0]_0 ;
  wire \i_fu_58_reg[1] ;
  wire \i_fu_58_reg[1]_0 ;
  wire \i_fu_58_reg[1]_1 ;
  wire \i_fu_58_reg[27] ;
  wire \i_fu_58_reg[28] ;
  wire [26:0]\i_fu_58_reg[29] ;
  wire \i_fu_58_reg[29]_0 ;
  wire \i_fu_58_reg[2] ;
  wire \i_fu_58_reg[2]_0 ;
  wire [26:0]\i_fu_58_reg[30] ;
  wire \i_fu_58_reg[3] ;
  wire \i_fu_58_reg[3]_0 ;
  wire \i_fu_58_reg[4] ;
  wire \i_fu_58_reg[4]_0 ;
  wire \i_fu_58_reg[4]_1 ;
  wire \i_fu_58_reg[4]_2 ;
  wire \i_fu_58_reg[7] ;
  wire input_stream_TVALID_int_regslice;
  wire \int_size_reg[17] ;
  wire \int_size_reg[29] ;
  wire push;
  wire stall_done_str;
  wire stall_start_str;
  wire stall_start_str_INST_0_i_13_n_0;
  wire stall_start_str_INST_0_i_13_n_1;
  wire stall_start_str_INST_0_i_13_n_2;
  wire stall_start_str_INST_0_i_13_n_3;
  wire stall_start_str_INST_0_i_14_n_0;
  wire stall_start_str_INST_0_i_14_n_1;
  wire stall_start_str_INST_0_i_14_n_2;
  wire stall_start_str_INST_0_i_14_n_3;
  wire stall_start_str_INST_0_i_15_n_0;
  wire stall_start_str_INST_0_i_15_n_1;
  wire stall_start_str_INST_0_i_15_n_2;
  wire stall_start_str_INST_0_i_15_n_3;
  wire stall_start_str_INST_0_i_16_n_0;
  wire stall_start_str_INST_0_i_16_n_1;
  wire stall_start_str_INST_0_i_16_n_2;
  wire stall_start_str_INST_0_i_16_n_3;
  wire stall_start_str_INST_0_i_17_n_0;
  wire stall_start_str_INST_0_i_17_n_1;
  wire stall_start_str_INST_0_i_17_n_2;
  wire stall_start_str_INST_0_i_17_n_3;
  wire stall_start_str_INST_0_i_18_n_0;
  wire stall_start_str_INST_0_i_18_n_1;
  wire stall_start_str_INST_0_i_18_n_2;
  wire stall_start_str_INST_0_i_18_n_3;
  wire [25:0]stall_start_str_INST_0_i_1_0;
  wire stall_start_str_INST_0_i_1_n_0;
  wire stall_start_str_INST_0_i_1_n_1;
  wire stall_start_str_INST_0_i_1_n_2;
  wire stall_start_str_INST_0_i_20_n_0;
  wire stall_start_str_INST_0_i_21_n_0;
  wire stall_start_str_INST_0_i_22_n_0;
  wire stall_start_str_INST_0_i_24_n_0;
  wire stall_start_str_INST_0_i_25_n_0;
  wire stall_start_str_INST_0_i_26_n_0;
  wire stall_start_str_INST_0_i_27_n_0;
  wire stall_start_str_INST_0_i_28_n_0;
  wire stall_start_str_INST_0_i_29_n_0;
  wire stall_start_str_INST_0_i_2_n_0;
  wire stall_start_str_INST_0_i_2_n_1;
  wire stall_start_str_INST_0_i_2_n_2;
  wire stall_start_str_INST_0_i_2_n_3;
  wire stall_start_str_INST_0_i_30_n_0;
  wire stall_start_str_INST_0_i_31_n_0;
  wire stall_start_str_INST_0_i_3_0;
  wire stall_start_str_INST_0_i_3_1;
  wire stall_start_str_INST_0_i_3_2;
  wire stall_start_str_INST_0_i_3_3;
  wire stall_start_str_INST_0_i_3_4;
  wire stall_start_str_INST_0_i_3_5;
  wire stall_start_str_INST_0_i_3_n_0;
  wire stall_start_str_INST_0_i_3_n_1;
  wire stall_start_str_INST_0_i_3_n_2;
  wire stall_start_str_INST_0_i_3_n_3;
  wire stall_start_str_INST_0_i_4_n_0;
  wire stall_start_str_INST_0_i_4_n_1;
  wire stall_start_str_INST_0_i_4_n_2;
  wire stall_start_str_INST_0_i_4_n_3;
  wire stall_start_str_INST_0_i_5_n_0;
  wire stall_start_str_INST_0_i_5_n_1;
  wire stall_start_str_INST_0_i_5_n_2;
  wire stall_start_str_INST_0_i_5_n_3;
  wire stall_start_str_INST_0_i_6_n_0;
  wire stall_start_str_INST_0_i_6_n_1;
  wire stall_start_str_INST_0_i_6_n_2;
  wire stall_start_str_INST_0_i_6_n_3;
  wire stall_start_str_INST_0_i_7_n_0;
  wire stall_start_str_INST_0_i_7_n_1;
  wire stall_start_str_INST_0_i_7_n_2;
  wire stall_start_str_INST_0_i_7_n_3;
  wire stall_start_str_INST_0_i_8_n_0;
  wire stall_start_str_INST_0_i_8_n_1;
  wire stall_start_str_INST_0_i_8_n_2;
  wire stall_start_str_INST_0_i_8_n_3;
  wire stall_start_str_INST_0_i_9_n_0;
  wire stall_start_str_INST_0_i_9_n_1;
  wire stall_start_str_INST_0_i_9_n_3;
  wire \waddr_reg[0] ;

  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h08A80808)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(\int_size_reg[17] ),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(\int_size_reg[17] ),
        .I1(\i_fu_58_reg[4] ),
        .I2(gmem1_WREADY),
        .I3(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000A080FF80)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\int_size_reg[17] ),
        .I3(\i_fu_58_reg[4] ),
        .I4(gmem1_WREADY),
        .I5(ap_rst_n_inv),
        .O(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF2AEEAAAA)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I2(input_stream_TVALID_int_regslice),
        .I3(\int_size_reg[17] ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(ap_rst_n_inv),
        .O(ap_loop_init_int_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_reg_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hB0F0)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_fret__0_i_1
       (.I0(ap_rst_n_inv),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0),
        .I2(\i_fu_58_reg[3] ),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_rst_n_inv_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_fret__1_i_1
       (.I0(ap_rst_n_inv),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1),
        .O(ap_rst_n_inv_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_fret__2_i_1
       (.I0(ap_rst_n_inv),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\i_fu_58_reg[0] ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hB0F0)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_fret_i_1
       (.I0(ap_rst_n_inv),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_rst_n_inv_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0074)) 
    \i_fu_58[0]_i_1 
       (.I0(\i_fu_58_reg[1] ),
        .I1(i_fu_58),
        .I2(\i_fu_58_reg[0]_0 ),
        .I3(ap_loop_init_int_reg_1),
        .O(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hD52A2A2A)) 
    \i_fu_58[10]_i_1 
       (.I0(\i_fu_58_reg[30] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(\i_fu_58[11]_i_2_n_0 ),
        .I4(\i_fu_58_reg[30] [5]),
        .O(\i_fu_58_reg[29] [6]));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \i_fu_58[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I2(\i_fu_58_reg[30] [7]),
        .I3(\i_fu_58_reg[30] [6]),
        .I4(\i_fu_58_reg[30] [5]),
        .I5(\i_fu_58[11]_i_2_n_0 ),
        .O(\i_fu_58_reg[29] [7]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h002A0000)) 
    \i_fu_58[11]_i_2 
       (.I0(\i_fu_58_reg[30] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(\i_fu_58[8]_i_2_n_0 ),
        .I4(\i_fu_58_reg[7] ),
        .O(\i_fu_58[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_58[12]_i_1 
       (.I0(\i_fu_58[15]_i_3_n_0 ),
        .I1(\i_fu_58[15]_i_4_n_0 ),
        .O(\i_fu_58_reg[29] [8]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_58[13]_i_1 
       (.I0(\i_fu_58[15]_i_5_n_0 ),
        .I1(\i_fu_58[15]_i_4_n_0 ),
        .I2(\i_fu_58[15]_i_3_n_0 ),
        .O(\i_fu_58_reg[29] [9]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_58[14]_i_1 
       (.I0(\i_fu_58[15]_i_6_n_0 ),
        .I1(\i_fu_58[15]_i_5_n_0 ),
        .I2(\i_fu_58[15]_i_4_n_0 ),
        .I3(\i_fu_58[15]_i_3_n_0 ),
        .O(\i_fu_58_reg[29] [10]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \i_fu_58[15]_i_1 
       (.I0(\i_fu_58[15]_i_2_n_0 ),
        .I1(\i_fu_58[15]_i_3_n_0 ),
        .I2(\i_fu_58[15]_i_4_n_0 ),
        .I3(\i_fu_58[15]_i_5_n_0 ),
        .I4(\i_fu_58[15]_i_6_n_0 ),
        .O(\i_fu_58_reg[29] [11]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_58[15]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I2(\i_fu_58_reg[30] [11]),
        .O(\i_fu_58[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[15]_i_3 
       (.I0(\i_fu_58_reg[30] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \i_fu_58[15]_i_4 
       (.I0(\i_fu_58_reg[7] ),
        .I1(\i_fu_58[30]_i_7_n_0 ),
        .I2(\i_fu_58[8]_i_2_n_0 ),
        .O(\i_fu_58[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[15]_i_5 
       (.I0(\i_fu_58_reg[30] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[15]_i_6 
       (.I0(\i_fu_58_reg[30] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_58[16]_i_1 
       (.I0(\i_fu_58[19]_i_6_n_0 ),
        .I1(\i_fu_58[19]_i_5_n_0 ),
        .O(\i_fu_58_reg[29] [12]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_fu_58[17]_i_1 
       (.I0(\i_fu_58[19]_i_3_n_0 ),
        .I1(\i_fu_58[19]_i_6_n_0 ),
        .I2(\i_fu_58[19]_i_5_n_0 ),
        .O(\i_fu_58_reg[29] [13]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_fu_58[18]_i_1 
       (.I0(\i_fu_58[19]_i_4_n_0 ),
        .I1(\i_fu_58[19]_i_6_n_0 ),
        .I2(\i_fu_58[19]_i_3_n_0 ),
        .I3(\i_fu_58[19]_i_5_n_0 ),
        .O(\i_fu_58_reg[29] [14]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \i_fu_58[19]_i_1 
       (.I0(\i_fu_58[19]_i_2_n_0 ),
        .I1(\i_fu_58[19]_i_3_n_0 ),
        .I2(\i_fu_58[19]_i_4_n_0 ),
        .I3(\i_fu_58[19]_i_5_n_0 ),
        .I4(\i_fu_58[19]_i_6_n_0 ),
        .O(\i_fu_58_reg[29] [15]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[19]_i_2 
       (.I0(\i_fu_58_reg[30] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[19]_i_3 
       (.I0(\i_fu_58_reg[30] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[19]_i_4 
       (.I0(\i_fu_58_reg[30] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[19]_i_5 
       (.I0(\i_fu_58_reg[30] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \i_fu_58[19]_i_6 
       (.I0(\i_fu_58[30]_i_8_n_0 ),
        .I1(\i_fu_58[8]_i_2_n_0 ),
        .I2(\i_fu_58_reg[7] ),
        .I3(\i_fu_58[30]_i_7_n_0 ),
        .O(\i_fu_58[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00009F90)) 
    \i_fu_58[1]_i_1 
       (.I0(\i_fu_58_reg[1]_0 ),
        .I1(\i_fu_58_reg[1] ),
        .I2(i_fu_58),
        .I3(\i_fu_58_reg[1]_1 ),
        .I4(ap_loop_init_int_reg_1),
        .O(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_58[20]_i_1 
       (.I0(\i_fu_58[23]_i_3_n_0 ),
        .I1(\i_fu_58[30]_i_4_n_0 ),
        .O(\i_fu_58_reg[29] [16]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_58[21]_i_1 
       (.I0(\i_fu_58[23]_i_2_n_0 ),
        .I1(\i_fu_58[30]_i_4_n_0 ),
        .I2(\i_fu_58[23]_i_3_n_0 ),
        .O(\i_fu_58_reg[29] [17]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hD2222222)) 
    \i_fu_58[22]_i_1 
       (.I0(\i_fu_58_reg[30] [18]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58[23]_i_2_n_0 ),
        .I3(\i_fu_58[30]_i_4_n_0 ),
        .I4(\i_fu_58[23]_i_3_n_0 ),
        .O(\i_fu_58_reg[29] [18]));
  LUT6_2 #(
    .INIT(64'h1222222222222222)) 
    \i_fu_58[23]_i_1 
       (.I0(\i_fu_58_reg[30] [19]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58_reg[30] [18]),
        .I3(\i_fu_58[23]_i_2_n_0 ),
        .I4(\i_fu_58[23]_i_3_n_0 ),
        .I5(\i_fu_58[30]_i_4_n_0 ),
        .O5(\i_fu_58[23]_i_1_n_0 ),
        .O6(\i_fu_58_reg[29] [19]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[23]_i_2 
       (.I0(\i_fu_58_reg[30] [17]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[23]_i_3 
       (.I0(\i_fu_58_reg[30] [16]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \i_fu_58[24]_i_1 
       (.I0(\i_fu_58_reg[30] [20]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58[27]_i_2_n_0 ),
        .O(\i_fu_58_reg[29] [20]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h4414)) 
    \i_fu_58[25]_i_1 
       (.I0(\i_fu_58_reg[29]_0 ),
        .I1(\i_fu_58_reg[30] [21]),
        .I2(\i_fu_58_reg[30] [20]),
        .I3(\i_fu_58[27]_i_2_n_0 ),
        .O(\i_fu_58_reg[29] [21]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h55001540)) 
    \i_fu_58[26]_i_1 
       (.I0(\i_fu_58_reg[29]_0 ),
        .I1(\i_fu_58_reg[30] [21]),
        .I2(\i_fu_58_reg[30] [20]),
        .I3(\i_fu_58_reg[30] [22]),
        .I4(\i_fu_58[27]_i_2_n_0 ),
        .O(\i_fu_58_reg[29] [22]));
  LUT6_2 #(
    .INIT(64'h2222122222222222)) 
    \i_fu_58[27]_i_1 
       (.I0(\i_fu_58_reg[30] [23]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58_reg[30] [21]),
        .I3(\i_fu_58_reg[30] [20]),
        .I4(\i_fu_58[27]_i_2_n_0 ),
        .I5(\i_fu_58_reg[30] [22]),
        .O5(\i_fu_58[27]_i_1_n_0 ),
        .O6(\i_fu_58_reg[29] [23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \i_fu_58[27]_i_2 
       (.I0(\i_fu_58[30]_i_6_n_0 ),
        .I1(\i_fu_58[30]_i_8_n_0 ),
        .I2(\i_fu_58[8]_i_2_n_0 ),
        .I3(\i_fu_58_reg[7] ),
        .I4(\i_fu_58[30]_i_7_n_0 ),
        .I5(\i_fu_58_reg[27] ),
        .O(\i_fu_58[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hD222)) 
    \i_fu_58[28]_i_1 
       (.I0(\i_fu_58_reg[30] [24]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58[30]_i_4_n_0 ),
        .I3(\i_fu_58_reg[28] ),
        .O(\i_fu_58_reg[29] [24]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_fu_58[29]_i_1 
       (.I0(\i_fu_58_reg[30] [25]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58_reg[30] [24]),
        .I3(\i_fu_58_reg[28] ),
        .I4(\i_fu_58[30]_i_4_n_0 ),
        .O(\i_fu_58_reg[29] [25]));
  LUT6 #(
    .INIT(64'h000000002DFF2D00)) 
    \i_fu_58[2]_i_1 
       (.I0(\i_fu_58_reg[0]_0 ),
        .I1(\i_fu_58_reg[1]_0 ),
        .I2(\i_fu_58_reg[2] ),
        .I3(i_fu_58),
        .I4(\i_fu_58_reg[2]_0 ),
        .I5(ap_loop_init_int_reg_1),
        .O(\i_fu_58_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h008A0000)) 
    \i_fu_58[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(gmem1_WREADY),
        .I2(\i_fu_58_reg[4] ),
        .I3(\int_size_reg[17] ),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \i_fu_58[30]_i_2 
       (.I0(\int_size_reg[17] ),
        .I1(gmem1_WREADY),
        .I2(\i_fu_58_reg[4] ),
        .I3(input_stream_TVALID_int_regslice),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(i_fu_58));
  LUT6 #(
    .INIT(64'h1320330033003300)) 
    \i_fu_58[30]_i_3 
       (.I0(\i_fu_58_reg[30] [25]),
        .I1(\i_fu_58_reg[29]_0 ),
        .I2(\i_fu_58_reg[30] [24]),
        .I3(\i_fu_58_reg[30] [26]),
        .I4(\i_fu_58[30]_i_4_n_0 ),
        .I5(\i_fu_58_reg[28] ),
        .O(\i_fu_58_reg[29] [26]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \i_fu_58[30]_i_4 
       (.I0(\i_fu_58[30]_i_6_n_0 ),
        .I1(\i_fu_58[30]_i_7_n_0 ),
        .I2(\i_fu_58_reg[7] ),
        .I3(\i_fu_58[8]_i_2_n_0 ),
        .I4(\i_fu_58[30]_i_8_n_0 ),
        .O(\i_fu_58[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_fu_58[30]_i_6 
       (.I0(\i_fu_58_reg[30] [14]),
        .I1(\i_fu_58_reg[30] [13]),
        .I2(\i_fu_58_reg[30] [12]),
        .I3(\i_fu_58[19]_i_2_n_0 ),
        .O(\i_fu_58[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFFFFFFFFFF)) 
    \i_fu_58[30]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I2(\i_fu_58_reg[30] [7]),
        .I3(\i_fu_58_reg[30] [6]),
        .I4(\i_fu_58_reg[30] [5]),
        .I5(\i_fu_58_reg[30] [4]),
        .O(\i_fu_58[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \i_fu_58[30]_i_8 
       (.I0(\i_fu_58[15]_i_2_n_0 ),
        .I1(\i_fu_58_reg[30] [10]),
        .I2(\i_fu_58_reg[30] [9]),
        .I3(\i_fu_58_reg[30] [8]),
        .O(\i_fu_58[30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00E4)) 
    \i_fu_58[3]_i_1 
       (.I0(i_fu_58),
        .I1(\i_fu_58_reg[3]_0 ),
        .I2(add_ln24_fu_100_p2),
        .I3(ap_loop_init_int_reg_1),
        .O(\i_fu_58_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_58[4]_i_1 
       (.I0(\i_fu_58_reg[7] ),
        .I1(\i_fu_58[7]_i_3_n_0 ),
        .O(\i_fu_58_reg[29] [0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hD52A2A2A)) 
    \i_fu_58[5]_i_1 
       (.I0(\i_fu_58_reg[30] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(\i_fu_58[7]_i_3_n_0 ),
        .I4(\i_fu_58_reg[7] ),
        .O(\i_fu_58_reg[29] [1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_58[6]_i_1 
       (.I0(\i_fu_58[7]_i_4_n_0 ),
        .I1(\i_fu_58_reg[7] ),
        .I2(\i_fu_58[7]_i_3_n_0 ),
        .I3(\i_fu_58_reg[30] [1]),
        .O(\i_fu_58_reg[29] [2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_58[7]_i_1 
       (.I0(\i_fu_58[7]_i_2_n_0 ),
        .I1(\i_fu_58_reg[30] [1]),
        .I2(\i_fu_58[7]_i_3_n_0 ),
        .I3(\i_fu_58_reg[7] ),
        .I4(\i_fu_58[7]_i_4_n_0 ),
        .O(\i_fu_58_reg[29] [3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[7]_i_2 
       (.I0(\i_fu_58_reg[30] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[7]_i_3 
       (.I0(\i_fu_58_reg[30] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_58[7]_i_4 
       (.I0(\i_fu_58_reg[30] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\i_fu_58[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h2AD52A2A)) 
    \i_fu_58[8]_i_1 
       (.I0(\i_fu_58_reg[30] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(\i_fu_58[8]_i_2_n_0 ),
        .I4(\i_fu_58_reg[7] ),
        .O(\i_fu_58_reg[29] [4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_fu_58[8]_i_2 
       (.I0(\i_fu_58_reg[30] [3]),
        .I1(\i_fu_58_reg[30] [0]),
        .I2(\i_fu_58_reg[30] [1]),
        .I3(\i_fu_58[7]_i_4_n_0 ),
        .O(\i_fu_58[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hD52A)) 
    \i_fu_58[9]_i_1 
       (.I0(\i_fu_58_reg[30] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(\i_fu_58[11]_i_2_n_0 ),
        .O(\i_fu_58_reg[29] [5]));
  LUT6 #(
    .INIT(64'h8808888800000000)) 
    mem_reg_bram_0_i_4
       (.I0(\i_fu_58_reg[4] ),
        .I1(\waddr_reg[0] ),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I3(input_stream_TVALID_int_regslice),
        .I4(\int_size_reg[17] ),
        .I5(gmem1_WREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    stall_done_str_INST_0
       (.I0(ap_wait_0),
        .I1(\int_size_reg[17] ),
        .I2(input_stream_TVALID_int_regslice),
        .I3(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I4(ap_str_blocking_n_reg),
        .O(stall_done_str));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    stall_start_str_INST_0
       (.I0(ap_str_blocking_n_reg),
        .I1(ap_wait_0),
        .I2(\int_size_reg[17] ),
        .I3(input_stream_TVALID_int_regslice),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(stall_start_str));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    stall_start_str_INST_0_i_1
       (.CIN(stall_start_str_INST_0_i_2_n_3),
        .COUTB(stall_start_str_INST_0_i_1_n_0),
        .COUTD(stall_start_str_INST_0_i_1_n_1),
        .COUTF(stall_start_str_INST_0_i_1_n_2),
        .COUTH(\int_size_reg[17] ),
        .CYA(stall_start_str_INST_0_i_3_n_2),
        .CYB(stall_start_str_INST_0_i_4_n_2),
        .CYC(stall_start_str_INST_0_i_5_n_2),
        .CYD(stall_start_str_INST_0_i_6_n_2),
        .CYE(stall_start_str_INST_0_i_7_n_2),
        .CYF(stall_start_str_INST_0_i_8_n_2),
        .CYG(\int_size_reg[29] ),
        .CYH(\i_fu_58_reg[4]_0 ),
        .GEA(stall_start_str_INST_0_i_3_n_0),
        .GEB(stall_start_str_INST_0_i_4_n_0),
        .GEC(stall_start_str_INST_0_i_5_n_0),
        .GED(stall_start_str_INST_0_i_6_n_0),
        .GEE(stall_start_str_INST_0_i_7_n_0),
        .GEF(stall_start_str_INST_0_i_8_n_0),
        .GEG(stall_start_str_INST_0_i_9_n_0),
        .GEH(\i_fu_58_reg[4]_1 ),
        .PROPA(stall_start_str_INST_0_i_3_n_3),
        .PROPB(stall_start_str_INST_0_i_4_n_3),
        .PROPC(stall_start_str_INST_0_i_5_n_3),
        .PROPD(stall_start_str_INST_0_i_6_n_3),
        .PROPE(stall_start_str_INST_0_i_7_n_3),
        .PROPF(stall_start_str_INST_0_i_8_n_3),
        .PROPG(stall_start_str_INST_0_i_9_n_3),
        .PROPH(\i_fu_58_reg[4]_2 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_13
       (.GE(stall_start_str_INST_0_i_13_n_0),
        .I0(stall_start_str_INST_0_i_27_n_0),
        .I1(stall_start_str_INST_0_i_1_0[1]),
        .I2(\i_fu_58[7]_i_3_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[0]),
        .I4(stall_start_str_INST_0_i_2_n_0),
        .O51(stall_start_str_INST_0_i_13_n_1),
        .O52(stall_start_str_INST_0_i_13_n_2),
        .PROP(stall_start_str_INST_0_i_13_n_3));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_14
       (.GE(stall_start_str_INST_0_i_14_n_0),
        .I0(\i_fu_58[7]_i_2_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[3]),
        .I2(\i_fu_58[7]_i_4_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[2]),
        .I4(stall_start_str_INST_0_i_13_n_2),
        .O51(stall_start_str_INST_0_i_14_n_1),
        .O52(stall_start_str_INST_0_i_14_n_2),
        .PROP(stall_start_str_INST_0_i_14_n_3));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_15
       (.GE(stall_start_str_INST_0_i_15_n_0),
        .I0(stall_start_str_INST_0_i_28_n_0),
        .I1(stall_start_str_INST_0_i_1_0[5]),
        .I2(stall_start_str_INST_0_i_29_n_0),
        .I3(stall_start_str_INST_0_i_1_0[4]),
        .I4(stall_start_str_INST_0_i_2_n_1),
        .O51(stall_start_str_INST_0_i_15_n_1),
        .O52(stall_start_str_INST_0_i_15_n_2),
        .PROP(stall_start_str_INST_0_i_15_n_3));
  LUT6CY #(
    .INIT(64'hEE8E8E8860066006)) 
    stall_start_str_INST_0_i_16
       (.GE(stall_start_str_INST_0_i_16_n_0),
        .I0(stall_start_str_INST_0_i_30_n_0),
        .I1(stall_start_str_INST_0_i_1_0[7]),
        .I2(stall_start_str_INST_0_i_31_n_0),
        .I3(stall_start_str_INST_0_i_1_0[6]),
        .I4(stall_start_str_INST_0_i_15_n_2),
        .O51(stall_start_str_INST_0_i_16_n_1),
        .O52(stall_start_str_INST_0_i_16_n_2),
        .PROP(stall_start_str_INST_0_i_16_n_3));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_17
       (.GE(stall_start_str_INST_0_i_17_n_0),
        .I0(\i_fu_58[15]_i_5_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[9]),
        .I2(\i_fu_58[15]_i_3_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[8]),
        .I4(stall_start_str_INST_0_i_2_n_2),
        .O51(stall_start_str_INST_0_i_17_n_1),
        .O52(stall_start_str_INST_0_i_17_n_2),
        .PROP(stall_start_str_INST_0_i_17_n_3));
  LUT6CY #(
    .INIT(64'hEE8E8E8860066006)) 
    stall_start_str_INST_0_i_18
       (.GE(stall_start_str_INST_0_i_18_n_0),
        .I0(\i_fu_58[15]_i_2_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[11]),
        .I2(\i_fu_58[15]_i_6_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[10]),
        .I4(stall_start_str_INST_0_i_17_n_2),
        .O51(stall_start_str_INST_0_i_18_n_1),
        .O52(stall_start_str_INST_0_i_18_n_2),
        .PROP(stall_start_str_INST_0_i_18_n_3));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    stall_start_str_INST_0_i_2
       (.CIN(1'b0),
        .COUTB(stall_start_str_INST_0_i_2_n_0),
        .COUTD(stall_start_str_INST_0_i_2_n_1),
        .COUTF(stall_start_str_INST_0_i_2_n_2),
        .COUTH(stall_start_str_INST_0_i_2_n_3),
        .CYA(stall_start_str_INST_0_i_3_0),
        .CYB(stall_start_str_INST_0_i_3_1),
        .CYC(stall_start_str_INST_0_i_13_n_2),
        .CYD(stall_start_str_INST_0_i_14_n_2),
        .CYE(stall_start_str_INST_0_i_15_n_2),
        .CYF(stall_start_str_INST_0_i_16_n_2),
        .CYG(stall_start_str_INST_0_i_17_n_2),
        .CYH(stall_start_str_INST_0_i_18_n_2),
        .GEA(stall_start_str_INST_0_i_3_2),
        .GEB(stall_start_str_INST_0_i_3_3),
        .GEC(stall_start_str_INST_0_i_13_n_0),
        .GED(stall_start_str_INST_0_i_14_n_0),
        .GEE(stall_start_str_INST_0_i_15_n_0),
        .GEF(stall_start_str_INST_0_i_16_n_0),
        .GEG(stall_start_str_INST_0_i_17_n_0),
        .GEH(stall_start_str_INST_0_i_18_n_0),
        .PROPA(stall_start_str_INST_0_i_3_4),
        .PROPB(stall_start_str_INST_0_i_3_5),
        .PROPC(stall_start_str_INST_0_i_13_n_3),
        .PROPD(stall_start_str_INST_0_i_14_n_3),
        .PROPE(stall_start_str_INST_0_i_15_n_3),
        .PROPF(stall_start_str_INST_0_i_16_n_3),
        .PROPG(stall_start_str_INST_0_i_17_n_3),
        .PROPH(stall_start_str_INST_0_i_18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stall_start_str_INST_0_i_20
       (.I0(\i_fu_58_reg[30] [18]),
        .I1(\i_fu_58_reg[29]_0 ),
        .O(stall_start_str_INST_0_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'hB)) 
    stall_start_str_INST_0_i_21
       (.I0(\i_fu_58_reg[29]_0 ),
        .I1(\i_fu_58_reg[30] [21]),
        .O(stall_start_str_INST_0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stall_start_str_INST_0_i_22
       (.I0(\i_fu_58_reg[30] [20]),
        .I1(\i_fu_58_reg[29]_0 ),
        .O(stall_start_str_INST_0_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hB)) 
    stall_start_str_INST_0_i_24
       (.I0(\i_fu_58_reg[29]_0 ),
        .I1(\i_fu_58_reg[30] [22]),
        .O(stall_start_str_INST_0_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stall_start_str_INST_0_i_25
       (.I0(\i_fu_58_reg[30] [25]),
        .I1(\i_fu_58_reg[29]_0 ),
        .O(stall_start_str_INST_0_i_25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    stall_start_str_INST_0_i_26
       (.I0(\i_fu_58_reg[30] [24]),
        .I1(\i_fu_58_reg[29]_0 ),
        .O(stall_start_str_INST_0_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    stall_start_str_INST_0_i_27
       (.I0(\i_fu_58_reg[30] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(stall_start_str_INST_0_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    stall_start_str_INST_0_i_28
       (.I0(\i_fu_58_reg[30] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(stall_start_str_INST_0_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    stall_start_str_INST_0_i_29
       (.I0(\i_fu_58_reg[30] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(stall_start_str_INST_0_i_29_n_0));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_3
       (.GE(stall_start_str_INST_0_i_3_n_0),
        .I0(\i_fu_58[19]_i_3_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[13]),
        .I2(\i_fu_58[19]_i_5_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[12]),
        .I4(stall_start_str_INST_0_i_2_n_3),
        .O51(stall_start_str_INST_0_i_3_n_1),
        .O52(stall_start_str_INST_0_i_3_n_2),
        .PROP(stall_start_str_INST_0_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    stall_start_str_INST_0_i_30
       (.I0(ap_loop_init_int),
        .I1(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I2(\i_fu_58_reg[30] [7]),
        .O(stall_start_str_INST_0_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    stall_start_str_INST_0_i_31
       (.I0(\i_fu_58_reg[30] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(stall_start_str_INST_0_i_31_n_0));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_4
       (.GE(stall_start_str_INST_0_i_4_n_0),
        .I0(\i_fu_58[19]_i_2_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[15]),
        .I2(\i_fu_58[19]_i_4_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[14]),
        .I4(stall_start_str_INST_0_i_3_n_2),
        .O51(stall_start_str_INST_0_i_4_n_1),
        .O52(stall_start_str_INST_0_i_4_n_2),
        .PROP(stall_start_str_INST_0_i_4_n_3));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_5
       (.GE(stall_start_str_INST_0_i_5_n_0),
        .I0(\i_fu_58[23]_i_2_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[17]),
        .I2(\i_fu_58[23]_i_3_n_0 ),
        .I3(stall_start_str_INST_0_i_1_0[16]),
        .I4(stall_start_str_INST_0_i_1_n_0),
        .O51(stall_start_str_INST_0_i_5_n_1),
        .O52(stall_start_str_INST_0_i_5_n_2),
        .PROP(stall_start_str_INST_0_i_5_n_3));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_6
       (.GE(stall_start_str_INST_0_i_6_n_0),
        .I0(\i_fu_58[23]_i_1_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[19]),
        .I2(stall_start_str_INST_0_i_20_n_0),
        .I3(stall_start_str_INST_0_i_1_0[18]),
        .I4(stall_start_str_INST_0_i_5_n_2),
        .O51(stall_start_str_INST_0_i_6_n_1),
        .O52(stall_start_str_INST_0_i_6_n_2),
        .PROP(stall_start_str_INST_0_i_6_n_3));
  LUT6CY #(
    .INIT(64'hEE8E8E8860066006)) 
    stall_start_str_INST_0_i_7
       (.GE(stall_start_str_INST_0_i_7_n_0),
        .I0(stall_start_str_INST_0_i_21_n_0),
        .I1(stall_start_str_INST_0_i_1_0[21]),
        .I2(stall_start_str_INST_0_i_22_n_0),
        .I3(stall_start_str_INST_0_i_1_0[20]),
        .I4(stall_start_str_INST_0_i_1_n_1),
        .O51(stall_start_str_INST_0_i_7_n_1),
        .O52(stall_start_str_INST_0_i_7_n_2),
        .PROP(stall_start_str_INST_0_i_7_n_3));
  LUT6CY #(
    .INIT(64'hDDD4D44409900990)) 
    stall_start_str_INST_0_i_8
       (.GE(stall_start_str_INST_0_i_8_n_0),
        .I0(\i_fu_58[27]_i_1_n_0 ),
        .I1(stall_start_str_INST_0_i_1_0[23]),
        .I2(stall_start_str_INST_0_i_24_n_0),
        .I3(stall_start_str_INST_0_i_1_0[22]),
        .I4(stall_start_str_INST_0_i_7_n_2),
        .O51(stall_start_str_INST_0_i_8_n_1),
        .O52(stall_start_str_INST_0_i_8_n_2),
        .PROP(stall_start_str_INST_0_i_8_n_3));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    stall_start_str_INST_0_i_9
       (.GE(stall_start_str_INST_0_i_9_n_0),
        .I0(stall_start_str_INST_0_i_25_n_0),
        .I1(stall_start_str_INST_0_i_1_0[25]),
        .I2(stall_start_str_INST_0_i_26_n_0),
        .I3(stall_start_str_INST_0_i_1_0[24]),
        .I4(stall_start_str_INST_0_i_1_n_2),
        .O51(stall_start_str_INST_0_i_9_n_1),
        .O52(\int_size_reg[29] ),
        .PROP(stall_start_str_INST_0_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hB000B0B0)) 
    \x_reg_142[31]_i_1 
       (.I0(gmem1_WREADY),
        .I1(\i_fu_58_reg[4] ),
        .I2(\int_size_reg[17] ),
        .I3(input_stream_TVALID_int_regslice),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi
   (gmem1_WREADY,
    s_ready_t_reg,
    s_ready_t_reg_0,
    ap_ready,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_AWVALID,
    \dout_reg[36] ,
    ap_ext_blocking_n,
    full_n_reg,
    event_done,
    D,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n_inv,
    push,
    Q,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_RVALID,
    ap_wait_0,
    ap_enable_reg_pp0_iter1,
    ap_done_reg,
    ap_start,
    \mem_reg[67][61]_srl32 ,
    empty_reg_158,
    icmp_ln24_fu_116_p2,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3,
    \dout_reg[15] );
  output gmem1_WREADY;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output ap_ready;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_AWVALID;
  output [36:0]\dout_reg[36] ;
  output ap_ext_blocking_n;
  output full_n_reg;
  output event_done;
  output [2:0]D;
  output \ap_CS_fsm_reg[3] ;
  output ap_rst_n_inv_reg;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_inv_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n_inv;
  input push;
  input [7:0]Q;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_AWREADY;
  input m_axi_gmem1_BVALID;
  input m_axi_gmem1_RVALID;
  input ap_wait_0;
  input ap_enable_reg_pp0_iter1;
  input ap_done_reg;
  input ap_start;
  input [61:0]\mem_reg[67][61]_srl32 ;
  input [30:0]empty_reg_158;
  input icmp_ln24_fu_116_p2;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3;
  input [31:0]\dout_reg[15] ;

  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [2:0]D;
  wire [7:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_ext_blocking_n;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire ap_start;
  wire ap_wait_0;
  wire \buff_wdata/pop ;
  wire bus_write_n_4;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire bus_write_n_49;
  wire data_buf;
  wire [65:0]\data_p1_reg[67] ;
  wire [31:0]\dout_reg[15] ;
  wire [36:0]\dout_reg[36] ;
  wire [30:0]empty_reg_158;
  wire event_done;
  wire full_n_reg;
  wire gmem1_WREADY;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3;
  wire icmp_ln24_fu_116_p2;
  wire last_resp;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire [61:0]\mem_reg[67][61]_srl32 ;
  wire need_wrsp;
  wire push;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_55;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(bus_write_n_4),
        .ENARDEN(bus_write_n_49),
        .Q(\dout_reg[36] ),
        .REGCEB(data_buf),
        .RSTREGARSTREG(bus_write_n_47),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[2] (\rs_wreq/load_p2 ),
        .full_n_reg(bus_write_n_46),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (store_unit_n_55),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .push(push),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (resp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(bus_write_n_4),
        .ENARDEN(bus_write_n_49),
        .Q(Q),
        .REGCEB(data_buf),
        .RSTREGARSTREG(bus_write_n_47),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[71] (ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_ext_blocking_n(ap_ext_blocking_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg_0),
        .ap_start(ap_start),
        .ap_wait_0(ap_wait_0),
        .\dout_reg[0] (resp_valid),
        .\dout_reg[15] (\dout_reg[15] ),
        .dout_vld_reg(bus_write_n_46),
        .empty_n_reg(store_unit_n_55),
        .empty_reg_158(empty_reg_158),
        .event_done(event_done),
        .full_n_reg(gmem1_WREADY),
        .full_n_reg_0(full_n_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3),
        .icmp_ln24_fu_116_p2(icmp_ln24_fu_116_p2),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .\mem_reg[67][61]_srl32 (\mem_reg[67][61]_srl32 ),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .push(push),
        .resp_ready__1(resp_ready__1),
        .\tmp_len_reg[31]_0 ({AWLEN_Dummy,AWADDR_Dummy}),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo
   (wreq_valid,
    E,
    push,
    p_12_in,
    valid_length,
    D,
    \ap_CS_fsm_reg[1] ,
    full_n_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    \dout_reg[61] ,
    ap_rst_n_inv,
    ap_clk,
    wrsp_ready,
    \dout_reg[0] ,
    AWREADY_Dummy,
    pop,
    Q,
    \mem_reg[67][61]_srl32 ,
    empty_reg_158,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 );
  output wreq_valid;
  output [0:0]E;
  output push;
  output p_12_in;
  output valid_length;
  output [29:0]D;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output full_n_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [61:0]\dout_reg[61] ;
  input ap_rst_n_inv;
  input ap_clk;
  input wrsp_ready;
  input \dout_reg[0] ;
  input AWREADY_Dummy;
  input pop;
  input [2:0]Q;
  input [61:0]\mem_reg[67][61]_srl32 ;
  input [30:0]empty_reg_158;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;

  wire AWREADY_Dummy;
  wire [29:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_i_1__6_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire [30:0]empty_reg_158;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire gmem1_AWREADY;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [61:0]\mem_reg[67][61]_srl32 ;
  wire p_12_in;
  wire p_12_in_0;
  wire pop;
  wire pop_1;
  wire push;
  wire push_2;
  wire raddr113_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[0]_rep_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[1]_rep_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[2]_rep_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_rep_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[4]_rep_i_1__0_n_0 ;
  wire \raddr[4]_rep_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[6]_i_2_n_0 ;
  wire \raddr[6]_i_3_n_0 ;
  wire \raddr[6]_i_4_n_0 ;
  wire \raddr[6]_i_6_n_0 ;
  wire \raddr[6]_i_7_n_0 ;
  wire \raddr_reg[0]_rep_n_0 ;
  wire \raddr_reg[1]_rep_n_0 ;
  wire \raddr_reg[2]_rep_n_0 ;
  wire \raddr_reg[3]_rep_n_0 ;
  wire \raddr_reg[4]_rep__0_n_0 ;
  wire \raddr_reg[4]_rep_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl U_fifo_srl
       (.A({\raddr_reg[4]_rep_n_0 ,\raddr_reg[3]_rep_n_0 ,\raddr_reg[2]_rep_n_0 ,\raddr_reg[1]_rep_n_0 ,\raddr_reg[0]_rep_n_0 }),
        .AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[0]_2 ({\raddr_reg_n_0_[6] ,\raddr_reg_n_0_[5] }),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[94]_0 ({\raddr_reg[4]_rep__0_n_0 ,\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .empty_reg_158(empty_reg_158),
        .full_n_reg(full_n_reg_0),
        .gmem1_AWREADY(gmem1_AWREADY),
        .\mem_reg[67][61]_srl32_0 (\mem_reg[67][61]_srl32 ),
        .pop_1(pop_1),
        .push(push),
        .push_2(push_2),
        .tmp_valid_reg(wreq_valid),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[0]),
        .I1(gmem1_AWREADY),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[1]_2 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(gmem1_AWREADY),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF44C4)) 
    dout_vld_i_1__6
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\dout_reg[0] ),
        .I3(AWREADY_Dummy),
        .I4(pop_1),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(pop_1),
        .I3(push_2),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFAAFFFFFEFEFFAA)) 
    full_n_i_1
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2_n_0),
        .I2(full_n_i_3_n_0),
        .I3(gmem1_AWREADY),
        .I4(push_2),
        .I5(pop_1),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem1_AWREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in_0),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr[7]_i_3_n_0 ),
        .I1(p_12_in_0),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3 
       (.I0(push),
        .I1(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr[7]_i_3_n_0 ),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1 
       (.I0(push_2),
        .I1(pop_1),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr[7]_i_3_n_0 ),
        .I4(p_12_in_0),
        .I5(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hD5555554)) 
    \mOutPtr[7]_i_3 
       (.I0(p_12_in_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[7]_i_4 
       (.I0(push_2),
        .I1(pop_1),
        .O(p_12_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_rep_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \raddr[1]_i_1 
       (.I0(raddr113_out),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \raddr[1]_rep_i_1 
       (.I0(raddr113_out),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(raddr113_out),
        .I3(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7E81)) 
    \raddr[2]_rep_i_1 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(raddr113_out),
        .I3(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(raddr113_out),
        .I4(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \raddr[3]_rep_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(raddr113_out),
        .I4(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(raddr113_out),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \raddr[4]_rep_i_1 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(raddr113_out),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \raddr[4]_rep_i_1__0 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(raddr113_out),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \raddr[5]_i_1 
       (.I0(\raddr[6]_i_6_n_0 ),
        .I1(raddr113_out),
        .I2(\raddr[6]_i_7_n_0 ),
        .I3(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FE00)) 
    \raddr[6]_i_1 
       (.I0(\raddr[6]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(\raddr[6]_i_4_n_0 ),
        .I3(pop_1),
        .I4(push_2),
        .I5(raddr113_out),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \raddr[6]_i_2 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr[6]_i_6_n_0 ),
        .I2(raddr113_out),
        .I3(\raddr[6]_i_7_n_0 ),
        .I4(\raddr_reg_n_0_[6] ),
        .O(\raddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_3 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[4] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(\raddr[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[6]_i_4 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .O(\raddr[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[6]_i_5 
       (.I0(p_12_in_0),
        .I1(empty_n_reg_n_0),
        .O(raddr113_out));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_6 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr[6]_i_4_n_0 ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[4] ),
        .O(\raddr[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr[6]_i_7 
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[3] ),
        .O(\raddr[6]_i_7_n_0 ));
  (* ORIG_CELL_NAME = "raddr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[0]_rep_i_1_n_0 ),
        .Q(\raddr_reg[0]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[1]_rep_i_1_n_0 ),
        .Q(\raddr_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[2]_rep_i_1_n_0 ),
        .Q(\raddr_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[3]_rep_i_1_n_0 ),
        .Q(\raddr_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[4]_rep_i_1_n_0 ),
        .Q(\raddr_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[4]_rep_i_1__0_n_0 ),
        .Q(\raddr_reg[4]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[6]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    in,
    ap_ext_blocking_n,
    full_n_reg_1,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv_reg,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv_reg_0,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    ENARDEN,
    REGCEB,
    RSTREGARSTREG,
    \dout_reg[15] ,
    push,
    pop,
    ap_wait_0,
    Q,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_AWREADY,
    ap_enable_reg_pp0_iter1,
    icmp_ln24_fu_116_p2,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3,
    E);
  output WVALID_Dummy;
  output full_n_reg_0;
  output [35:0]in;
  output ap_ext_blocking_n;
  output full_n_reg_1;
  output \ap_CS_fsm_reg[3] ;
  output ap_rst_n_inv_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_rst_n_inv_reg_0;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input ENARDEN;
  input REGCEB;
  input RSTREGARSTREG;
  input [31:0]\dout_reg[15] ;
  input push;
  input pop;
  input ap_wait_0;
  input [3:0]Q;
  input m_axi_gmem1_BVALID;
  input m_axi_gmem1_AWREADY;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln24_fu_116_p2;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3;
  input [0:0]E;

  wire [0:0]E;
  wire ENARDEN;
  wire [3:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_ext_blocking_n;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire ap_wait_0;
  wire [31:0]\dout_reg[15] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3;
  wire icmp_ln24_fu_116_p2;
  wire [35:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr[4]_i_3__4_n_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_BVALID;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(full_n_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_mem U_fifo_mem
       (.ENARDEN(ENARDEN),
        .Q({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[15] (\dout_reg[15] ),
        .in(in),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext),
        .\waddr_reg[0] (Q[2:1]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ap_ext_blocking_n_reg_i_1
       (.I0(ap_wait_0),
        .I1(full_n_reg_1),
        .I2(Q[3]),
        .I3(m_axi_gmem1_BVALID),
        .I4(Q[0]),
        .I5(m_axi_gmem1_AWREADY),
        .O(ap_ext_blocking_n));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__0_n_0),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_fret__3_i_1
       (.I0(ap_rst_n_inv),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3),
        .O(ap_rst_n_inv_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFBAAAAA)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_fret_i_2
       (.I0(Q[1]),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln24_fu_116_p2),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h4)) 
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(\ap_CS_fsm_reg[2] ),
        .O(ap_rst_n_inv_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr[4]_i_3__4_n_0 ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr[4]_i_4_n_0 ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    pop,
    wrsp_ready,
    E,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    ap_clk,
    ap_rst_n_inv,
    p_12_in,
    wreq_valid,
    \tmp_addr_reg[63] ,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    last_resp,
    need_wrsp,
    \mOutPtr_reg[4]_0 );
  output \dout_reg[0] ;
  output pop;
  output wrsp_ready;
  output [0:0]E;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input ap_clk;
  input ap_rst_n_inv;
  input p_12_in;
  input wreq_valid;
  input \tmp_addr_reg[63] ;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input last_resp;
  input need_wrsp;
  input [0:0]\mOutPtr_reg[4]_0 ;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__1_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire p_12_in;
  wire pop;
  wire push;
  wire push__0;
  wire raddr17_in__0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized0 U_fifo_srl
       (.E(U_fifo_srl_n_6),
        .Q({\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (empty_n_reg_n_0),
        .dout_vld_reg(U_fifo_srl_n_5),
        .full_n_reg(pop),
        .full_n_reg_0(full_n_i_2__1_n_0),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .push(push),
        .push__0(push__0),
        .raddr17_in__0(raddr17_in__0),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(wrsp_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h7FF88007)) 
    \raddr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFF880000007)) 
    \raddr[3]_i_2__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .O(raddr17_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\tmp_addr_reg[63] ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized1_0
   (last_resp,
    pop,
    need_wrsp,
    fifo_resp_ready,
    sel,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    p_12_in,
    wrsp_type,
    ursp_ready,
    Q,
    resp_ready__1,
    E);
  output last_resp;
  output pop;
  output need_wrsp;
  output fifo_resp_ready;
  input sel;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input p_12_in;
  input wrsp_type;
  input ursp_ready;
  input [0:0]Q;
  input resp_ready__1;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_n_0;
  wire fifo_resp_ready;
  wire full_n_i_2__7_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire p_12_in;
  wire pop;
  wire raddr17_in__4;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized0_1 U_fifo_srl
       (.E(U_fifo_srl_n_4),
        .Q({\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (pop),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .\dout_reg[0]_4 (empty_n_reg_n_0),
        .dout_vld_reg(Q),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__7_n_0),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .raddr17_in__4(raddr17_in__4),
        .resp_ready__1(resp_ready__1),
        .sel(sel),
        .\state_reg[0] (U_fifo_srl_n_3),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop),
        .I2(sel),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__4 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FF88007)) 
    \raddr[2]_i_1__4 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFF880000007)) 
    \raddr[3]_i_2__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .O(raddr17_in__4));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized2
   (ursp_ready,
    \ap_CS_fsm_reg[71] ,
    event_done,
    D,
    ap_rst_n_inv,
    ap_clk,
    push__0,
    ap_done_reg,
    ap_start,
    Q);
  output ursp_ready;
  output \ap_CS_fsm_reg[71] ;
  output event_done;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input push__0;
  input ap_done_reg;
  input ap_start;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[71] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire dout_vld_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire event_done;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__0_n_0;
  wire gmem1_BVALID;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire p_12_in;
  wire p_8_in;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(ap_start),
        .I2(ap_done_reg),
        .I3(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(Q[1]),
        .I1(gmem1_BVALID),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(gmem1_BVALID),
        .I2(\ap_CS_fsm_reg[71] ),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(gmem1_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEFFFE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(p_8_in),
        .I3(p_12_in),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hE)) 
    event_done_INST_0
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(ap_done_reg),
        .O(event_done));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    event_done_INST_0_i_1
       (.I0(Q[2]),
        .I1(gmem1_BVALID),
        .O(\ap_CS_fsm_reg[71] ));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__2_n_0),
        .I2(ursp_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(full_n_i_3__0_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[7]_i_5_n_0 ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[7]_i_5_n_0 ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_1__0 
       (.I0(p_12_in),
        .I1(p_8_in),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[7]_i_3__0 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(gmem1_BVALID),
        .I3(\ap_CS_fsm_reg[71] ),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \mOutPtr[7]_i_4__0 
       (.I0(empty_n_reg_n_0),
        .I1(gmem1_BVALID),
        .I2(\ap_CS_fsm_reg[71] ),
        .I3(push__0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hD555555555555554)) 
    \mOutPtr[7]_i_5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized3
   (full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;

  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(dout_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFAAFFFFEFAAEFAA)) 
    full_n_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__3_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_0),
        .I5(empty_n_reg_n_0),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__1_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1__1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    pop_0,
    E,
    pop,
    wreq_handling_reg,
    next_wreq,
    p_14_in,
    SR,
    ap_rst_n_inv_reg,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.next_loop ,
    in,
    full_n_reg_0,
    full_n_reg_1,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_inv_reg_0,
    WVALID_Dummy_reg,
    ENARDEN,
    ap_rst_n_inv,
    ap_clk,
    sel,
    p_12_in,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    push,
    \mOutPtr_reg[0]_0 ,
    last_sect,
    wreq_handling_reg_1,
    wreq_handling_reg_2,
    first_sect,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    AWREADY_Dummy_0,
    WLAST_Dummy_reg_0,
    \mOutPtr_reg[4]_0 );
  output burst_valid;
  output fifo_burst_ready;
  output pop_0;
  output [0:0]E;
  output pop;
  output [0:0]wreq_handling_reg;
  output next_wreq;
  output p_14_in;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output \could_multi_bursts.next_loop ;
  output [3:0]in;
  output full_n_reg_0;
  output full_n_reg_1;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]ap_rst_n_inv_reg_0;
  output WVALID_Dummy_reg;
  output ENARDEN;
  input ap_rst_n_inv;
  input ap_clk;
  input sel;
  input p_12_in;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input last_sect;
  input wreq_handling_reg_1;
  input [0:0]wreq_handling_reg_2;
  input first_sect;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input fifo_resp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input AWREADY_Dummy_0;
  input WLAST_Dummy_reg_0;
  input [0:0]\mOutPtr_reg[4]_0 ;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire ENARDEN;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire first_sect;
  wire full_n_i_2__4_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]in;
  wire last_sect;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_14_in;
  wire pop;
  wire pop_0;
  wire push;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire \raddr[3]_i_3__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire [0:0]wreq_handling_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized2 U_fifo_srl
       (.E(pop_0),
        .Q({\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_0),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg_0),
        .\could_multi_bursts.awlen_buf_reg[3] (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .dout_vld_reg(U_fifo_srl_n_11),
        .dout_vld_reg_0(burst_valid),
        .dout_vld_reg_1(Q),
        .fifo_burst_ready(fifo_burst_ready),
        .full_n_reg(full_n_i_2__4_n_0),
        .in(in),
        .\raddr_reg[0] (\raddr[3]_i_3__0_n_0 ),
        .\raddr_reg[0]_0 (empty_n_reg_n_0),
        .\raddr_reg[3] (U_fifo_srl_n_2),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(AWREADY_Dummy_0),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(p_14_in),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_len_buf_reg[8] ),
        .I2(\sect_len_buf_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    dout_vld_i_1
       (.I0(pop),
        .I1(WREADY_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(burst_valid),
        .I4(WVALID_Dummy),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_11),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop_0),
        .I2(sel),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6_2 #(
    .INIT(64'h5D00FFFFA2FF0000)) 
    \mOutPtr[4]_i_1__2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(push),
        .O5(pop),
        .O6(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_1
       (.I0(ap_rst_n_inv),
        .I1(pop),
        .O(ENARDEN));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(p_12_in),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7EEE8111)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .I4(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEFE80010101)) 
    \raddr[3]_i_2 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[3]_i_3__0 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .O(\raddr[3]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect),
        .I1(p_14_in),
        .I2(ap_rst_n_inv),
        .O(ap_rst_n_inv_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_wreq),
        .I1(p_14_in),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(last_sect),
        .I2(wreq_handling_reg_1),
        .I3(wreq_handling_reg_2),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_14_in),
        .I2(last_sect),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    p_12_in,
    full_n_reg_3,
    p_12_in_0,
    \last_cnt_reg[4] ,
    \dout_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    pop,
    pop_1,
    \mOutPtr_reg[4]_0 ,
    \mOutPtr_reg[4]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    Q,
    \state[0]_i_2 ,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [0:0]full_n_reg_1;
  output full_n_reg_2;
  output p_12_in;
  output [0:0]full_n_reg_3;
  output p_12_in_0;
  output \last_cnt_reg[4] ;
  output [65:0]\dout_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input pop;
  input pop_1;
  input \mOutPtr_reg[4]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [3:0]Q;
  input \state[0]_i_2 ;
  input [65:0]in;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [65:0]\dout_reg[67] ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire full_n_reg_2;
  wire [0:0]full_n_reg_3;
  wire [65:0]in;
  wire \last_cnt_reg[4] ;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_12_in_0;
  wire p_12_in_1;
  wire pop;
  wire pop_1;
  wire pop_2;
  wire push;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire \raddr[3]_i_3__1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire \state[0]_i_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[2]_0 (req_fifo_valid),
        .\dout_reg[2]_1 (empty_n_reg_n_0),
        .\dout_reg[67]_0 (\dout_reg[67] ),
        .\dout_reg[67]_1 ({\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_reg_2),
        .in(in),
        .\last_cnt_reg[4] (\last_cnt_reg[4] ),
        .\mOutPtr_reg[4] (full_n_reg_0),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_1 ),
        .pop_2(pop_2),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2 (\state[0]_i_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    dout_vld_i_1__2
       (.I0(rs_req_ready),
        .I1(req_en__0),
        .I2(pop_2),
        .I3(req_fifo_valid),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(pop_2),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__5
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__5_n_0),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop_2),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in_1),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in_1),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__1 
       (.I0(full_n_reg_2),
        .I1(pop),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_2),
        .I1(pop_1),
        .O(full_n_reg_3));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__7 
       (.I0(push),
        .I1(pop_2),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in_1),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3__0 
       (.I0(full_n_reg_2),
        .I1(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3__1 
       (.I0(full_n_reg_2),
        .I1(pop_1),
        .O(p_12_in_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    \mOutPtr[4]_i_3__3 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(req_fifo_valid),
        .I3(rs_req_ready),
        .I4(req_en__0),
        .O(p_12_in_1));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__2 
       (.I0(empty_n_reg_n_0),
        .I1(p_12_in_1),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7EEE8111)) 
    \raddr[2]_i_1__2 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in_1),
        .I4(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \raddr[3]_i_1__2 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr[3]_i_3__1_n_0 ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop_2),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEFE80010101)) 
    \raddr[3]_i_2__1 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in_1),
        .I5(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[3]_i_3__1 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .O(\raddr[3]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    m_axi_gmem1_WVALID,
    WLAST_Dummy_reg,
    D,
    s_ready_t_reg,
    rs_req_valid__0,
    req_en__0,
    \dout_reg[36] ,
    s_ready_t_reg_0,
    RSTREGARSTREG,
    REGCEB,
    full_n_reg_1,
    ap_rst_n_inv,
    ap_clk,
    WVALID_Dummy_reg,
    burst_valid,
    WVALID_Dummy,
    \dout_reg[0] ,
    m_axi_gmem1_WREADY,
    in,
    Q,
    rs_req_ready,
    \dout_reg[2] ,
    req_fifo_valid);
  output full_n_reg_0;
  output [0:0]E;
  output m_axi_gmem1_WVALID;
  output [0:0]WLAST_Dummy_reg;
  output [3:0]D;
  output [0:0]s_ready_t_reg;
  output rs_req_valid__0;
  output req_en__0;
  output [36:0]\dout_reg[36] ;
  output s_ready_t_reg_0;
  output RSTREGARSTREG;
  output REGCEB;
  output full_n_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input WVALID_Dummy_reg;
  input burst_valid;
  input WVALID_Dummy;
  input \dout_reg[0] ;
  input m_axi_gmem1_WREADY;
  input [36:0]in;
  input [4:0]Q;
  input rs_req_ready;
  input \dout_reg[2] ;
  input req_fifo_valid;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire [0:0]WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire data_en__3;
  wire \dout_reg[0] ;
  wire \dout_reg[2] ;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [36:0]in;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire p_12_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire \raddr[3]_i_3__2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire rs_req_valid__0;
  wire [0:0]s_ready_t_reg;
  wire s_ready_t_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (full_n_reg_0),
        .\dout_reg[36]_2 (WVALID_Dummy_reg),
        .\dout_reg[36]_3 ({\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .fifo_valid(fifo_valid),
        .in(in),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .rs_req_valid__0(rs_req_valid__0),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy_reg),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__3
       (.I0(pop),
        .I1(data_en__3),
        .I2(\dout_reg[0] ),
        .I3(m_axi_gmem1_WREADY),
        .I4(fifo_valid),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__6
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__6_n_0),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy_reg),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__6 
       (.I0(push),
        .I1(pop),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3__2 
       (.I0(push),
        .I1(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem1_WVALID_INST_0
       (.I0(\dout_reg[0] ),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem1_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFB000)) 
    mem_reg_bram_0_i_2
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy_reg),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .I4(ap_rst_n_inv),
        .O(REGCEB));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h4FFF0000)) 
    mem_reg_bram_0_i_3
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy_reg),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .I4(ap_rst_n_inv),
        .O(RSTREGARSTREG));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__1 
       (.I0(empty_n_reg_n_0),
        .I1(p_12_in),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7EEE8111)) 
    \raddr[2]_i_1__1 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .I4(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \raddr[3]_i_1__1 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr[3]_i_3__2_n_0 ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEFE80010101)) 
    \raddr[3]_i_2__0 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[3]_i_3__2 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .O(\raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__0_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_load
   (RREADY_Dummy,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output RREADY_Dummy;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_mem
   (in,
    rnext,
    \ap_CS_fsm_reg[3] ,
    ap_clk,
    ENARDEN,
    REGCEB,
    ap_rst_n_inv,
    RSTREGARSTREG,
    Q,
    \dout_reg[15] ,
    push,
    raddr,
    pop,
    \waddr_reg[0] );
  output [35:0]in;
  output [3:0]rnext;
  output \ap_CS_fsm_reg[3] ;
  input ap_clk;
  input ENARDEN;
  input REGCEB;
  input ap_rst_n_inv;
  input RSTREGARSTREG;
  input [3:0]Q;
  input [31:0]\dout_reg[15] ;
  input push;
  input [3:0]raddr;
  input pop;
  input [1:0]\waddr_reg[0] ;

  wire ENARDEN;
  wire [3:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]\dout_reg[15] ;
  wire [35:0]in;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;
  wire [1:0]\waddr_reg[0] ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;

  (* INIT_B = "18'h0" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16_p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16_p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* USE_DRAM = "1" *) 
  (* XILINX_LEGACY_PRIM = "RAMB18E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "CASDOMUXA:CASDOMUXB CASDOMUXEN_A:CASDOMUXEN_B CASOREGIMUXA:CASOREGIMUXB CASOREGIMUXEN_A:CASOREGIMUXEN_B WEBWE[0]:WEBWE[1] WEBWE[1]:WEA[2],WEBWE[2] WEBWE[2]:WEA[1],WEA[0] WEBWE[3]:WEA[3]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "14" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E5_INT #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    mem_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1}),
        .ARST_A(1'b0),
        .ARST_B(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(\dout_reg[15] [15:0]),
        .DINBDIN({1'b1,1'b1,\dout_reg[15] [31:18]}),
        .DINPADINP(\dout_reg[15] [17:16]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(in[15:0]),
        .DOUTBDOUT(in[33:18]),
        .DOUTPADOUTP(in[17:16]),
        .DOUTPBDOUTP(in[35:34]),
        .ENARDEN(ENARDEN),
        .ENBWREN(1'b1),
        .REGCEAREGCE(REGCEB),
        .REGCEB(REGCEB),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(RSTREGARSTREG),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push,push,push}),
        .WEBWE({push,push,push,push}));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_6
       (.I0(\waddr_reg[0] [1]),
        .I1(\waddr_reg[0] [0]),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_read
   (s_ready_t_reg,
    Q,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem1_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem1_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[63]_0 ,
    last_sect,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    last_sect_buf_reg,
    \data_p2_reg[95]_0 ,
    last_sect_buf_reg_0,
    last_sect_buf_reg_1,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [71:0]\data_p1_reg[75]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  output last_sect;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]last_sect_buf_reg_0;
  input last_sect_buf_reg_1;
  input [0:0]\data_p2_reg[2]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [71:0]\data_p1_reg[75]_0 ;
  wire \data_p1_reg_n_0_[76] ;
  wire \data_p1_reg_n_0_[77] ;
  wire \data_p1_reg_n_0_[78] ;
  wire \data_p1_reg_n_0_[79] ;
  wire \data_p1_reg_n_0_[80] ;
  wire \data_p1_reg_n_0_[81] ;
  wire \data_p1_reg_n_0_[82] ;
  wire \data_p1_reg_n_0_[83] ;
  wire \data_p1_reg_n_0_[84] ;
  wire \data_p1_reg_n_0_[85] ;
  wire \data_p1_reg_n_0_[86] ;
  wire \data_p1_reg_n_0_[87] ;
  wire \data_p1_reg_n_0_[88] ;
  wire \data_p1_reg_n_0_[89] ;
  wire \data_p1_reg_n_0_[90] ;
  wire \data_p1_reg_n_0_[91] ;
  wire \data_p1_reg_n_0_[92] ;
  wire \data_p1_reg_n_0_[93] ;
  wire \data_p1_reg_n_0_[94] ;
  wire \data_p1_reg_n_0_[95] ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \end_addr_reg[10]_i_1_n_0 ;
  wire \end_addr_reg[10]_i_1_n_2 ;
  wire \end_addr_reg[10]_i_1_n_3 ;
  wire \end_addr_reg[10]_i_2_n_0 ;
  wire \end_addr_reg[10]_i_2_n_1 ;
  wire \end_addr_reg[10]_i_2_n_2 ;
  wire \end_addr_reg[10]_i_2_n_3 ;
  wire \end_addr_reg[11]_i_1_n_0 ;
  wire \end_addr_reg[11]_i_1_n_2 ;
  wire \end_addr_reg[11]_i_1_n_3 ;
  wire \end_addr_reg[12]_i_1_n_0 ;
  wire \end_addr_reg[12]_i_1_n_2 ;
  wire \end_addr_reg[12]_i_1_n_3 ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire \end_addr_reg[14]_i_1_n_0 ;
  wire \end_addr_reg[14]_i_1_n_2 ;
  wire \end_addr_reg[14]_i_1_n_3 ;
  wire \end_addr_reg[15]_i_1_n_0 ;
  wire \end_addr_reg[15]_i_1_n_2 ;
  wire \end_addr_reg[15]_i_1_n_3 ;
  wire \end_addr_reg[16]_i_1_n_0 ;
  wire \end_addr_reg[16]_i_1_n_2 ;
  wire \end_addr_reg[16]_i_1_n_3 ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire \end_addr_reg[18]_i_1_n_0 ;
  wire \end_addr_reg[18]_i_1_n_2 ;
  wire \end_addr_reg[18]_i_1_n_3 ;
  wire \end_addr_reg[18]_i_2_n_0 ;
  wire \end_addr_reg[18]_i_2_n_1 ;
  wire \end_addr_reg[18]_i_2_n_2 ;
  wire \end_addr_reg[18]_i_2_n_3 ;
  wire \end_addr_reg[19]_i_1_n_0 ;
  wire \end_addr_reg[19]_i_1_n_2 ;
  wire \end_addr_reg[19]_i_1_n_3 ;
  wire \end_addr_reg[20]_i_1_n_0 ;
  wire \end_addr_reg[20]_i_1_n_2 ;
  wire \end_addr_reg[20]_i_1_n_3 ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire \end_addr_reg[22]_i_1_n_0 ;
  wire \end_addr_reg[22]_i_1_n_2 ;
  wire \end_addr_reg[22]_i_1_n_3 ;
  wire \end_addr_reg[23]_i_1_n_0 ;
  wire \end_addr_reg[23]_i_1_n_2 ;
  wire \end_addr_reg[23]_i_1_n_3 ;
  wire \end_addr_reg[24]_i_1_n_0 ;
  wire \end_addr_reg[24]_i_1_n_2 ;
  wire \end_addr_reg[24]_i_1_n_3 ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire \end_addr_reg[26]_i_1_n_0 ;
  wire \end_addr_reg[26]_i_1_n_2 ;
  wire \end_addr_reg[26]_i_1_n_3 ;
  wire \end_addr_reg[26]_i_2_n_0 ;
  wire \end_addr_reg[26]_i_2_n_1 ;
  wire \end_addr_reg[26]_i_2_n_2 ;
  wire \end_addr_reg[26]_i_2_n_3 ;
  wire \end_addr_reg[27]_i_1_n_0 ;
  wire \end_addr_reg[27]_i_1_n_2 ;
  wire \end_addr_reg[27]_i_1_n_3 ;
  wire \end_addr_reg[28]_i_1_n_0 ;
  wire \end_addr_reg[28]_i_1_n_2 ;
  wire \end_addr_reg[28]_i_1_n_3 ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire \end_addr_reg[2]_i_1_n_0 ;
  wire \end_addr_reg[2]_i_1_n_2 ;
  wire \end_addr_reg[2]_i_1_n_3 ;
  wire \end_addr_reg[30]_i_1_n_0 ;
  wire \end_addr_reg[30]_i_1_n_2 ;
  wire \end_addr_reg[30]_i_1_n_3 ;
  wire \end_addr_reg[31]_i_1_n_0 ;
  wire \end_addr_reg[31]_i_1_n_2 ;
  wire \end_addr_reg[31]_i_1_n_3 ;
  wire \end_addr_reg[32]_i_1_n_0 ;
  wire \end_addr_reg[32]_i_1_n_2 ;
  wire \end_addr_reg[32]_i_1_n_3 ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[34]_i_1_n_0 ;
  wire \end_addr_reg[34]_i_1_n_2 ;
  wire \end_addr_reg[34]_i_1_n_3 ;
  wire \end_addr_reg[34]_i_2_n_0 ;
  wire \end_addr_reg[34]_i_2_n_1 ;
  wire \end_addr_reg[34]_i_2_n_2 ;
  wire \end_addr_reg[34]_i_2_n_3 ;
  wire \end_addr_reg[35]_i_1_n_0 ;
  wire \end_addr_reg[35]_i_1_n_2 ;
  wire \end_addr_reg[35]_i_1_n_3 ;
  wire \end_addr_reg[36]_i_1_n_0 ;
  wire \end_addr_reg[36]_i_1_n_2 ;
  wire \end_addr_reg[36]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[38]_i_1_n_0 ;
  wire \end_addr_reg[38]_i_1_n_2 ;
  wire \end_addr_reg[38]_i_1_n_3 ;
  wire \end_addr_reg[39]_i_1_n_0 ;
  wire \end_addr_reg[39]_i_1_n_2 ;
  wire \end_addr_reg[39]_i_1_n_3 ;
  wire \end_addr_reg[3]_i_1_n_0 ;
  wire \end_addr_reg[3]_i_1_n_2 ;
  wire \end_addr_reg[3]_i_1_n_3 ;
  wire \end_addr_reg[40]_i_1_n_0 ;
  wire \end_addr_reg[40]_i_1_n_2 ;
  wire \end_addr_reg[40]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[42]_i_1_n_0 ;
  wire \end_addr_reg[42]_i_1_n_2 ;
  wire \end_addr_reg[42]_i_1_n_3 ;
  wire \end_addr_reg[42]_i_2_n_0 ;
  wire \end_addr_reg[42]_i_2_n_1 ;
  wire \end_addr_reg[42]_i_2_n_2 ;
  wire \end_addr_reg[42]_i_2_n_3 ;
  wire \end_addr_reg[43]_i_1_n_0 ;
  wire \end_addr_reg[43]_i_1_n_2 ;
  wire \end_addr_reg[43]_i_1_n_3 ;
  wire \end_addr_reg[44]_i_1_n_0 ;
  wire \end_addr_reg[44]_i_1_n_2 ;
  wire \end_addr_reg[44]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[46]_i_1_n_0 ;
  wire \end_addr_reg[46]_i_1_n_2 ;
  wire \end_addr_reg[46]_i_1_n_3 ;
  wire \end_addr_reg[47]_i_1_n_0 ;
  wire \end_addr_reg[47]_i_1_n_2 ;
  wire \end_addr_reg[47]_i_1_n_3 ;
  wire \end_addr_reg[48]_i_1_n_0 ;
  wire \end_addr_reg[48]_i_1_n_2 ;
  wire \end_addr_reg[48]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[4]_i_1_n_0 ;
  wire \end_addr_reg[4]_i_1_n_2 ;
  wire \end_addr_reg[4]_i_1_n_3 ;
  wire \end_addr_reg[50]_i_1_n_0 ;
  wire \end_addr_reg[50]_i_1_n_2 ;
  wire \end_addr_reg[50]_i_1_n_3 ;
  wire \end_addr_reg[50]_i_2_n_0 ;
  wire \end_addr_reg[50]_i_2_n_1 ;
  wire \end_addr_reg[50]_i_2_n_2 ;
  wire \end_addr_reg[50]_i_2_n_3 ;
  wire \end_addr_reg[51]_i_1_n_0 ;
  wire \end_addr_reg[51]_i_1_n_2 ;
  wire \end_addr_reg[51]_i_1_n_3 ;
  wire \end_addr_reg[52]_i_1_n_0 ;
  wire \end_addr_reg[52]_i_1_n_2 ;
  wire \end_addr_reg[52]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[54]_i_1_n_0 ;
  wire \end_addr_reg[54]_i_1_n_2 ;
  wire \end_addr_reg[54]_i_1_n_3 ;
  wire \end_addr_reg[55]_i_1_n_0 ;
  wire \end_addr_reg[55]_i_1_n_2 ;
  wire \end_addr_reg[55]_i_1_n_3 ;
  wire \end_addr_reg[56]_i_1_n_0 ;
  wire \end_addr_reg[56]_i_1_n_2 ;
  wire \end_addr_reg[56]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire \end_addr_reg[58]_i_1_n_0 ;
  wire \end_addr_reg[58]_i_1_n_2 ;
  wire \end_addr_reg[58]_i_1_n_3 ;
  wire \end_addr_reg[58]_i_2_n_0 ;
  wire \end_addr_reg[58]_i_2_n_1 ;
  wire \end_addr_reg[58]_i_2_n_2 ;
  wire \end_addr_reg[58]_i_2_n_3 ;
  wire \end_addr_reg[59]_i_1_n_0 ;
  wire \end_addr_reg[59]_i_1_n_2 ;
  wire \end_addr_reg[59]_i_1_n_3 ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[60]_i_1_n_0 ;
  wire \end_addr_reg[60]_i_1_n_2 ;
  wire \end_addr_reg[60]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[62]_i_1_n_0 ;
  wire \end_addr_reg[62]_i_1_n_2 ;
  wire \end_addr_reg[62]_i_1_n_3 ;
  wire \end_addr_reg[62]_i_2_n_0 ;
  wire \end_addr_reg[62]_i_2_n_1 ;
  wire \end_addr_reg[62]_i_2_n_2 ;
  wire \end_addr_reg[63]_i_1_n_0 ;
  wire \end_addr_reg[63]_i_1_n_2 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire \end_addr_reg[6]_i_1_n_0 ;
  wire \end_addr_reg[6]_i_1_n_2 ;
  wire \end_addr_reg[6]_i_1_n_3 ;
  wire \end_addr_reg[7]_i_1_n_0 ;
  wire \end_addr_reg[7]_i_1_n_2 ;
  wire \end_addr_reg[7]_i_1_n_3 ;
  wire \end_addr_reg[8]_i_1_n_0 ;
  wire \end_addr_reg[8]_i_1_n_2 ;
  wire \end_addr_reg[8]_i_1_n_3 ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire last_sect;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire last_sect_buf_reg_1;
  wire last_sect_buf_reg_i_3_n_0;
  wire last_sect_buf_reg_i_3_n_1;
  wire last_sect_buf_reg_i_3_n_2;
  wire last_sect_buf_reg_i_3_n_3;
  wire last_sect_buf_reg_i_4_n_0;
  wire last_sect_buf_reg_i_4_n_1;
  wire last_sect_buf_reg_i_4_n_2;
  wire last_sect_buf_reg_i_4_n_3;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \NLW_end_addr_reg[62]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_end_addr_reg[62]_i_2_CYG_UNCONNECTED ;
  wire \NLW_end_addr_reg[62]_i_2_CYH_UNCONNECTED ;
  wire \NLW_end_addr_reg[62]_i_2_GEG_UNCONNECTED ;
  wire \NLW_end_addr_reg[62]_i_2_GEH_UNCONNECTED ;
  wire \NLW_end_addr_reg[62]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_end_addr_reg[62]_i_2_PROPH_UNCONNECTED ;
  wire NLW_last_sect_buf_reg_i_1_COUTD_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_COUTF_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_COUTH_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_CYC_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_CYD_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_CYE_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_CYF_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_CYG_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_CYH_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_GEC_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_GED_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_GEE_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_GEF_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_GEG_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_GEH_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_PROPC_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_PROPD_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_PROPE_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_PROPF_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_PROPG_UNCONNECTED;
  wire NLW_last_sect_buf_reg_i_1_PROPH_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[75]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[75]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[10]_i_1 
       (.GE(\end_addr_reg[10]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [8]),
        .I3(\data_p1_reg[75]_0 [70]),
        .I4(\end_addr_reg[10]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [8]),
        .O52(\end_addr_reg[10]_i_1_n_2 ),
        .PROP(\end_addr_reg[10]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[10]_i_2 
       (.CIN(1'b0),
        .COUTB(\end_addr_reg[10]_i_2_n_0 ),
        .COUTD(\end_addr_reg[10]_i_2_n_1 ),
        .COUTF(\end_addr_reg[10]_i_2_n_2 ),
        .COUTH(\end_addr_reg[10]_i_2_n_3 ),
        .CYA(\end_addr_reg[2]_i_1_n_2 ),
        .CYB(\end_addr_reg[3]_i_1_n_2 ),
        .CYC(\end_addr_reg[4]_i_1_n_2 ),
        .CYD(\end_addr_reg[5]_i_1_n_2 ),
        .CYE(\end_addr_reg[6]_i_1_n_2 ),
        .CYF(\end_addr_reg[7]_i_1_n_2 ),
        .CYG(\end_addr_reg[8]_i_1_n_2 ),
        .CYH(\end_addr_reg[9]_i_1_n_2 ),
        .GEA(\end_addr_reg[2]_i_1_n_0 ),
        .GEB(\end_addr_reg[3]_i_1_n_0 ),
        .GEC(\end_addr_reg[4]_i_1_n_0 ),
        .GED(\end_addr_reg[5]_i_1_n_0 ),
        .GEE(\end_addr_reg[6]_i_1_n_0 ),
        .GEF(\end_addr_reg[7]_i_1_n_0 ),
        .GEG(\end_addr_reg[8]_i_1_n_0 ),
        .GEH(\end_addr_reg[9]_i_1_n_0 ),
        .PROPA(\end_addr_reg[2]_i_1_n_3 ),
        .PROPB(\end_addr_reg[3]_i_1_n_3 ),
        .PROPC(\end_addr_reg[4]_i_1_n_3 ),
        .PROPD(\end_addr_reg[5]_i_1_n_3 ),
        .PROPE(\end_addr_reg[6]_i_1_n_3 ),
        .PROPF(\end_addr_reg[7]_i_1_n_3 ),
        .PROPG(\end_addr_reg[8]_i_1_n_3 ),
        .PROPH(\end_addr_reg[9]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[11]_i_1 
       (.GE(\end_addr_reg[11]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [9]),
        .I3(\data_p1_reg[75]_0 [71]),
        .I4(\end_addr_reg[10]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [9]),
        .O52(\end_addr_reg[11]_i_1_n_2 ),
        .PROP(\end_addr_reg[11]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[12]_i_1 
       (.GE(\end_addr_reg[12]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [10]),
        .I3(\data_p1_reg_n_0_[76] ),
        .I4(\end_addr_reg[18]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [10]),
        .O52(\end_addr_reg[12]_i_1_n_2 ),
        .PROP(\end_addr_reg[12]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[13]_i_1 
       (.GE(\end_addr_reg[13]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [11]),
        .I3(\data_p1_reg_n_0_[77] ),
        .I4(\end_addr_reg[12]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [11]),
        .O52(\end_addr_reg[13]_i_1_n_2 ),
        .PROP(\end_addr_reg[13]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[14]_i_1 
       (.GE(\end_addr_reg[14]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [12]),
        .I3(\data_p1_reg_n_0_[78] ),
        .I4(\end_addr_reg[18]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [12]),
        .O52(\end_addr_reg[14]_i_1_n_2 ),
        .PROP(\end_addr_reg[14]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[15]_i_1 
       (.GE(\end_addr_reg[15]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [13]),
        .I3(\data_p1_reg_n_0_[79] ),
        .I4(\end_addr_reg[14]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [13]),
        .O52(\end_addr_reg[15]_i_1_n_2 ),
        .PROP(\end_addr_reg[15]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[16]_i_1 
       (.GE(\end_addr_reg[16]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [14]),
        .I3(\data_p1_reg_n_0_[80] ),
        .I4(\end_addr_reg[18]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [14]),
        .O52(\end_addr_reg[16]_i_1_n_2 ),
        .PROP(\end_addr_reg[16]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[17]_i_1 
       (.GE(\end_addr_reg[17]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [15]),
        .I3(\data_p1_reg_n_0_[81] ),
        .I4(\end_addr_reg[16]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [15]),
        .O52(\end_addr_reg[17]_i_1_n_2 ),
        .PROP(\end_addr_reg[17]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[18]_i_1 
       (.GE(\end_addr_reg[18]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [16]),
        .I3(\data_p1_reg_n_0_[82] ),
        .I4(\end_addr_reg[18]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [16]),
        .O52(\end_addr_reg[18]_i_1_n_2 ),
        .PROP(\end_addr_reg[18]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[18]_i_2 
       (.CIN(\end_addr_reg[10]_i_2_n_3 ),
        .COUTB(\end_addr_reg[18]_i_2_n_0 ),
        .COUTD(\end_addr_reg[18]_i_2_n_1 ),
        .COUTF(\end_addr_reg[18]_i_2_n_2 ),
        .COUTH(\end_addr_reg[18]_i_2_n_3 ),
        .CYA(\end_addr_reg[10]_i_1_n_2 ),
        .CYB(\end_addr_reg[11]_i_1_n_2 ),
        .CYC(\end_addr_reg[12]_i_1_n_2 ),
        .CYD(\end_addr_reg[13]_i_1_n_2 ),
        .CYE(\end_addr_reg[14]_i_1_n_2 ),
        .CYF(\end_addr_reg[15]_i_1_n_2 ),
        .CYG(\end_addr_reg[16]_i_1_n_2 ),
        .CYH(\end_addr_reg[17]_i_1_n_2 ),
        .GEA(\end_addr_reg[10]_i_1_n_0 ),
        .GEB(\end_addr_reg[11]_i_1_n_0 ),
        .GEC(\end_addr_reg[12]_i_1_n_0 ),
        .GED(\end_addr_reg[13]_i_1_n_0 ),
        .GEE(\end_addr_reg[14]_i_1_n_0 ),
        .GEF(\end_addr_reg[15]_i_1_n_0 ),
        .GEG(\end_addr_reg[16]_i_1_n_0 ),
        .GEH(\end_addr_reg[17]_i_1_n_0 ),
        .PROPA(\end_addr_reg[10]_i_1_n_3 ),
        .PROPB(\end_addr_reg[11]_i_1_n_3 ),
        .PROPC(\end_addr_reg[12]_i_1_n_3 ),
        .PROPD(\end_addr_reg[13]_i_1_n_3 ),
        .PROPE(\end_addr_reg[14]_i_1_n_3 ),
        .PROPF(\end_addr_reg[15]_i_1_n_3 ),
        .PROPG(\end_addr_reg[16]_i_1_n_3 ),
        .PROPH(\end_addr_reg[17]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[19]_i_1 
       (.GE(\end_addr_reg[19]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [17]),
        .I3(\data_p1_reg_n_0_[83] ),
        .I4(\end_addr_reg[18]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [17]),
        .O52(\end_addr_reg[19]_i_1_n_2 ),
        .PROP(\end_addr_reg[19]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[20]_i_1 
       (.GE(\end_addr_reg[20]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [18]),
        .I3(\data_p1_reg_n_0_[84] ),
        .I4(\end_addr_reg[26]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [18]),
        .O52(\end_addr_reg[20]_i_1_n_2 ),
        .PROP(\end_addr_reg[20]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[21]_i_1 
       (.GE(\end_addr_reg[21]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [19]),
        .I3(\data_p1_reg_n_0_[85] ),
        .I4(\end_addr_reg[20]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [19]),
        .O52(\end_addr_reg[21]_i_1_n_2 ),
        .PROP(\end_addr_reg[21]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[22]_i_1 
       (.GE(\end_addr_reg[22]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [20]),
        .I3(\data_p1_reg_n_0_[86] ),
        .I4(\end_addr_reg[26]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [20]),
        .O52(\end_addr_reg[22]_i_1_n_2 ),
        .PROP(\end_addr_reg[22]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[23]_i_1 
       (.GE(\end_addr_reg[23]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [21]),
        .I3(\data_p1_reg_n_0_[87] ),
        .I4(\end_addr_reg[22]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [21]),
        .O52(\end_addr_reg[23]_i_1_n_2 ),
        .PROP(\end_addr_reg[23]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[24]_i_1 
       (.GE(\end_addr_reg[24]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [22]),
        .I3(\data_p1_reg_n_0_[88] ),
        .I4(\end_addr_reg[26]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [22]),
        .O52(\end_addr_reg[24]_i_1_n_2 ),
        .PROP(\end_addr_reg[24]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[25]_i_1 
       (.GE(\end_addr_reg[25]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [23]),
        .I3(\data_p1_reg_n_0_[89] ),
        .I4(\end_addr_reg[24]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [23]),
        .O52(\end_addr_reg[25]_i_1_n_2 ),
        .PROP(\end_addr_reg[25]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[26]_i_1 
       (.GE(\end_addr_reg[26]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [24]),
        .I3(\data_p1_reg_n_0_[90] ),
        .I4(\end_addr_reg[26]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [24]),
        .O52(\end_addr_reg[26]_i_1_n_2 ),
        .PROP(\end_addr_reg[26]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[26]_i_2 
       (.CIN(\end_addr_reg[18]_i_2_n_3 ),
        .COUTB(\end_addr_reg[26]_i_2_n_0 ),
        .COUTD(\end_addr_reg[26]_i_2_n_1 ),
        .COUTF(\end_addr_reg[26]_i_2_n_2 ),
        .COUTH(\end_addr_reg[26]_i_2_n_3 ),
        .CYA(\end_addr_reg[18]_i_1_n_2 ),
        .CYB(\end_addr_reg[19]_i_1_n_2 ),
        .CYC(\end_addr_reg[20]_i_1_n_2 ),
        .CYD(\end_addr_reg[21]_i_1_n_2 ),
        .CYE(\end_addr_reg[22]_i_1_n_2 ),
        .CYF(\end_addr_reg[23]_i_1_n_2 ),
        .CYG(\end_addr_reg[24]_i_1_n_2 ),
        .CYH(\end_addr_reg[25]_i_1_n_2 ),
        .GEA(\end_addr_reg[18]_i_1_n_0 ),
        .GEB(\end_addr_reg[19]_i_1_n_0 ),
        .GEC(\end_addr_reg[20]_i_1_n_0 ),
        .GED(\end_addr_reg[21]_i_1_n_0 ),
        .GEE(\end_addr_reg[22]_i_1_n_0 ),
        .GEF(\end_addr_reg[23]_i_1_n_0 ),
        .GEG(\end_addr_reg[24]_i_1_n_0 ),
        .GEH(\end_addr_reg[25]_i_1_n_0 ),
        .PROPA(\end_addr_reg[18]_i_1_n_3 ),
        .PROPB(\end_addr_reg[19]_i_1_n_3 ),
        .PROPC(\end_addr_reg[20]_i_1_n_3 ),
        .PROPD(\end_addr_reg[21]_i_1_n_3 ),
        .PROPE(\end_addr_reg[22]_i_1_n_3 ),
        .PROPF(\end_addr_reg[23]_i_1_n_3 ),
        .PROPG(\end_addr_reg[24]_i_1_n_3 ),
        .PROPH(\end_addr_reg[25]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[27]_i_1 
       (.GE(\end_addr_reg[27]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [25]),
        .I3(\data_p1_reg_n_0_[91] ),
        .I4(\end_addr_reg[26]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [25]),
        .O52(\end_addr_reg[27]_i_1_n_2 ),
        .PROP(\end_addr_reg[27]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[28]_i_1 
       (.GE(\end_addr_reg[28]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [26]),
        .I3(\data_p1_reg_n_0_[92] ),
        .I4(\end_addr_reg[34]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [26]),
        .O52(\end_addr_reg[28]_i_1_n_2 ),
        .PROP(\end_addr_reg[28]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[29]_i_1 
       (.GE(\end_addr_reg[29]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [27]),
        .I3(\data_p1_reg_n_0_[93] ),
        .I4(\end_addr_reg[28]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [27]),
        .O52(\end_addr_reg[29]_i_1_n_2 ),
        .PROP(\end_addr_reg[29]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[2]_i_1 
       (.GE(\end_addr_reg[2]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [0]),
        .I3(\data_p1_reg[75]_0 [62]),
        .I4(1'b0),
        .O51(\data_p1_reg[63]_0 [0]),
        .O52(\end_addr_reg[2]_i_1_n_2 ),
        .PROP(\end_addr_reg[2]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[30]_i_1 
       (.GE(\end_addr_reg[30]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [28]),
        .I3(\data_p1_reg_n_0_[94] ),
        .I4(\end_addr_reg[34]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [28]),
        .O52(\end_addr_reg[30]_i_1_n_2 ),
        .PROP(\end_addr_reg[30]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[31]_i_1 
       (.GE(\end_addr_reg[31]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [29]),
        .I3(\data_p1_reg_n_0_[95] ),
        .I4(\end_addr_reg[30]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [29]),
        .O52(\end_addr_reg[31]_i_1_n_2 ),
        .PROP(\end_addr_reg[31]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[32]_i_1 
       (.GE(\end_addr_reg[32]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [30]),
        .I4(\end_addr_reg[34]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [30]),
        .O52(\end_addr_reg[32]_i_1_n_2 ),
        .PROP(\end_addr_reg[32]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[33]_i_1 
       (.GE(\end_addr_reg[33]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [31]),
        .I4(\end_addr_reg[32]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [31]),
        .O52(\end_addr_reg[33]_i_1_n_2 ),
        .PROP(\end_addr_reg[33]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[34]_i_1 
       (.GE(\end_addr_reg[34]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [32]),
        .I4(\end_addr_reg[34]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [32]),
        .O52(\end_addr_reg[34]_i_1_n_2 ),
        .PROP(\end_addr_reg[34]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[34]_i_2 
       (.CIN(\end_addr_reg[26]_i_2_n_3 ),
        .COUTB(\end_addr_reg[34]_i_2_n_0 ),
        .COUTD(\end_addr_reg[34]_i_2_n_1 ),
        .COUTF(\end_addr_reg[34]_i_2_n_2 ),
        .COUTH(\end_addr_reg[34]_i_2_n_3 ),
        .CYA(\end_addr_reg[26]_i_1_n_2 ),
        .CYB(\end_addr_reg[27]_i_1_n_2 ),
        .CYC(\end_addr_reg[28]_i_1_n_2 ),
        .CYD(\end_addr_reg[29]_i_1_n_2 ),
        .CYE(\end_addr_reg[30]_i_1_n_2 ),
        .CYF(\end_addr_reg[31]_i_1_n_2 ),
        .CYG(\end_addr_reg[32]_i_1_n_2 ),
        .CYH(\end_addr_reg[33]_i_1_n_2 ),
        .GEA(\end_addr_reg[26]_i_1_n_0 ),
        .GEB(\end_addr_reg[27]_i_1_n_0 ),
        .GEC(\end_addr_reg[28]_i_1_n_0 ),
        .GED(\end_addr_reg[29]_i_1_n_0 ),
        .GEE(\end_addr_reg[30]_i_1_n_0 ),
        .GEF(\end_addr_reg[31]_i_1_n_0 ),
        .GEG(\end_addr_reg[32]_i_1_n_0 ),
        .GEH(\end_addr_reg[33]_i_1_n_0 ),
        .PROPA(\end_addr_reg[26]_i_1_n_3 ),
        .PROPB(\end_addr_reg[27]_i_1_n_3 ),
        .PROPC(\end_addr_reg[28]_i_1_n_3 ),
        .PROPD(\end_addr_reg[29]_i_1_n_3 ),
        .PROPE(\end_addr_reg[30]_i_1_n_3 ),
        .PROPF(\end_addr_reg[31]_i_1_n_3 ),
        .PROPG(\end_addr_reg[32]_i_1_n_3 ),
        .PROPH(\end_addr_reg[33]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[35]_i_1 
       (.GE(\end_addr_reg[35]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [33]),
        .I4(\end_addr_reg[34]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [33]),
        .O52(\end_addr_reg[35]_i_1_n_2 ),
        .PROP(\end_addr_reg[35]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[36]_i_1 
       (.GE(\end_addr_reg[36]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [34]),
        .I4(\end_addr_reg[42]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [34]),
        .O52(\end_addr_reg[36]_i_1_n_2 ),
        .PROP(\end_addr_reg[36]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[37]_i_1 
       (.GE(\end_addr_reg[37]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [35]),
        .I4(\end_addr_reg[36]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [35]),
        .O52(\end_addr_reg[37]_i_1_n_2 ),
        .PROP(\end_addr_reg[37]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[38]_i_1 
       (.GE(\end_addr_reg[38]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [36]),
        .I4(\end_addr_reg[42]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [36]),
        .O52(\end_addr_reg[38]_i_1_n_2 ),
        .PROP(\end_addr_reg[38]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[39]_i_1 
       (.GE(\end_addr_reg[39]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [37]),
        .I4(\end_addr_reg[38]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [37]),
        .O52(\end_addr_reg[39]_i_1_n_2 ),
        .PROP(\end_addr_reg[39]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[3]_i_1 
       (.GE(\end_addr_reg[3]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [1]),
        .I3(\data_p1_reg[75]_0 [63]),
        .I4(\end_addr_reg[2]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [1]),
        .O52(\end_addr_reg[3]_i_1_n_2 ),
        .PROP(\end_addr_reg[3]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[40]_i_1 
       (.GE(\end_addr_reg[40]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [38]),
        .I4(\end_addr_reg[42]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [38]),
        .O52(\end_addr_reg[40]_i_1_n_2 ),
        .PROP(\end_addr_reg[40]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[41]_i_1 
       (.GE(\end_addr_reg[41]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [39]),
        .I4(\end_addr_reg[40]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [39]),
        .O52(\end_addr_reg[41]_i_1_n_2 ),
        .PROP(\end_addr_reg[41]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[42]_i_1 
       (.GE(\end_addr_reg[42]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [40]),
        .I4(\end_addr_reg[42]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [40]),
        .O52(\end_addr_reg[42]_i_1_n_2 ),
        .PROP(\end_addr_reg[42]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[42]_i_2 
       (.CIN(\end_addr_reg[34]_i_2_n_3 ),
        .COUTB(\end_addr_reg[42]_i_2_n_0 ),
        .COUTD(\end_addr_reg[42]_i_2_n_1 ),
        .COUTF(\end_addr_reg[42]_i_2_n_2 ),
        .COUTH(\end_addr_reg[42]_i_2_n_3 ),
        .CYA(\end_addr_reg[34]_i_1_n_2 ),
        .CYB(\end_addr_reg[35]_i_1_n_2 ),
        .CYC(\end_addr_reg[36]_i_1_n_2 ),
        .CYD(\end_addr_reg[37]_i_1_n_2 ),
        .CYE(\end_addr_reg[38]_i_1_n_2 ),
        .CYF(\end_addr_reg[39]_i_1_n_2 ),
        .CYG(\end_addr_reg[40]_i_1_n_2 ),
        .CYH(\end_addr_reg[41]_i_1_n_2 ),
        .GEA(\end_addr_reg[34]_i_1_n_0 ),
        .GEB(\end_addr_reg[35]_i_1_n_0 ),
        .GEC(\end_addr_reg[36]_i_1_n_0 ),
        .GED(\end_addr_reg[37]_i_1_n_0 ),
        .GEE(\end_addr_reg[38]_i_1_n_0 ),
        .GEF(\end_addr_reg[39]_i_1_n_0 ),
        .GEG(\end_addr_reg[40]_i_1_n_0 ),
        .GEH(\end_addr_reg[41]_i_1_n_0 ),
        .PROPA(\end_addr_reg[34]_i_1_n_3 ),
        .PROPB(\end_addr_reg[35]_i_1_n_3 ),
        .PROPC(\end_addr_reg[36]_i_1_n_3 ),
        .PROPD(\end_addr_reg[37]_i_1_n_3 ),
        .PROPE(\end_addr_reg[38]_i_1_n_3 ),
        .PROPF(\end_addr_reg[39]_i_1_n_3 ),
        .PROPG(\end_addr_reg[40]_i_1_n_3 ),
        .PROPH(\end_addr_reg[41]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[43]_i_1 
       (.GE(\end_addr_reg[43]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [41]),
        .I4(\end_addr_reg[42]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [41]),
        .O52(\end_addr_reg[43]_i_1_n_2 ),
        .PROP(\end_addr_reg[43]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[44]_i_1 
       (.GE(\end_addr_reg[44]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [42]),
        .I4(\end_addr_reg[50]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [42]),
        .O52(\end_addr_reg[44]_i_1_n_2 ),
        .PROP(\end_addr_reg[44]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[45]_i_1 
       (.GE(\end_addr_reg[45]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [43]),
        .I4(\end_addr_reg[44]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [43]),
        .O52(\end_addr_reg[45]_i_1_n_2 ),
        .PROP(\end_addr_reg[45]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[46]_i_1 
       (.GE(\end_addr_reg[46]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [44]),
        .I4(\end_addr_reg[50]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [44]),
        .O52(\end_addr_reg[46]_i_1_n_2 ),
        .PROP(\end_addr_reg[46]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[47]_i_1 
       (.GE(\end_addr_reg[47]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [45]),
        .I4(\end_addr_reg[46]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [45]),
        .O52(\end_addr_reg[47]_i_1_n_2 ),
        .PROP(\end_addr_reg[47]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[48]_i_1 
       (.GE(\end_addr_reg[48]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [46]),
        .I4(\end_addr_reg[50]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [46]),
        .O52(\end_addr_reg[48]_i_1_n_2 ),
        .PROP(\end_addr_reg[48]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[49]_i_1 
       (.GE(\end_addr_reg[49]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [47]),
        .I4(\end_addr_reg[48]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [47]),
        .O52(\end_addr_reg[49]_i_1_n_2 ),
        .PROP(\end_addr_reg[49]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[4]_i_1 
       (.GE(\end_addr_reg[4]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [2]),
        .I3(\data_p1_reg[75]_0 [64]),
        .I4(\end_addr_reg[10]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [2]),
        .O52(\end_addr_reg[4]_i_1_n_2 ),
        .PROP(\end_addr_reg[4]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[50]_i_1 
       (.GE(\end_addr_reg[50]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [48]),
        .I4(\end_addr_reg[50]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [48]),
        .O52(\end_addr_reg[50]_i_1_n_2 ),
        .PROP(\end_addr_reg[50]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[50]_i_2 
       (.CIN(\end_addr_reg[42]_i_2_n_3 ),
        .COUTB(\end_addr_reg[50]_i_2_n_0 ),
        .COUTD(\end_addr_reg[50]_i_2_n_1 ),
        .COUTF(\end_addr_reg[50]_i_2_n_2 ),
        .COUTH(\end_addr_reg[50]_i_2_n_3 ),
        .CYA(\end_addr_reg[42]_i_1_n_2 ),
        .CYB(\end_addr_reg[43]_i_1_n_2 ),
        .CYC(\end_addr_reg[44]_i_1_n_2 ),
        .CYD(\end_addr_reg[45]_i_1_n_2 ),
        .CYE(\end_addr_reg[46]_i_1_n_2 ),
        .CYF(\end_addr_reg[47]_i_1_n_2 ),
        .CYG(\end_addr_reg[48]_i_1_n_2 ),
        .CYH(\end_addr_reg[49]_i_1_n_2 ),
        .GEA(\end_addr_reg[42]_i_1_n_0 ),
        .GEB(\end_addr_reg[43]_i_1_n_0 ),
        .GEC(\end_addr_reg[44]_i_1_n_0 ),
        .GED(\end_addr_reg[45]_i_1_n_0 ),
        .GEE(\end_addr_reg[46]_i_1_n_0 ),
        .GEF(\end_addr_reg[47]_i_1_n_0 ),
        .GEG(\end_addr_reg[48]_i_1_n_0 ),
        .GEH(\end_addr_reg[49]_i_1_n_0 ),
        .PROPA(\end_addr_reg[42]_i_1_n_3 ),
        .PROPB(\end_addr_reg[43]_i_1_n_3 ),
        .PROPC(\end_addr_reg[44]_i_1_n_3 ),
        .PROPD(\end_addr_reg[45]_i_1_n_3 ),
        .PROPE(\end_addr_reg[46]_i_1_n_3 ),
        .PROPF(\end_addr_reg[47]_i_1_n_3 ),
        .PROPG(\end_addr_reg[48]_i_1_n_3 ),
        .PROPH(\end_addr_reg[49]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[51]_i_1 
       (.GE(\end_addr_reg[51]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [49]),
        .I4(\end_addr_reg[50]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [49]),
        .O52(\end_addr_reg[51]_i_1_n_2 ),
        .PROP(\end_addr_reg[51]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[52]_i_1 
       (.GE(\end_addr_reg[52]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [50]),
        .I4(\end_addr_reg[58]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [50]),
        .O52(\end_addr_reg[52]_i_1_n_2 ),
        .PROP(\end_addr_reg[52]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[53]_i_1 
       (.GE(\end_addr_reg[53]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [51]),
        .I4(\end_addr_reg[52]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [51]),
        .O52(\end_addr_reg[53]_i_1_n_2 ),
        .PROP(\end_addr_reg[53]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[54]_i_1 
       (.GE(\end_addr_reg[54]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [52]),
        .I4(\end_addr_reg[58]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [52]),
        .O52(\end_addr_reg[54]_i_1_n_2 ),
        .PROP(\end_addr_reg[54]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[55]_i_1 
       (.GE(\end_addr_reg[55]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [53]),
        .I4(\end_addr_reg[54]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [53]),
        .O52(\end_addr_reg[55]_i_1_n_2 ),
        .PROP(\end_addr_reg[55]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[56]_i_1 
       (.GE(\end_addr_reg[56]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [54]),
        .I4(\end_addr_reg[58]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [54]),
        .O52(\end_addr_reg[56]_i_1_n_2 ),
        .PROP(\end_addr_reg[56]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[57]_i_1 
       (.GE(\end_addr_reg[57]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [55]),
        .I4(\end_addr_reg[56]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [55]),
        .O52(\end_addr_reg[57]_i_1_n_2 ),
        .PROP(\end_addr_reg[57]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[58]_i_1 
       (.GE(\end_addr_reg[58]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [56]),
        .I4(\end_addr_reg[58]_i_2_n_3 ),
        .O51(\data_p1_reg[63]_0 [56]),
        .O52(\end_addr_reg[58]_i_1_n_2 ),
        .PROP(\end_addr_reg[58]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_addr_reg[58]_i_2 
       (.CIN(\end_addr_reg[50]_i_2_n_3 ),
        .COUTB(\end_addr_reg[58]_i_2_n_0 ),
        .COUTD(\end_addr_reg[58]_i_2_n_1 ),
        .COUTF(\end_addr_reg[58]_i_2_n_2 ),
        .COUTH(\end_addr_reg[58]_i_2_n_3 ),
        .CYA(\end_addr_reg[50]_i_1_n_2 ),
        .CYB(\end_addr_reg[51]_i_1_n_2 ),
        .CYC(\end_addr_reg[52]_i_1_n_2 ),
        .CYD(\end_addr_reg[53]_i_1_n_2 ),
        .CYE(\end_addr_reg[54]_i_1_n_2 ),
        .CYF(\end_addr_reg[55]_i_1_n_2 ),
        .CYG(\end_addr_reg[56]_i_1_n_2 ),
        .CYH(\end_addr_reg[57]_i_1_n_2 ),
        .GEA(\end_addr_reg[50]_i_1_n_0 ),
        .GEB(\end_addr_reg[51]_i_1_n_0 ),
        .GEC(\end_addr_reg[52]_i_1_n_0 ),
        .GED(\end_addr_reg[53]_i_1_n_0 ),
        .GEE(\end_addr_reg[54]_i_1_n_0 ),
        .GEF(\end_addr_reg[55]_i_1_n_0 ),
        .GEG(\end_addr_reg[56]_i_1_n_0 ),
        .GEH(\end_addr_reg[57]_i_1_n_0 ),
        .PROPA(\end_addr_reg[50]_i_1_n_3 ),
        .PROPB(\end_addr_reg[51]_i_1_n_3 ),
        .PROPC(\end_addr_reg[52]_i_1_n_3 ),
        .PROPD(\end_addr_reg[53]_i_1_n_3 ),
        .PROPE(\end_addr_reg[54]_i_1_n_3 ),
        .PROPF(\end_addr_reg[55]_i_1_n_3 ),
        .PROPG(\end_addr_reg[56]_i_1_n_3 ),
        .PROPH(\end_addr_reg[57]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[59]_i_1 
       (.GE(\end_addr_reg[59]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [57]),
        .I4(\end_addr_reg[58]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [57]),
        .O52(\end_addr_reg[59]_i_1_n_2 ),
        .PROP(\end_addr_reg[59]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[5]_i_1 
       (.GE(\end_addr_reg[5]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [3]),
        .I3(\data_p1_reg[75]_0 [65]),
        .I4(\end_addr_reg[4]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [3]),
        .O52(\end_addr_reg[5]_i_1_n_2 ),
        .PROP(\end_addr_reg[5]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[60]_i_1 
       (.GE(\end_addr_reg[60]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [58]),
        .I4(\end_addr_reg[62]_i_2_n_0 ),
        .O51(\data_p1_reg[63]_0 [58]),
        .O52(\end_addr_reg[60]_i_1_n_2 ),
        .PROP(\end_addr_reg[60]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[61]_i_1 
       (.GE(\end_addr_reg[61]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [59]),
        .I4(\end_addr_reg[60]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [59]),
        .O52(\end_addr_reg[61]_i_1_n_2 ),
        .PROP(\end_addr_reg[61]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \end_addr_reg[62]_i_1 
       (.GE(\end_addr_reg[62]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [60]),
        .I4(\end_addr_reg[62]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [60]),
        .O52(\end_addr_reg[62]_i_1_n_2 ),
        .PROP(\end_addr_reg[62]_i_1_n_3 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("FALSE")) 
    \end_addr_reg[62]_i_2 
       (.CIN(\end_addr_reg[58]_i_2_n_3 ),
        .COUTB(\end_addr_reg[62]_i_2_n_0 ),
        .COUTD(\end_addr_reg[62]_i_2_n_1 ),
        .COUTF(\end_addr_reg[62]_i_2_n_2 ),
        .COUTH(\NLW_end_addr_reg[62]_i_2_COUTH_UNCONNECTED ),
        .CYA(\end_addr_reg[58]_i_1_n_2 ),
        .CYB(\end_addr_reg[59]_i_1_n_2 ),
        .CYC(\end_addr_reg[60]_i_1_n_2 ),
        .CYD(\end_addr_reg[61]_i_1_n_2 ),
        .CYE(\end_addr_reg[62]_i_1_n_2 ),
        .CYF(\end_addr_reg[63]_i_1_n_2 ),
        .CYG(\NLW_end_addr_reg[62]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_end_addr_reg[62]_i_2_CYH_UNCONNECTED ),
        .GEA(\end_addr_reg[58]_i_1_n_0 ),
        .GEB(\end_addr_reg[59]_i_1_n_0 ),
        .GEC(\end_addr_reg[60]_i_1_n_0 ),
        .GED(\end_addr_reg[61]_i_1_n_0 ),
        .GEE(\end_addr_reg[62]_i_1_n_0 ),
        .GEF(\end_addr_reg[63]_i_1_n_0 ),
        .GEG(\NLW_end_addr_reg[62]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_end_addr_reg[62]_i_2_GEH_UNCONNECTED ),
        .PROPA(\end_addr_reg[58]_i_1_n_3 ),
        .PROPB(\end_addr_reg[59]_i_1_n_3 ),
        .PROPC(\end_addr_reg[60]_i_1_n_3 ),
        .PROPD(\end_addr_reg[61]_i_1_n_3 ),
        .PROPE(\end_addr_reg[62]_i_1_n_3 ),
        .PROPF(\end_addr_reg[63]_i_1_n_3 ),
        .PROPG(\NLW_end_addr_reg[62]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_end_addr_reg[62]_i_2_PROPH_UNCONNECTED ));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \end_addr_reg[63]_i_1 
       (.GE(\end_addr_reg[63]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\data_p1_reg[75]_0 [61]),
        .I4(\end_addr_reg[62]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [61]),
        .O52(\end_addr_reg[63]_i_1_n_2 ),
        .PROP(\end_addr_reg[63]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[6]_i_1 
       (.GE(\end_addr_reg[6]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [4]),
        .I3(\data_p1_reg[75]_0 [66]),
        .I4(\end_addr_reg[10]_i_2_n_1 ),
        .O51(\data_p1_reg[63]_0 [4]),
        .O52(\end_addr_reg[6]_i_1_n_2 ),
        .PROP(\end_addr_reg[6]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[7]_i_1 
       (.GE(\end_addr_reg[7]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [5]),
        .I3(\data_p1_reg[75]_0 [67]),
        .I4(\end_addr_reg[6]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [5]),
        .O52(\end_addr_reg[7]_i_1_n_2 ),
        .PROP(\end_addr_reg[7]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[8]_i_1 
       (.GE(\end_addr_reg[8]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [6]),
        .I3(\data_p1_reg[75]_0 [68]),
        .I4(\end_addr_reg[10]_i_2_n_2 ),
        .O51(\data_p1_reg[63]_0 [6]),
        .O52(\end_addr_reg[8]_i_1_n_2 ),
        .PROP(\end_addr_reg[8]_i_1_n_3 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_addr_reg[9]_i_1 
       (.GE(\end_addr_reg[9]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\data_p1_reg[75]_0 [7]),
        .I3(\data_p1_reg[75]_0 [69]),
        .I4(\end_addr_reg[8]_i_1_n_2 ),
        .O51(\data_p1_reg[63]_0 [7]),
        .O52(\end_addr_reg[9]_i_1_n_2 ),
        .PROP(\end_addr_reg[9]_i_1_n_3 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("FALSE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    last_sect_buf_reg_i_1
       (.CIN(last_sect_buf_reg_1),
        .COUTB(last_sect),
        .COUTD(NLW_last_sect_buf_reg_i_1_COUTD_UNCONNECTED),
        .COUTF(NLW_last_sect_buf_reg_i_1_COUTF_UNCONNECTED),
        .COUTH(NLW_last_sect_buf_reg_i_1_COUTH_UNCONNECTED),
        .CYA(last_sect_buf_reg_i_3_n_2),
        .CYB(last_sect_buf_reg_i_4_n_2),
        .CYC(NLW_last_sect_buf_reg_i_1_CYC_UNCONNECTED),
        .CYD(NLW_last_sect_buf_reg_i_1_CYD_UNCONNECTED),
        .CYE(NLW_last_sect_buf_reg_i_1_CYE_UNCONNECTED),
        .CYF(NLW_last_sect_buf_reg_i_1_CYF_UNCONNECTED),
        .CYG(NLW_last_sect_buf_reg_i_1_CYG_UNCONNECTED),
        .CYH(NLW_last_sect_buf_reg_i_1_CYH_UNCONNECTED),
        .GEA(last_sect_buf_reg_i_3_n_0),
        .GEB(last_sect_buf_reg_i_4_n_0),
        .GEC(NLW_last_sect_buf_reg_i_1_GEC_UNCONNECTED),
        .GED(NLW_last_sect_buf_reg_i_1_GED_UNCONNECTED),
        .GEE(NLW_last_sect_buf_reg_i_1_GEE_UNCONNECTED),
        .GEF(NLW_last_sect_buf_reg_i_1_GEF_UNCONNECTED),
        .GEG(NLW_last_sect_buf_reg_i_1_GEG_UNCONNECTED),
        .GEH(NLW_last_sect_buf_reg_i_1_GEH_UNCONNECTED),
        .PROPA(last_sect_buf_reg_i_3_n_3),
        .PROPB(last_sect_buf_reg_i_4_n_3),
        .PROPC(NLW_last_sect_buf_reg_i_1_PROPC_UNCONNECTED),
        .PROPD(NLW_last_sect_buf_reg_i_1_PROPD_UNCONNECTED),
        .PROPE(NLW_last_sect_buf_reg_i_1_PROPE_UNCONNECTED),
        .PROPF(NLW_last_sect_buf_reg_i_1_PROPF_UNCONNECTED),
        .PROPG(NLW_last_sect_buf_reg_i_1_PROPG_UNCONNECTED),
        .PROPH(NLW_last_sect_buf_reg_i_1_PROPH_UNCONNECTED));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_3
       (.GE(last_sect_buf_reg_i_3_n_0),
        .I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg_0[0]),
        .I3(last_sect_buf_reg[1]),
        .I4(last_sect_buf_reg_1),
        .O51(last_sect_buf_reg_i_3_n_1),
        .O52(last_sect_buf_reg_i_3_n_2),
        .PROP(last_sect_buf_reg_i_3_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_4
       (.GE(last_sect_buf_reg_i_4_n_0),
        .I0(last_sect_buf_reg[4]),
        .I1(last_sect_buf_reg_0[3]),
        .I2(last_sect_buf_reg_0[2]),
        .I3(last_sect_buf_reg[3]),
        .I4(last_sect_buf_reg_i_3_n_2),
        .O51(last_sect_buf_reg_i_4_n_1),
        .O52(last_sect_buf_reg_i_4_n_2),
        .PROP(last_sect_buf_reg_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[75]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[75]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[75]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[75]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[75]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[75]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[75]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[75]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[75]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[75]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[75]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[75]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[75]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[75]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[75]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[75]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[75]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[75]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[75]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[75]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[75]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[75]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[75]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[75]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[75]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[75]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[75]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[75]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[75]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[75]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[75]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[75]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[75]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[75]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[75]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[75]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[75]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[75]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[75]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[75]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[75]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[75]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[75]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[75]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[75]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[75]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[75]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[75]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[75]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[75]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[75]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[75]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem1_AWVALID,
    \data_p1_reg[67]_0 ,
    ap_rst_n_inv,
    ap_clk,
    rs_req_valid__0,
    m_axi_gmem1_AWREADY,
    D,
    E);
  output rs_req_ready;
  output m_axi_gmem1_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs_req_valid__0;
  input m_axi_gmem1_AWREADY;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire [1:0]next__0;
  wire rs_req_ready;
  wire rs_req_valid__0;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(rs_req_valid__0),
        .I1(m_axi_gmem1_AWREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00A5F088)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rs_req_valid__0),
        .I1(rs_req_ready),
        .I2(m_axi_gmem1_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2E02)) 
    \data_p1[63]_i_1 
       (.I0(rs_req_valid__0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axi_gmem1_AWREADY),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(rs_req_valid__0),
        .I1(m_axi_gmem1_AWREADY),
        .I2(rs_req_ready),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFFF8080)) 
    \state[0]_i_1__2 
       (.I0(rs_req_valid__0),
        .I1(rs_req_ready),
        .I2(state),
        .I3(m_axi_gmem1_AWREADY),
        .I4(m_axi_gmem1_AWVALID),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem1_AWVALID),
        .I1(state),
        .I2(m_axi_gmem1_AWREADY),
        .I3(rs_req_valid__0),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(m_axi_gmem1_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    resp_ready__1,
    m_axi_gmem1_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem1_BVALID;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem1_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem1_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem1_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem1_BVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem1_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem1_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem1_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem1_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem1_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem1_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem1_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl
   (pop_1,
    push,
    push_2,
    valid_length,
    D,
    full_n_reg,
    \dout_reg[61]_0 ,
    wrsp_ready,
    \dout_reg[0]_0 ,
    AWREADY_Dummy,
    tmp_valid_reg,
    \dout_reg[0]_1 ,
    gmem1_AWREADY,
    Q,
    \mem_reg[67][61]_srl32_0 ,
    empty_reg_158,
    A,
    ap_clk,
    \dout_reg[94]_0 ,
    \dout_reg[0]_2 ,
    ap_rst_n_inv);
  output pop_1;
  output push;
  output push_2;
  output valid_length;
  output [29:0]D;
  output full_n_reg;
  output [61:0]\dout_reg[61]_0 ;
  input wrsp_ready;
  input \dout_reg[0]_0 ;
  input AWREADY_Dummy;
  input tmp_valid_reg;
  input \dout_reg[0]_1 ;
  input gmem1_AWREADY;
  input [0:0]Q;
  input [61:0]\mem_reg[67][61]_srl32_0 ;
  input [30:0]empty_reg_158;
  input [4:0]A;
  input ap_clk;
  input [4:0]\dout_reg[94]_0 ;
  input [1:0]\dout_reg[0]_2 ;
  input ap_rst_n_inv;

  wire [4:0]A;
  wire AWREADY_Dummy;
  wire [29:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1_n_0 ;
  wire \dout[10]_i_1_n_0 ;
  wire \dout[11]_i_1_n_0 ;
  wire \dout[12]_i_1_n_0 ;
  wire \dout[13]_i_1_n_0 ;
  wire \dout[14]_i_1_n_0 ;
  wire \dout[15]_i_1_n_0 ;
  wire \dout[16]_i_1_n_0 ;
  wire \dout[17]_i_1_n_0 ;
  wire \dout[18]_i_1_n_0 ;
  wire \dout[19]_i_1_n_0 ;
  wire \dout[1]_i_1_n_0 ;
  wire \dout[20]_i_1_n_0 ;
  wire \dout[21]_i_1_n_0 ;
  wire \dout[22]_i_1_n_0 ;
  wire \dout[23]_i_1_n_0 ;
  wire \dout[24]_i_1_n_0 ;
  wire \dout[25]_i_1_n_0 ;
  wire \dout[26]_i_1_n_0 ;
  wire \dout[27]_i_1_n_0 ;
  wire \dout[28]_i_1_n_0 ;
  wire \dout[29]_i_1_n_0 ;
  wire \dout[2]_i_1_n_0 ;
  wire \dout[30]_i_1_n_0 ;
  wire \dout[31]_i_1_n_0 ;
  wire \dout[32]_i_1_n_0 ;
  wire \dout[33]_i_1_n_0 ;
  wire \dout[34]_i_1_n_0 ;
  wire \dout[35]_i_1_n_0 ;
  wire \dout[36]_i_1_n_0 ;
  wire \dout[37]_i_1_n_0 ;
  wire \dout[38]_i_1_n_0 ;
  wire \dout[39]_i_1_n_0 ;
  wire \dout[3]_i_1_n_0 ;
  wire \dout[40]_i_1_n_0 ;
  wire \dout[41]_i_1_n_0 ;
  wire \dout[42]_i_1_n_0 ;
  wire \dout[43]_i_1_n_0 ;
  wire \dout[44]_i_1_n_0 ;
  wire \dout[45]_i_1_n_0 ;
  wire \dout[46]_i_1_n_0 ;
  wire \dout[47]_i_1_n_0 ;
  wire \dout[48]_i_1_n_0 ;
  wire \dout[49]_i_1_n_0 ;
  wire \dout[4]_i_1_n_0 ;
  wire \dout[50]_i_1_n_0 ;
  wire \dout[51]_i_1_n_0 ;
  wire \dout[52]_i_1_n_0 ;
  wire \dout[53]_i_1_n_0 ;
  wire \dout[54]_i_1_n_0 ;
  wire \dout[55]_i_1_n_0 ;
  wire \dout[56]_i_1_n_0 ;
  wire \dout[57]_i_1_n_0 ;
  wire \dout[58]_i_1_n_0 ;
  wire \dout[59]_i_1_n_0 ;
  wire \dout[5]_i_1_n_0 ;
  wire \dout[60]_i_1_n_0 ;
  wire \dout[61]_i_1_n_0 ;
  wire \dout[64]_i_1_n_0 ;
  wire \dout[65]_i_1_n_0 ;
  wire \dout[66]_i_1_n_0 ;
  wire \dout[67]_i_1_n_0 ;
  wire \dout[68]_i_1_n_0 ;
  wire \dout[69]_i_1_n_0 ;
  wire \dout[6]_i_1_n_0 ;
  wire \dout[70]_i_1_n_0 ;
  wire \dout[71]_i_1_n_0 ;
  wire \dout[72]_i_1_n_0 ;
  wire \dout[73]_i_1_n_0 ;
  wire \dout[74]_i_1_n_0 ;
  wire \dout[75]_i_1_n_0 ;
  wire \dout[76]_i_1_n_0 ;
  wire \dout[77]_i_1_n_0 ;
  wire \dout[78]_i_1_n_0 ;
  wire \dout[79]_i_1_n_0 ;
  wire \dout[7]_i_1_n_0 ;
  wire \dout[80]_i_1_n_0 ;
  wire \dout[81]_i_1_n_0 ;
  wire \dout[82]_i_1_n_0 ;
  wire \dout[83]_i_1_n_0 ;
  wire \dout[84]_i_1_n_0 ;
  wire \dout[85]_i_1_n_0 ;
  wire \dout[86]_i_1_n_0 ;
  wire \dout[87]_i_1_n_0 ;
  wire \dout[88]_i_1_n_0 ;
  wire \dout[89]_i_1_n_0 ;
  wire \dout[8]_i_1_n_0 ;
  wire \dout[90]_i_1_n_0 ;
  wire \dout[91]_i_1_n_0 ;
  wire \dout[92]_i_1_n_0 ;
  wire \dout[93]_i_1_n_0 ;
  wire \dout[94]_i_2_n_0 ;
  wire \dout[9]_i_1_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [1:0]\dout_reg[0]_2 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [4:0]\dout_reg[94]_0 ;
  wire [30:0]empty_reg_158;
  wire full_n_reg;
  wire [61:0]gmem1_AWADDR;
  wire [30:0]gmem1_AWLEN;
  wire gmem1_AWREADY;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_1 ;
  wire \mem_reg[67][0]_srl32__1_n_0 ;
  wire \mem_reg[67][0]_srl32_n_0 ;
  wire \mem_reg[67][0]_srl32_n_1 ;
  wire \mem_reg[67][10]_srl32__0_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_1 ;
  wire \mem_reg[67][10]_srl32__1_n_0 ;
  wire \mem_reg[67][10]_srl32_n_0 ;
  wire \mem_reg[67][10]_srl32_n_1 ;
  wire \mem_reg[67][11]_srl32__0_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_1 ;
  wire \mem_reg[67][11]_srl32__1_n_0 ;
  wire \mem_reg[67][11]_srl32_n_0 ;
  wire \mem_reg[67][11]_srl32_n_1 ;
  wire \mem_reg[67][12]_srl32__0_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_1 ;
  wire \mem_reg[67][12]_srl32__1_n_0 ;
  wire \mem_reg[67][12]_srl32_n_0 ;
  wire \mem_reg[67][12]_srl32_n_1 ;
  wire \mem_reg[67][13]_srl32__0_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_1 ;
  wire \mem_reg[67][13]_srl32__1_n_0 ;
  wire \mem_reg[67][13]_srl32_n_0 ;
  wire \mem_reg[67][13]_srl32_n_1 ;
  wire \mem_reg[67][14]_srl32__0_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_1 ;
  wire \mem_reg[67][14]_srl32__1_n_0 ;
  wire \mem_reg[67][14]_srl32_n_0 ;
  wire \mem_reg[67][14]_srl32_n_1 ;
  wire \mem_reg[67][15]_srl32__0_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_1 ;
  wire \mem_reg[67][15]_srl32__1_n_0 ;
  wire \mem_reg[67][15]_srl32_n_0 ;
  wire \mem_reg[67][15]_srl32_n_1 ;
  wire \mem_reg[67][16]_srl32__0_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_1 ;
  wire \mem_reg[67][16]_srl32__1_n_0 ;
  wire \mem_reg[67][16]_srl32_n_0 ;
  wire \mem_reg[67][16]_srl32_n_1 ;
  wire \mem_reg[67][17]_srl32__0_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_1 ;
  wire \mem_reg[67][17]_srl32__1_n_0 ;
  wire \mem_reg[67][17]_srl32_n_0 ;
  wire \mem_reg[67][17]_srl32_n_1 ;
  wire \mem_reg[67][18]_srl32__0_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_1 ;
  wire \mem_reg[67][18]_srl32__1_n_0 ;
  wire \mem_reg[67][18]_srl32_n_0 ;
  wire \mem_reg[67][18]_srl32_n_1 ;
  wire \mem_reg[67][19]_srl32__0_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_1 ;
  wire \mem_reg[67][19]_srl32__1_n_0 ;
  wire \mem_reg[67][19]_srl32_n_0 ;
  wire \mem_reg[67][19]_srl32_n_1 ;
  wire \mem_reg[67][1]_srl32__0_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_1 ;
  wire \mem_reg[67][1]_srl32__1_n_0 ;
  wire \mem_reg[67][1]_srl32_n_0 ;
  wire \mem_reg[67][1]_srl32_n_1 ;
  wire \mem_reg[67][20]_srl32__0_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_1 ;
  wire \mem_reg[67][20]_srl32__1_n_0 ;
  wire \mem_reg[67][20]_srl32_n_0 ;
  wire \mem_reg[67][20]_srl32_n_1 ;
  wire \mem_reg[67][21]_srl32__0_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_1 ;
  wire \mem_reg[67][21]_srl32__1_n_0 ;
  wire \mem_reg[67][21]_srl32_n_0 ;
  wire \mem_reg[67][21]_srl32_n_1 ;
  wire \mem_reg[67][22]_srl32__0_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_1 ;
  wire \mem_reg[67][22]_srl32__1_n_0 ;
  wire \mem_reg[67][22]_srl32_n_0 ;
  wire \mem_reg[67][22]_srl32_n_1 ;
  wire \mem_reg[67][23]_srl32__0_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_1 ;
  wire \mem_reg[67][23]_srl32__1_n_0 ;
  wire \mem_reg[67][23]_srl32_n_0 ;
  wire \mem_reg[67][23]_srl32_n_1 ;
  wire \mem_reg[67][24]_srl32__0_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_1 ;
  wire \mem_reg[67][24]_srl32__1_n_0 ;
  wire \mem_reg[67][24]_srl32_n_0 ;
  wire \mem_reg[67][24]_srl32_n_1 ;
  wire \mem_reg[67][25]_srl32__0_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_1 ;
  wire \mem_reg[67][25]_srl32__1_n_0 ;
  wire \mem_reg[67][25]_srl32_n_0 ;
  wire \mem_reg[67][25]_srl32_n_1 ;
  wire \mem_reg[67][26]_srl32__0_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_1 ;
  wire \mem_reg[67][26]_srl32__1_n_0 ;
  wire \mem_reg[67][26]_srl32_n_0 ;
  wire \mem_reg[67][26]_srl32_n_1 ;
  wire \mem_reg[67][27]_srl32__0_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_1 ;
  wire \mem_reg[67][27]_srl32__1_n_0 ;
  wire \mem_reg[67][27]_srl32_n_0 ;
  wire \mem_reg[67][27]_srl32_n_1 ;
  wire \mem_reg[67][28]_srl32__0_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_1 ;
  wire \mem_reg[67][28]_srl32__1_n_0 ;
  wire \mem_reg[67][28]_srl32_n_0 ;
  wire \mem_reg[67][28]_srl32_n_1 ;
  wire \mem_reg[67][29]_srl32__0_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_1 ;
  wire \mem_reg[67][29]_srl32__1_n_0 ;
  wire \mem_reg[67][29]_srl32_n_0 ;
  wire \mem_reg[67][29]_srl32_n_1 ;
  wire \mem_reg[67][2]_srl32__0_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_1 ;
  wire \mem_reg[67][2]_srl32__1_n_0 ;
  wire \mem_reg[67][2]_srl32_n_0 ;
  wire \mem_reg[67][2]_srl32_n_1 ;
  wire \mem_reg[67][30]_srl32__0_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_1 ;
  wire \mem_reg[67][30]_srl32__1_n_0 ;
  wire \mem_reg[67][30]_srl32_n_0 ;
  wire \mem_reg[67][30]_srl32_n_1 ;
  wire \mem_reg[67][31]_srl32__0_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_1 ;
  wire \mem_reg[67][31]_srl32__1_n_0 ;
  wire \mem_reg[67][31]_srl32_n_0 ;
  wire \mem_reg[67][31]_srl32_n_1 ;
  wire \mem_reg[67][32]_srl32__0_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_1 ;
  wire \mem_reg[67][32]_srl32__1_n_0 ;
  wire \mem_reg[67][32]_srl32_n_0 ;
  wire \mem_reg[67][32]_srl32_n_1 ;
  wire \mem_reg[67][33]_srl32__0_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_1 ;
  wire \mem_reg[67][33]_srl32__1_n_0 ;
  wire \mem_reg[67][33]_srl32_n_0 ;
  wire \mem_reg[67][33]_srl32_n_1 ;
  wire \mem_reg[67][34]_srl32__0_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_1 ;
  wire \mem_reg[67][34]_srl32__1_n_0 ;
  wire \mem_reg[67][34]_srl32_n_0 ;
  wire \mem_reg[67][34]_srl32_n_1 ;
  wire \mem_reg[67][35]_srl32__0_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_1 ;
  wire \mem_reg[67][35]_srl32__1_n_0 ;
  wire \mem_reg[67][35]_srl32_n_0 ;
  wire \mem_reg[67][35]_srl32_n_1 ;
  wire \mem_reg[67][36]_srl32__0_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_1 ;
  wire \mem_reg[67][36]_srl32__1_n_0 ;
  wire \mem_reg[67][36]_srl32_n_0 ;
  wire \mem_reg[67][36]_srl32_n_1 ;
  wire \mem_reg[67][37]_srl32__0_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_1 ;
  wire \mem_reg[67][37]_srl32__1_n_0 ;
  wire \mem_reg[67][37]_srl32_n_0 ;
  wire \mem_reg[67][37]_srl32_n_1 ;
  wire \mem_reg[67][38]_srl32__0_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_1 ;
  wire \mem_reg[67][38]_srl32__1_n_0 ;
  wire \mem_reg[67][38]_srl32_n_0 ;
  wire \mem_reg[67][38]_srl32_n_1 ;
  wire \mem_reg[67][39]_srl32__0_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_1 ;
  wire \mem_reg[67][39]_srl32__1_n_0 ;
  wire \mem_reg[67][39]_srl32_n_0 ;
  wire \mem_reg[67][39]_srl32_n_1 ;
  wire \mem_reg[67][3]_srl32__0_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_1 ;
  wire \mem_reg[67][3]_srl32__1_n_0 ;
  wire \mem_reg[67][3]_srl32_n_0 ;
  wire \mem_reg[67][3]_srl32_n_1 ;
  wire \mem_reg[67][40]_srl32__0_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_1 ;
  wire \mem_reg[67][40]_srl32__1_n_0 ;
  wire \mem_reg[67][40]_srl32_n_0 ;
  wire \mem_reg[67][40]_srl32_n_1 ;
  wire \mem_reg[67][41]_srl32__0_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_1 ;
  wire \mem_reg[67][41]_srl32__1_n_0 ;
  wire \mem_reg[67][41]_srl32_n_0 ;
  wire \mem_reg[67][41]_srl32_n_1 ;
  wire \mem_reg[67][42]_srl32__0_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_1 ;
  wire \mem_reg[67][42]_srl32__1_n_0 ;
  wire \mem_reg[67][42]_srl32_n_0 ;
  wire \mem_reg[67][42]_srl32_n_1 ;
  wire \mem_reg[67][43]_srl32__0_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_1 ;
  wire \mem_reg[67][43]_srl32__1_n_0 ;
  wire \mem_reg[67][43]_srl32_n_0 ;
  wire \mem_reg[67][43]_srl32_n_1 ;
  wire \mem_reg[67][44]_srl32__0_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_1 ;
  wire \mem_reg[67][44]_srl32__1_n_0 ;
  wire \mem_reg[67][44]_srl32_n_0 ;
  wire \mem_reg[67][44]_srl32_n_1 ;
  wire \mem_reg[67][45]_srl32__0_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_1 ;
  wire \mem_reg[67][45]_srl32__1_n_0 ;
  wire \mem_reg[67][45]_srl32_n_0 ;
  wire \mem_reg[67][45]_srl32_n_1 ;
  wire \mem_reg[67][46]_srl32__0_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_1 ;
  wire \mem_reg[67][46]_srl32__1_n_0 ;
  wire \mem_reg[67][46]_srl32_n_0 ;
  wire \mem_reg[67][46]_srl32_n_1 ;
  wire \mem_reg[67][47]_srl32__0_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_1 ;
  wire \mem_reg[67][47]_srl32__1_n_0 ;
  wire \mem_reg[67][47]_srl32_n_0 ;
  wire \mem_reg[67][47]_srl32_n_1 ;
  wire \mem_reg[67][48]_srl32__0_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_1 ;
  wire \mem_reg[67][48]_srl32__1_n_0 ;
  wire \mem_reg[67][48]_srl32_n_0 ;
  wire \mem_reg[67][48]_srl32_n_1 ;
  wire \mem_reg[67][49]_srl32__0_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_1 ;
  wire \mem_reg[67][49]_srl32__1_n_0 ;
  wire \mem_reg[67][49]_srl32_n_0 ;
  wire \mem_reg[67][49]_srl32_n_1 ;
  wire \mem_reg[67][4]_srl32__0_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_1 ;
  wire \mem_reg[67][4]_srl32__1_n_0 ;
  wire \mem_reg[67][4]_srl32_n_0 ;
  wire \mem_reg[67][4]_srl32_n_1 ;
  wire \mem_reg[67][50]_srl32__0_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_1 ;
  wire \mem_reg[67][50]_srl32__1_n_0 ;
  wire \mem_reg[67][50]_srl32_n_0 ;
  wire \mem_reg[67][50]_srl32_n_1 ;
  wire \mem_reg[67][51]_srl32__0_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_1 ;
  wire \mem_reg[67][51]_srl32__1_n_0 ;
  wire \mem_reg[67][51]_srl32_n_0 ;
  wire \mem_reg[67][51]_srl32_n_1 ;
  wire \mem_reg[67][52]_srl32__0_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_1 ;
  wire \mem_reg[67][52]_srl32__1_n_0 ;
  wire \mem_reg[67][52]_srl32_n_0 ;
  wire \mem_reg[67][52]_srl32_n_1 ;
  wire \mem_reg[67][53]_srl32__0_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_1 ;
  wire \mem_reg[67][53]_srl32__1_n_0 ;
  wire \mem_reg[67][53]_srl32_n_0 ;
  wire \mem_reg[67][53]_srl32_n_1 ;
  wire \mem_reg[67][54]_srl32__0_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_1 ;
  wire \mem_reg[67][54]_srl32__1_n_0 ;
  wire \mem_reg[67][54]_srl32_n_0 ;
  wire \mem_reg[67][54]_srl32_n_1 ;
  wire \mem_reg[67][55]_srl32__0_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_1 ;
  wire \mem_reg[67][55]_srl32__1_n_0 ;
  wire \mem_reg[67][55]_srl32_n_0 ;
  wire \mem_reg[67][55]_srl32_n_1 ;
  wire \mem_reg[67][56]_srl32__0_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_1 ;
  wire \mem_reg[67][56]_srl32__1_n_0 ;
  wire \mem_reg[67][56]_srl32_n_0 ;
  wire \mem_reg[67][56]_srl32_n_1 ;
  wire \mem_reg[67][57]_srl32__0_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_1 ;
  wire \mem_reg[67][57]_srl32__1_n_0 ;
  wire \mem_reg[67][57]_srl32_n_0 ;
  wire \mem_reg[67][57]_srl32_n_1 ;
  wire \mem_reg[67][58]_srl32__0_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_1 ;
  wire \mem_reg[67][58]_srl32__1_n_0 ;
  wire \mem_reg[67][58]_srl32_n_0 ;
  wire \mem_reg[67][58]_srl32_n_1 ;
  wire \mem_reg[67][59]_srl32__0_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_1 ;
  wire \mem_reg[67][59]_srl32__1_n_0 ;
  wire \mem_reg[67][59]_srl32_n_0 ;
  wire \mem_reg[67][59]_srl32_n_1 ;
  wire \mem_reg[67][5]_srl32__0_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_1 ;
  wire \mem_reg[67][5]_srl32__1_n_0 ;
  wire \mem_reg[67][5]_srl32_n_0 ;
  wire \mem_reg[67][5]_srl32_n_1 ;
  wire \mem_reg[67][60]_srl32__0_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_1 ;
  wire \mem_reg[67][60]_srl32__1_n_0 ;
  wire \mem_reg[67][60]_srl32_n_0 ;
  wire \mem_reg[67][60]_srl32_n_1 ;
  wire [61:0]\mem_reg[67][61]_srl32_0 ;
  wire \mem_reg[67][61]_srl32__0_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_1 ;
  wire \mem_reg[67][61]_srl32__1_n_0 ;
  wire \mem_reg[67][61]_srl32_n_0 ;
  wire \mem_reg[67][61]_srl32_n_1 ;
  wire \mem_reg[67][64]_srl32__0_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_1 ;
  wire \mem_reg[67][64]_srl32__1_n_0 ;
  wire \mem_reg[67][64]_srl32_n_0 ;
  wire \mem_reg[67][64]_srl32_n_1 ;
  wire \mem_reg[67][65]_srl32__0_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_1 ;
  wire \mem_reg[67][65]_srl32__1_n_0 ;
  wire \mem_reg[67][65]_srl32_n_0 ;
  wire \mem_reg[67][65]_srl32_n_1 ;
  wire \mem_reg[67][66]_srl32__0_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_1 ;
  wire \mem_reg[67][66]_srl32__1_n_0 ;
  wire \mem_reg[67][66]_srl32_n_0 ;
  wire \mem_reg[67][66]_srl32_n_1 ;
  wire \mem_reg[67][67]_srl32__0_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_1 ;
  wire \mem_reg[67][67]_srl32__1_n_0 ;
  wire \mem_reg[67][67]_srl32_n_0 ;
  wire \mem_reg[67][67]_srl32_n_1 ;
  wire \mem_reg[67][68]_srl32__0_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_1 ;
  wire \mem_reg[67][68]_srl32__1_n_0 ;
  wire \mem_reg[67][68]_srl32_n_0 ;
  wire \mem_reg[67][68]_srl32_n_1 ;
  wire \mem_reg[67][69]_srl32__0_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_1 ;
  wire \mem_reg[67][69]_srl32__1_n_0 ;
  wire \mem_reg[67][69]_srl32_n_0 ;
  wire \mem_reg[67][69]_srl32_n_1 ;
  wire \mem_reg[67][6]_srl32__0_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_1 ;
  wire \mem_reg[67][6]_srl32__1_n_0 ;
  wire \mem_reg[67][6]_srl32_n_0 ;
  wire \mem_reg[67][6]_srl32_n_1 ;
  wire \mem_reg[67][70]_srl32__0_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_1 ;
  wire \mem_reg[67][70]_srl32__1_n_0 ;
  wire \mem_reg[67][70]_srl32_n_0 ;
  wire \mem_reg[67][70]_srl32_n_1 ;
  wire \mem_reg[67][71]_srl32__0_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_1 ;
  wire \mem_reg[67][71]_srl32__1_n_0 ;
  wire \mem_reg[67][71]_srl32_n_0 ;
  wire \mem_reg[67][71]_srl32_n_1 ;
  wire \mem_reg[67][72]_srl32__0_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_1 ;
  wire \mem_reg[67][72]_srl32__1_n_0 ;
  wire \mem_reg[67][72]_srl32_n_0 ;
  wire \mem_reg[67][72]_srl32_n_1 ;
  wire \mem_reg[67][73]_srl32__0_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_1 ;
  wire \mem_reg[67][73]_srl32__1_n_0 ;
  wire \mem_reg[67][73]_srl32_n_0 ;
  wire \mem_reg[67][73]_srl32_n_1 ;
  wire \mem_reg[67][74]_srl32__0_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_1 ;
  wire \mem_reg[67][74]_srl32__1_n_0 ;
  wire \mem_reg[67][74]_srl32_n_0 ;
  wire \mem_reg[67][74]_srl32_n_1 ;
  wire \mem_reg[67][75]_srl32__0_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_1 ;
  wire \mem_reg[67][75]_srl32__1_n_0 ;
  wire \mem_reg[67][75]_srl32_n_0 ;
  wire \mem_reg[67][75]_srl32_n_1 ;
  wire \mem_reg[67][76]_srl32__0_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_1 ;
  wire \mem_reg[67][76]_srl32__1_n_0 ;
  wire \mem_reg[67][76]_srl32_n_0 ;
  wire \mem_reg[67][76]_srl32_n_1 ;
  wire \mem_reg[67][77]_srl32__0_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_1 ;
  wire \mem_reg[67][77]_srl32__1_n_0 ;
  wire \mem_reg[67][77]_srl32_n_0 ;
  wire \mem_reg[67][77]_srl32_n_1 ;
  wire \mem_reg[67][78]_srl32__0_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_1 ;
  wire \mem_reg[67][78]_srl32__1_n_0 ;
  wire \mem_reg[67][78]_srl32_n_0 ;
  wire \mem_reg[67][78]_srl32_n_1 ;
  wire \mem_reg[67][79]_srl32__0_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_1 ;
  wire \mem_reg[67][79]_srl32__1_n_0 ;
  wire \mem_reg[67][79]_srl32_n_0 ;
  wire \mem_reg[67][79]_srl32_n_1 ;
  wire \mem_reg[67][7]_srl32__0_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_1 ;
  wire \mem_reg[67][7]_srl32__1_n_0 ;
  wire \mem_reg[67][7]_srl32_n_0 ;
  wire \mem_reg[67][7]_srl32_n_1 ;
  wire \mem_reg[67][80]_srl32__0_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_1 ;
  wire \mem_reg[67][80]_srl32__1_n_0 ;
  wire \mem_reg[67][80]_srl32_n_0 ;
  wire \mem_reg[67][80]_srl32_n_1 ;
  wire \mem_reg[67][81]_srl32__0_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_1 ;
  wire \mem_reg[67][81]_srl32__1_n_0 ;
  wire \mem_reg[67][81]_srl32_n_0 ;
  wire \mem_reg[67][81]_srl32_n_1 ;
  wire \mem_reg[67][82]_srl32__0_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_1 ;
  wire \mem_reg[67][82]_srl32__1_n_0 ;
  wire \mem_reg[67][82]_srl32_n_0 ;
  wire \mem_reg[67][82]_srl32_n_1 ;
  wire \mem_reg[67][83]_srl32__0_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_1 ;
  wire \mem_reg[67][83]_srl32__1_n_0 ;
  wire \mem_reg[67][83]_srl32_n_0 ;
  wire \mem_reg[67][83]_srl32_n_1 ;
  wire \mem_reg[67][84]_srl32__0_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_1 ;
  wire \mem_reg[67][84]_srl32__1_n_0 ;
  wire \mem_reg[67][84]_srl32_n_0 ;
  wire \mem_reg[67][84]_srl32_n_1 ;
  wire \mem_reg[67][85]_srl32__0_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_1 ;
  wire \mem_reg[67][85]_srl32__1_n_0 ;
  wire \mem_reg[67][85]_srl32_n_0 ;
  wire \mem_reg[67][85]_srl32_n_1 ;
  wire \mem_reg[67][86]_srl32__0_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_1 ;
  wire \mem_reg[67][86]_srl32__1_n_0 ;
  wire \mem_reg[67][86]_srl32_n_0 ;
  wire \mem_reg[67][86]_srl32_n_1 ;
  wire \mem_reg[67][87]_srl32__0_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_1 ;
  wire \mem_reg[67][87]_srl32__1_n_0 ;
  wire \mem_reg[67][87]_srl32_n_0 ;
  wire \mem_reg[67][87]_srl32_n_1 ;
  wire \mem_reg[67][88]_srl32__0_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_1 ;
  wire \mem_reg[67][88]_srl32__1_n_0 ;
  wire \mem_reg[67][88]_srl32_n_0 ;
  wire \mem_reg[67][88]_srl32_n_1 ;
  wire \mem_reg[67][89]_srl32__0_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_1 ;
  wire \mem_reg[67][89]_srl32__1_n_0 ;
  wire \mem_reg[67][89]_srl32_n_0 ;
  wire \mem_reg[67][89]_srl32_n_1 ;
  wire \mem_reg[67][8]_srl32__0_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_1 ;
  wire \mem_reg[67][8]_srl32__1_n_0 ;
  wire \mem_reg[67][8]_srl32_n_0 ;
  wire \mem_reg[67][8]_srl32_n_1 ;
  wire \mem_reg[67][90]_srl32__0_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_1 ;
  wire \mem_reg[67][90]_srl32__1_n_0 ;
  wire \mem_reg[67][90]_srl32_n_0 ;
  wire \mem_reg[67][90]_srl32_n_1 ;
  wire \mem_reg[67][91]_srl32__0_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_1 ;
  wire \mem_reg[67][91]_srl32__1_n_0 ;
  wire \mem_reg[67][91]_srl32_n_0 ;
  wire \mem_reg[67][91]_srl32_n_1 ;
  wire \mem_reg[67][92]_srl32__0_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_1 ;
  wire \mem_reg[67][92]_srl32__1_n_0 ;
  wire \mem_reg[67][92]_srl32_n_0 ;
  wire \mem_reg[67][92]_srl32_n_1 ;
  wire \mem_reg[67][93]_srl32__0_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_1 ;
  wire \mem_reg[67][93]_srl32__1_n_0 ;
  wire \mem_reg[67][93]_srl32_n_0 ;
  wire \mem_reg[67][93]_srl32_n_1 ;
  wire \mem_reg[67][94]_srl32__0_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_1 ;
  wire \mem_reg[67][94]_srl32__1_n_0 ;
  wire \mem_reg[67][94]_srl32_n_0 ;
  wire \mem_reg[67][94]_srl32_n_1 ;
  wire \mem_reg[67][9]_srl32__0_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_1 ;
  wire \mem_reg[67][9]_srl32__1_n_0 ;
  wire \mem_reg[67][9]_srl32_n_0 ;
  wire \mem_reg[67][9]_srl32_n_1 ;
  wire pop_1;
  wire push;
  wire push_2;
  wire \tmp_len[17]_i_2_n_0 ;
  wire \tmp_len[17]_i_3_n_0 ;
  wire \tmp_len[21]_i_2_n_0 ;
  wire \tmp_len[31]_i_2_n_0 ;
  wire \tmp_len[31]_i_3_n_0 ;
  wire \tmp_len[31]_i_4_n_0 ;
  wire \tmp_len[31]_i_5_n_0 ;
  wire \tmp_len[31]_i_6_n_0 ;
  wire \tmp_len[31]_i_7_n_0 ;
  wire \tmp_len[9]_i_2_n_0 ;
  wire tmp_valid_reg;
  wire valid_length;
  wire [30:0]wreq_len;
  wire wrsp_ready;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[0]_i_1 
       (.I0(\mem_reg[67][0]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][0]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][0]_srl32_n_0 ),
        .O(\dout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[10]_i_1 
       (.I0(\mem_reg[67][10]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][10]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][10]_srl32_n_0 ),
        .O(\dout[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[11]_i_1 
       (.I0(\mem_reg[67][11]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][11]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][11]_srl32_n_0 ),
        .O(\dout[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[12]_i_1 
       (.I0(\mem_reg[67][12]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][12]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][12]_srl32_n_0 ),
        .O(\dout[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[13]_i_1 
       (.I0(\mem_reg[67][13]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][13]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][13]_srl32_n_0 ),
        .O(\dout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[14]_i_1 
       (.I0(\mem_reg[67][14]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][14]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][14]_srl32_n_0 ),
        .O(\dout[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[15]_i_1 
       (.I0(\mem_reg[67][15]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][15]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][15]_srl32_n_0 ),
        .O(\dout[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[16]_i_1 
       (.I0(\mem_reg[67][16]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][16]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][16]_srl32_n_0 ),
        .O(\dout[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[17]_i_1 
       (.I0(\mem_reg[67][17]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][17]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][17]_srl32_n_0 ),
        .O(\dout[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[18]_i_1 
       (.I0(\mem_reg[67][18]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][18]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][18]_srl32_n_0 ),
        .O(\dout[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[19]_i_1 
       (.I0(\mem_reg[67][19]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][19]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][19]_srl32_n_0 ),
        .O(\dout[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[1]_i_1 
       (.I0(\mem_reg[67][1]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][1]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][1]_srl32_n_0 ),
        .O(\dout[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[20]_i_1 
       (.I0(\mem_reg[67][20]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][20]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][20]_srl32_n_0 ),
        .O(\dout[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[21]_i_1 
       (.I0(\mem_reg[67][21]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][21]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][21]_srl32_n_0 ),
        .O(\dout[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[22]_i_1 
       (.I0(\mem_reg[67][22]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][22]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][22]_srl32_n_0 ),
        .O(\dout[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[23]_i_1 
       (.I0(\mem_reg[67][23]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][23]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][23]_srl32_n_0 ),
        .O(\dout[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[24]_i_1 
       (.I0(\mem_reg[67][24]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][24]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][24]_srl32_n_0 ),
        .O(\dout[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[25]_i_1 
       (.I0(\mem_reg[67][25]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][25]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][25]_srl32_n_0 ),
        .O(\dout[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[26]_i_1 
       (.I0(\mem_reg[67][26]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][26]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][26]_srl32_n_0 ),
        .O(\dout[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[27]_i_1 
       (.I0(\mem_reg[67][27]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][27]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][27]_srl32_n_0 ),
        .O(\dout[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[28]_i_1 
       (.I0(\mem_reg[67][28]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][28]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][28]_srl32_n_0 ),
        .O(\dout[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[29]_i_1 
       (.I0(\mem_reg[67][29]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][29]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][29]_srl32_n_0 ),
        .O(\dout[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[2]_i_1 
       (.I0(\mem_reg[67][2]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][2]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][2]_srl32_n_0 ),
        .O(\dout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[30]_i_1 
       (.I0(\mem_reg[67][30]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][30]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][30]_srl32_n_0 ),
        .O(\dout[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[31]_i_1 
       (.I0(\mem_reg[67][31]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][31]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][31]_srl32_n_0 ),
        .O(\dout[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[32]_i_1 
       (.I0(\mem_reg[67][32]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][32]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][32]_srl32_n_0 ),
        .O(\dout[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[33]_i_1 
       (.I0(\mem_reg[67][33]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][33]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][33]_srl32_n_0 ),
        .O(\dout[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[34]_i_1 
       (.I0(\mem_reg[67][34]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][34]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][34]_srl32_n_0 ),
        .O(\dout[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[35]_i_1 
       (.I0(\mem_reg[67][35]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][35]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][35]_srl32_n_0 ),
        .O(\dout[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[36]_i_1 
       (.I0(\mem_reg[67][36]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][36]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][36]_srl32_n_0 ),
        .O(\dout[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[37]_i_1 
       (.I0(\mem_reg[67][37]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][37]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][37]_srl32_n_0 ),
        .O(\dout[37]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[38]_i_1 
       (.I0(\mem_reg[67][38]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][38]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][38]_srl32_n_0 ),
        .O(\dout[38]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[39]_i_1 
       (.I0(\mem_reg[67][39]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][39]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][39]_srl32_n_0 ),
        .O(\dout[39]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[3]_i_1 
       (.I0(\mem_reg[67][3]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][3]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][3]_srl32_n_0 ),
        .O(\dout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[40]_i_1 
       (.I0(\mem_reg[67][40]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][40]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][40]_srl32_n_0 ),
        .O(\dout[40]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[41]_i_1 
       (.I0(\mem_reg[67][41]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][41]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][41]_srl32_n_0 ),
        .O(\dout[41]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[42]_i_1 
       (.I0(\mem_reg[67][42]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][42]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][42]_srl32_n_0 ),
        .O(\dout[42]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[43]_i_1 
       (.I0(\mem_reg[67][43]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][43]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][43]_srl32_n_0 ),
        .O(\dout[43]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[44]_i_1 
       (.I0(\mem_reg[67][44]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][44]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][44]_srl32_n_0 ),
        .O(\dout[44]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[45]_i_1 
       (.I0(\mem_reg[67][45]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][45]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][45]_srl32_n_0 ),
        .O(\dout[45]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[46]_i_1 
       (.I0(\mem_reg[67][46]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][46]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][46]_srl32_n_0 ),
        .O(\dout[46]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[47]_i_1 
       (.I0(\mem_reg[67][47]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][47]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][47]_srl32_n_0 ),
        .O(\dout[47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[48]_i_1 
       (.I0(\mem_reg[67][48]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][48]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][48]_srl32_n_0 ),
        .O(\dout[48]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[49]_i_1 
       (.I0(\mem_reg[67][49]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][49]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][49]_srl32_n_0 ),
        .O(\dout[49]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[4]_i_1 
       (.I0(\mem_reg[67][4]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][4]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][4]_srl32_n_0 ),
        .O(\dout[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[50]_i_1 
       (.I0(\mem_reg[67][50]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][50]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][50]_srl32_n_0 ),
        .O(\dout[50]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[51]_i_1 
       (.I0(\mem_reg[67][51]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][51]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][51]_srl32_n_0 ),
        .O(\dout[51]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[52]_i_1 
       (.I0(\mem_reg[67][52]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][52]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][52]_srl32_n_0 ),
        .O(\dout[52]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[53]_i_1 
       (.I0(\mem_reg[67][53]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][53]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][53]_srl32_n_0 ),
        .O(\dout[53]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[54]_i_1 
       (.I0(\mem_reg[67][54]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][54]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][54]_srl32_n_0 ),
        .O(\dout[54]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[55]_i_1 
       (.I0(\mem_reg[67][55]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][55]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][55]_srl32_n_0 ),
        .O(\dout[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[56]_i_1 
       (.I0(\mem_reg[67][56]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][56]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][56]_srl32_n_0 ),
        .O(\dout[56]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[57]_i_1 
       (.I0(\mem_reg[67][57]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][57]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][57]_srl32_n_0 ),
        .O(\dout[57]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[58]_i_1 
       (.I0(\mem_reg[67][58]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][58]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][58]_srl32_n_0 ),
        .O(\dout[58]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[59]_i_1 
       (.I0(\mem_reg[67][59]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][59]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][59]_srl32_n_0 ),
        .O(\dout[59]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[5]_i_1 
       (.I0(\mem_reg[67][5]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][5]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][5]_srl32_n_0 ),
        .O(\dout[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[60]_i_1 
       (.I0(\mem_reg[67][60]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][60]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][60]_srl32_n_0 ),
        .O(\dout[60]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[61]_i_1 
       (.I0(\mem_reg[67][61]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][61]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][61]_srl32_n_0 ),
        .O(\dout[61]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[64]_i_1 
       (.I0(\mem_reg[67][64]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][64]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][64]_srl32_n_0 ),
        .O(\dout[64]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[65]_i_1 
       (.I0(\mem_reg[67][65]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][65]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][65]_srl32_n_0 ),
        .O(\dout[65]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[66]_i_1 
       (.I0(\mem_reg[67][66]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][66]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][66]_srl32_n_0 ),
        .O(\dout[66]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[67]_i_1 
       (.I0(\mem_reg[67][67]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][67]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][67]_srl32_n_0 ),
        .O(\dout[67]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[68]_i_1 
       (.I0(\mem_reg[67][68]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][68]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][68]_srl32_n_0 ),
        .O(\dout[68]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[69]_i_1 
       (.I0(\mem_reg[67][69]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][69]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][69]_srl32_n_0 ),
        .O(\dout[69]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[6]_i_1 
       (.I0(\mem_reg[67][6]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][6]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][6]_srl32_n_0 ),
        .O(\dout[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[70]_i_1 
       (.I0(\mem_reg[67][70]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][70]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][70]_srl32_n_0 ),
        .O(\dout[70]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[71]_i_1 
       (.I0(\mem_reg[67][71]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][71]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][71]_srl32_n_0 ),
        .O(\dout[71]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[72]_i_1 
       (.I0(\mem_reg[67][72]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][72]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][72]_srl32_n_0 ),
        .O(\dout[72]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[73]_i_1 
       (.I0(\mem_reg[67][73]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][73]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][73]_srl32_n_0 ),
        .O(\dout[73]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[74]_i_1 
       (.I0(\mem_reg[67][74]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][74]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][74]_srl32_n_0 ),
        .O(\dout[74]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[75]_i_1 
       (.I0(\mem_reg[67][75]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][75]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][75]_srl32_n_0 ),
        .O(\dout[75]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[76]_i_1 
       (.I0(\mem_reg[67][76]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][76]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][76]_srl32_n_0 ),
        .O(\dout[76]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[77]_i_1 
       (.I0(\mem_reg[67][77]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][77]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][77]_srl32_n_0 ),
        .O(\dout[77]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[78]_i_1 
       (.I0(\mem_reg[67][78]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][78]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][78]_srl32_n_0 ),
        .O(\dout[78]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[79]_i_1 
       (.I0(\mem_reg[67][79]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][79]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][79]_srl32_n_0 ),
        .O(\dout[79]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[7]_i_1 
       (.I0(\mem_reg[67][7]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][7]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][7]_srl32_n_0 ),
        .O(\dout[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[80]_i_1 
       (.I0(\mem_reg[67][80]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][80]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][80]_srl32_n_0 ),
        .O(\dout[80]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[81]_i_1 
       (.I0(\mem_reg[67][81]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][81]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][81]_srl32_n_0 ),
        .O(\dout[81]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[82]_i_1 
       (.I0(\mem_reg[67][82]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][82]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][82]_srl32_n_0 ),
        .O(\dout[82]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[83]_i_1 
       (.I0(\mem_reg[67][83]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][83]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][83]_srl32_n_0 ),
        .O(\dout[83]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[84]_i_1 
       (.I0(\mem_reg[67][84]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][84]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][84]_srl32_n_0 ),
        .O(\dout[84]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[85]_i_1 
       (.I0(\mem_reg[67][85]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][85]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][85]_srl32_n_0 ),
        .O(\dout[85]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[86]_i_1 
       (.I0(\mem_reg[67][86]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][86]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][86]_srl32_n_0 ),
        .O(\dout[86]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[87]_i_1 
       (.I0(\mem_reg[67][87]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][87]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][87]_srl32_n_0 ),
        .O(\dout[87]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[88]_i_1 
       (.I0(\mem_reg[67][88]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][88]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][88]_srl32_n_0 ),
        .O(\dout[88]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[89]_i_1 
       (.I0(\mem_reg[67][89]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][89]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][89]_srl32_n_0 ),
        .O(\dout[89]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[8]_i_1 
       (.I0(\mem_reg[67][8]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][8]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][8]_srl32_n_0 ),
        .O(\dout[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[90]_i_1 
       (.I0(\mem_reg[67][90]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][90]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][90]_srl32_n_0 ),
        .O(\dout[90]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[91]_i_1 
       (.I0(\mem_reg[67][91]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][91]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][91]_srl32_n_0 ),
        .O(\dout[91]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[92]_i_1 
       (.I0(\mem_reg[67][92]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][92]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][92]_srl32_n_0 ),
        .O(\dout[92]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[93]_i_1 
       (.I0(\mem_reg[67][93]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][93]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][93]_srl32_n_0 ),
        .O(\dout[93]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[94]_i_1 
       (.I0(wrsp_ready),
        .I1(\dout_reg[0]_0 ),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(\dout_reg[0]_1 ),
        .O(pop_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[94]_i_2 
       (.I0(\mem_reg[67][94]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][94]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][94]_srl32_n_0 ),
        .O(\dout[94]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[9]_i_1 
       (.I0(\mem_reg[67][9]_srl32__1_n_0 ),
        .I1(\dout_reg[0]_2 [1]),
        .I2(\mem_reg[67][9]_srl32__0_n_0 ),
        .I3(\dout_reg[0]_2 [0]),
        .I4(\mem_reg[67][9]_srl32_n_0 ),
        .O(\dout[9]_i_1_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[0]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[10]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[11]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[12]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[13]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[14]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[15]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[16]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[17]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[18]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[19]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[1]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[20]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[21]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[22]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[23]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[24]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[25]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[26]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[27]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[28]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[29]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[2]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[30]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[31]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[32]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[33]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[34]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[35]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[36]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[37]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[38]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[39]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[3]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[40]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[41]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[42]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[43]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[44]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[45]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[46]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[47]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[48]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[49]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[4]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[50]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[51]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[52]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[53]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[54]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[55]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[56]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[57]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[58]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[59]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[5]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[60]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[61]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[64]_i_1_n_0 ),
        .Q(wreq_len[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[65]_i_1_n_0 ),
        .Q(wreq_len[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[66]_i_1_n_0 ),
        .Q(wreq_len[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[67]_i_1_n_0 ),
        .Q(wreq_len[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[68]_i_1_n_0 ),
        .Q(wreq_len[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[69]_i_1_n_0 ),
        .Q(wreq_len[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[6]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[70]_i_1_n_0 ),
        .Q(wreq_len[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[71]_i_1_n_0 ),
        .Q(wreq_len[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[72]_i_1_n_0 ),
        .Q(wreq_len[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[73]_i_1_n_0 ),
        .Q(wreq_len[9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[74]_i_1_n_0 ),
        .Q(wreq_len[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[75]_i_1_n_0 ),
        .Q(wreq_len[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[76]_i_1_n_0 ),
        .Q(wreq_len[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[77]_i_1_n_0 ),
        .Q(wreq_len[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[78]_i_1_n_0 ),
        .Q(wreq_len[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[79]_i_1_n_0 ),
        .Q(wreq_len[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[7]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[80]_i_1_n_0 ),
        .Q(wreq_len[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[81]_i_1_n_0 ),
        .Q(wreq_len[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[82]_i_1_n_0 ),
        .Q(wreq_len[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[83]_i_1_n_0 ),
        .Q(wreq_len[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[84]_i_1_n_0 ),
        .Q(wreq_len[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[85]_i_1_n_0 ),
        .Q(wreq_len[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[86]_i_1_n_0 ),
        .Q(wreq_len[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[87]_i_1_n_0 ),
        .Q(wreq_len[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[88]_i_1_n_0 ),
        .Q(wreq_len[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[89]_i_1_n_0 ),
        .Q(wreq_len[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[8]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[90]_i_1_n_0 ),
        .Q(wreq_len[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[91]_i_1_n_0 ),
        .Q(wreq_len[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[92]_i_1_n_0 ),
        .Q(wreq_len[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[93]_i_1_n_0 ),
        .Q(wreq_len[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[94]_i_2_n_0 ),
        .Q(wreq_len[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[9]_i_1_n_0 ),
        .Q(\dout_reg[61]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(\dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .O(push));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(wreq_len[12]),
        .I1(wreq_len[11]),
        .I2(\mem_reg[14][0]_srl15_i_3_n_0 ),
        .I3(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I4(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(wreq_len[30]),
        .I1(wreq_len[27]),
        .I2(wreq_len[28]),
        .I3(wreq_len[29]),
        .I4(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .I5(\mem_reg[14][0]_srl15_i_7_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(wreq_len[5]),
        .I1(wreq_len[6]),
        .I2(wreq_len[7]),
        .I3(wreq_len[9]),
        .I4(wreq_len[10]),
        .I5(wreq_len[8]),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[15]),
        .I2(wreq_len[14]),
        .I3(wreq_len[13]),
        .I4(wreq_len[4]),
        .I5(wreq_len[3]),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(wreq_len[21]),
        .I1(wreq_len[22]),
        .I2(wreq_len[23]),
        .I3(wreq_len[25]),
        .I4(wreq_len[26]),
        .I5(wreq_len[24]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(wreq_len[17]),
        .I1(wreq_len[18]),
        .I2(wreq_len[16]),
        .I3(wreq_len[20]),
        .I4(wreq_len[19]),
        .O(\mem_reg[14][0]_srl15_i_7_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[0]),
        .Q(\mem_reg[67][0]_srl32_n_0 ),
        .Q31(\mem_reg[67][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_1 ),
        .Q(\mem_reg[67][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_1 ),
        .Q(\mem_reg[67][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[67][0]_srl32_i_1 
       (.I0(gmem1_AWREADY),
        .I1(Q),
        .O(push_2));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][0]_srl32_i_2 
       (.I0(\mem_reg[67][61]_srl32_0 [0]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[0]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[10]),
        .Q(\mem_reg[67][10]_srl32_n_0 ),
        .Q31(\mem_reg[67][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_1 ),
        .Q(\mem_reg[67][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_1 ),
        .Q(\mem_reg[67][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][10]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [10]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[10]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[11]),
        .Q(\mem_reg[67][11]_srl32_n_0 ),
        .Q31(\mem_reg[67][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_1 ),
        .Q(\mem_reg[67][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_1 ),
        .Q(\mem_reg[67][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][11]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [11]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[11]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[12]),
        .Q(\mem_reg[67][12]_srl32_n_0 ),
        .Q31(\mem_reg[67][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_1 ),
        .Q(\mem_reg[67][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_1 ),
        .Q(\mem_reg[67][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][12]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [12]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[12]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[13]),
        .Q(\mem_reg[67][13]_srl32_n_0 ),
        .Q31(\mem_reg[67][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_1 ),
        .Q(\mem_reg[67][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_1 ),
        .Q(\mem_reg[67][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][13]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [13]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[13]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[14]),
        .Q(\mem_reg[67][14]_srl32_n_0 ),
        .Q31(\mem_reg[67][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_1 ),
        .Q(\mem_reg[67][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_1 ),
        .Q(\mem_reg[67][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][14]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [14]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[14]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[15]),
        .Q(\mem_reg[67][15]_srl32_n_0 ),
        .Q31(\mem_reg[67][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_1 ),
        .Q(\mem_reg[67][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_1 ),
        .Q(\mem_reg[67][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][15]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [15]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[15]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[16]),
        .Q(\mem_reg[67][16]_srl32_n_0 ),
        .Q31(\mem_reg[67][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_1 ),
        .Q(\mem_reg[67][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_1 ),
        .Q(\mem_reg[67][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][16]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [16]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[16]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[17]),
        .Q(\mem_reg[67][17]_srl32_n_0 ),
        .Q31(\mem_reg[67][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_1 ),
        .Q(\mem_reg[67][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_1 ),
        .Q(\mem_reg[67][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][17]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [17]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[17]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[18]),
        .Q(\mem_reg[67][18]_srl32_n_0 ),
        .Q31(\mem_reg[67][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_1 ),
        .Q(\mem_reg[67][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_1 ),
        .Q(\mem_reg[67][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][18]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [18]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[18]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[19]),
        .Q(\mem_reg[67][19]_srl32_n_0 ),
        .Q31(\mem_reg[67][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_1 ),
        .Q(\mem_reg[67][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_1 ),
        .Q(\mem_reg[67][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][19]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [19]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[19]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[1]),
        .Q(\mem_reg[67][1]_srl32_n_0 ),
        .Q31(\mem_reg[67][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_1 ),
        .Q(\mem_reg[67][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_1 ),
        .Q(\mem_reg[67][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][1]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [1]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[1]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[20]),
        .Q(\mem_reg[67][20]_srl32_n_0 ),
        .Q31(\mem_reg[67][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_1 ),
        .Q(\mem_reg[67][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_1 ),
        .Q(\mem_reg[67][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][20]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [20]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[20]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[21]),
        .Q(\mem_reg[67][21]_srl32_n_0 ),
        .Q31(\mem_reg[67][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_1 ),
        .Q(\mem_reg[67][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_1 ),
        .Q(\mem_reg[67][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][21]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [21]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[21]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[22]),
        .Q(\mem_reg[67][22]_srl32_n_0 ),
        .Q31(\mem_reg[67][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_1 ),
        .Q(\mem_reg[67][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_1 ),
        .Q(\mem_reg[67][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][22]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [22]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[22]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[23]),
        .Q(\mem_reg[67][23]_srl32_n_0 ),
        .Q31(\mem_reg[67][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_1 ),
        .Q(\mem_reg[67][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_1 ),
        .Q(\mem_reg[67][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][23]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [23]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[23]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[24]),
        .Q(\mem_reg[67][24]_srl32_n_0 ),
        .Q31(\mem_reg[67][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_1 ),
        .Q(\mem_reg[67][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_1 ),
        .Q(\mem_reg[67][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][24]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [24]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[24]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[25]),
        .Q(\mem_reg[67][25]_srl32_n_0 ),
        .Q31(\mem_reg[67][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_1 ),
        .Q(\mem_reg[67][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_1 ),
        .Q(\mem_reg[67][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][25]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [25]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[25]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[26]),
        .Q(\mem_reg[67][26]_srl32_n_0 ),
        .Q31(\mem_reg[67][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_1 ),
        .Q(\mem_reg[67][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_1 ),
        .Q(\mem_reg[67][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][26]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [26]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[26]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[27]),
        .Q(\mem_reg[67][27]_srl32_n_0 ),
        .Q31(\mem_reg[67][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_1 ),
        .Q(\mem_reg[67][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_1 ),
        .Q(\mem_reg[67][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][27]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [27]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[27]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[28]),
        .Q(\mem_reg[67][28]_srl32_n_0 ),
        .Q31(\mem_reg[67][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_1 ),
        .Q(\mem_reg[67][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_1 ),
        .Q(\mem_reg[67][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][28]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [28]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[28]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[29]),
        .Q(\mem_reg[67][29]_srl32_n_0 ),
        .Q31(\mem_reg[67][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_1 ),
        .Q(\mem_reg[67][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_1 ),
        .Q(\mem_reg[67][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][29]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [29]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[29]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[2]),
        .Q(\mem_reg[67][2]_srl32_n_0 ),
        .Q31(\mem_reg[67][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_1 ),
        .Q(\mem_reg[67][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_1 ),
        .Q(\mem_reg[67][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][2]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [2]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[2]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[30]),
        .Q(\mem_reg[67][30]_srl32_n_0 ),
        .Q31(\mem_reg[67][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_1 ),
        .Q(\mem_reg[67][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_1 ),
        .Q(\mem_reg[67][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][30]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [30]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[30]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[31]),
        .Q(\mem_reg[67][31]_srl32_n_0 ),
        .Q31(\mem_reg[67][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_1 ),
        .Q(\mem_reg[67][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_1 ),
        .Q(\mem_reg[67][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][31]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [31]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[31]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[32]),
        .Q(\mem_reg[67][32]_srl32_n_0 ),
        .Q31(\mem_reg[67][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_1 ),
        .Q(\mem_reg[67][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_1 ),
        .Q(\mem_reg[67][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][32]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [32]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[32]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[33]),
        .Q(\mem_reg[67][33]_srl32_n_0 ),
        .Q31(\mem_reg[67][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_1 ),
        .Q(\mem_reg[67][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_1 ),
        .Q(\mem_reg[67][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][33]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [33]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[33]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[34]),
        .Q(\mem_reg[67][34]_srl32_n_0 ),
        .Q31(\mem_reg[67][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_1 ),
        .Q(\mem_reg[67][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_1 ),
        .Q(\mem_reg[67][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][34]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [34]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[34]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[35]),
        .Q(\mem_reg[67][35]_srl32_n_0 ),
        .Q31(\mem_reg[67][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_1 ),
        .Q(\mem_reg[67][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_1 ),
        .Q(\mem_reg[67][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][35]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [35]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[35]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[36]),
        .Q(\mem_reg[67][36]_srl32_n_0 ),
        .Q31(\mem_reg[67][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_1 ),
        .Q(\mem_reg[67][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_1 ),
        .Q(\mem_reg[67][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][36]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [36]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[36]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[37]),
        .Q(\mem_reg[67][37]_srl32_n_0 ),
        .Q31(\mem_reg[67][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_1 ),
        .Q(\mem_reg[67][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_1 ),
        .Q(\mem_reg[67][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][37]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [37]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[37]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[38]),
        .Q(\mem_reg[67][38]_srl32_n_0 ),
        .Q31(\mem_reg[67][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_1 ),
        .Q(\mem_reg[67][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_1 ),
        .Q(\mem_reg[67][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][38]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [38]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[38]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[39]),
        .Q(\mem_reg[67][39]_srl32_n_0 ),
        .Q31(\mem_reg[67][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_1 ),
        .Q(\mem_reg[67][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_1 ),
        .Q(\mem_reg[67][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][39]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [39]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[39]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[3]),
        .Q(\mem_reg[67][3]_srl32_n_0 ),
        .Q31(\mem_reg[67][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_1 ),
        .Q(\mem_reg[67][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_1 ),
        .Q(\mem_reg[67][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][3]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [3]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[3]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[40]),
        .Q(\mem_reg[67][40]_srl32_n_0 ),
        .Q31(\mem_reg[67][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_1 ),
        .Q(\mem_reg[67][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_1 ),
        .Q(\mem_reg[67][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][40]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [40]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[40]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[41]),
        .Q(\mem_reg[67][41]_srl32_n_0 ),
        .Q31(\mem_reg[67][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_1 ),
        .Q(\mem_reg[67][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_1 ),
        .Q(\mem_reg[67][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][41]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [41]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[41]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[42]),
        .Q(\mem_reg[67][42]_srl32_n_0 ),
        .Q31(\mem_reg[67][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_1 ),
        .Q(\mem_reg[67][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_1 ),
        .Q(\mem_reg[67][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][42]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [42]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[42]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[43]),
        .Q(\mem_reg[67][43]_srl32_n_0 ),
        .Q31(\mem_reg[67][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_1 ),
        .Q(\mem_reg[67][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_1 ),
        .Q(\mem_reg[67][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][43]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [43]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[43]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[44]),
        .Q(\mem_reg[67][44]_srl32_n_0 ),
        .Q31(\mem_reg[67][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_1 ),
        .Q(\mem_reg[67][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_1 ),
        .Q(\mem_reg[67][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][44]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [44]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[44]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[45]),
        .Q(\mem_reg[67][45]_srl32_n_0 ),
        .Q31(\mem_reg[67][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_1 ),
        .Q(\mem_reg[67][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_1 ),
        .Q(\mem_reg[67][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][45]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [45]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[45]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[46]),
        .Q(\mem_reg[67][46]_srl32_n_0 ),
        .Q31(\mem_reg[67][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_1 ),
        .Q(\mem_reg[67][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_1 ),
        .Q(\mem_reg[67][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][46]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [46]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[46]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[47]),
        .Q(\mem_reg[67][47]_srl32_n_0 ),
        .Q31(\mem_reg[67][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_1 ),
        .Q(\mem_reg[67][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_1 ),
        .Q(\mem_reg[67][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][47]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [47]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[47]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[48]),
        .Q(\mem_reg[67][48]_srl32_n_0 ),
        .Q31(\mem_reg[67][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_1 ),
        .Q(\mem_reg[67][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_1 ),
        .Q(\mem_reg[67][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][48]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [48]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[48]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[49]),
        .Q(\mem_reg[67][49]_srl32_n_0 ),
        .Q31(\mem_reg[67][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_1 ),
        .Q(\mem_reg[67][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_1 ),
        .Q(\mem_reg[67][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][49]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [49]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[49]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[4]),
        .Q(\mem_reg[67][4]_srl32_n_0 ),
        .Q31(\mem_reg[67][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_1 ),
        .Q(\mem_reg[67][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_1 ),
        .Q(\mem_reg[67][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][4]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [4]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[4]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[50]),
        .Q(\mem_reg[67][50]_srl32_n_0 ),
        .Q31(\mem_reg[67][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_1 ),
        .Q(\mem_reg[67][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_1 ),
        .Q(\mem_reg[67][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][50]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [50]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[50]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[51]),
        .Q(\mem_reg[67][51]_srl32_n_0 ),
        .Q31(\mem_reg[67][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_1 ),
        .Q(\mem_reg[67][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_1 ),
        .Q(\mem_reg[67][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][51]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [51]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[51]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[52]),
        .Q(\mem_reg[67][52]_srl32_n_0 ),
        .Q31(\mem_reg[67][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_1 ),
        .Q(\mem_reg[67][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_1 ),
        .Q(\mem_reg[67][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][52]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [52]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[52]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[53]),
        .Q(\mem_reg[67][53]_srl32_n_0 ),
        .Q31(\mem_reg[67][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_1 ),
        .Q(\mem_reg[67][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_1 ),
        .Q(\mem_reg[67][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][53]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [53]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[53]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[54]),
        .Q(\mem_reg[67][54]_srl32_n_0 ),
        .Q31(\mem_reg[67][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_1 ),
        .Q(\mem_reg[67][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_1 ),
        .Q(\mem_reg[67][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][54]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [54]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[54]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[55]),
        .Q(\mem_reg[67][55]_srl32_n_0 ),
        .Q31(\mem_reg[67][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_1 ),
        .Q(\mem_reg[67][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_1 ),
        .Q(\mem_reg[67][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][55]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [55]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[55]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[56]),
        .Q(\mem_reg[67][56]_srl32_n_0 ),
        .Q31(\mem_reg[67][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_1 ),
        .Q(\mem_reg[67][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_1 ),
        .Q(\mem_reg[67][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][56]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [56]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[56]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[57]),
        .Q(\mem_reg[67][57]_srl32_n_0 ),
        .Q31(\mem_reg[67][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_1 ),
        .Q(\mem_reg[67][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_1 ),
        .Q(\mem_reg[67][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][57]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [57]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[57]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[58]),
        .Q(\mem_reg[67][58]_srl32_n_0 ),
        .Q31(\mem_reg[67][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_1 ),
        .Q(\mem_reg[67][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_1 ),
        .Q(\mem_reg[67][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][58]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [58]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[58]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[59]),
        .Q(\mem_reg[67][59]_srl32_n_0 ),
        .Q31(\mem_reg[67][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_1 ),
        .Q(\mem_reg[67][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_1 ),
        .Q(\mem_reg[67][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][59]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [59]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[59]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[5]),
        .Q(\mem_reg[67][5]_srl32_n_0 ),
        .Q31(\mem_reg[67][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_1 ),
        .Q(\mem_reg[67][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_1 ),
        .Q(\mem_reg[67][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][5]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [5]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[60]),
        .Q(\mem_reg[67][60]_srl32_n_0 ),
        .Q31(\mem_reg[67][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_1 ),
        .Q(\mem_reg[67][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_1 ),
        .Q(\mem_reg[67][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][60]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [60]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[60]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[61]),
        .Q(\mem_reg[67][61]_srl32_n_0 ),
        .Q31(\mem_reg[67][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32_n_1 ),
        .Q(\mem_reg[67][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32__0_n_1 ),
        .Q(\mem_reg[67][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][61]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [61]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[61]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[0]),
        .Q(\mem_reg[67][64]_srl32_n_0 ),
        .Q31(\mem_reg[67][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_1 ),
        .Q(\mem_reg[67][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_1 ),
        .Q(\mem_reg[67][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][64]_srl32_i_1 
       (.I0(empty_reg_158[0]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[0]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[1]),
        .Q(\mem_reg[67][65]_srl32_n_0 ),
        .Q31(\mem_reg[67][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_1 ),
        .Q(\mem_reg[67][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_1 ),
        .Q(\mem_reg[67][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][65]_srl32_i_1 
       (.I0(empty_reg_158[1]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[1]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[2]),
        .Q(\mem_reg[67][66]_srl32_n_0 ),
        .Q31(\mem_reg[67][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_1 ),
        .Q(\mem_reg[67][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_1 ),
        .Q(\mem_reg[67][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][66]_srl32_i_1 
       (.I0(empty_reg_158[2]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[2]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[3]),
        .Q(\mem_reg[67][67]_srl32_n_0 ),
        .Q31(\mem_reg[67][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_1 ),
        .Q(\mem_reg[67][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_1 ),
        .Q(\mem_reg[67][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][67]_srl32_i_1 
       (.I0(empty_reg_158[3]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[3]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[4]),
        .Q(\mem_reg[67][68]_srl32_n_0 ),
        .Q31(\mem_reg[67][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_1 ),
        .Q(\mem_reg[67][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_1 ),
        .Q(\mem_reg[67][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][68]_srl32_i_1 
       (.I0(empty_reg_158[4]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[4]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[5]),
        .Q(\mem_reg[67][69]_srl32_n_0 ),
        .Q31(\mem_reg[67][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_1 ),
        .Q(\mem_reg[67][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_1 ),
        .Q(\mem_reg[67][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][69]_srl32_i_1 
       (.I0(empty_reg_158[5]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[6]),
        .Q(\mem_reg[67][6]_srl32_n_0 ),
        .Q31(\mem_reg[67][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_1 ),
        .Q(\mem_reg[67][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_1 ),
        .Q(\mem_reg[67][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][6]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [6]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[6]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[6]),
        .Q(\mem_reg[67][70]_srl32_n_0 ),
        .Q31(\mem_reg[67][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32_n_1 ),
        .Q(\mem_reg[67][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32__0_n_1 ),
        .Q(\mem_reg[67][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][70]_srl32_i_1 
       (.I0(empty_reg_158[6]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[6]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[7]),
        .Q(\mem_reg[67][71]_srl32_n_0 ),
        .Q31(\mem_reg[67][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32_n_1 ),
        .Q(\mem_reg[67][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32__0_n_1 ),
        .Q(\mem_reg[67][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][71]_srl32_i_1 
       (.I0(empty_reg_158[7]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[7]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[8]),
        .Q(\mem_reg[67][72]_srl32_n_0 ),
        .Q31(\mem_reg[67][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32_n_1 ),
        .Q(\mem_reg[67][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32__0_n_1 ),
        .Q(\mem_reg[67][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][72]_srl32_i_1 
       (.I0(empty_reg_158[8]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[8]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[9]),
        .Q(\mem_reg[67][73]_srl32_n_0 ),
        .Q31(\mem_reg[67][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32_n_1 ),
        .Q(\mem_reg[67][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32__0_n_1 ),
        .Q(\mem_reg[67][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][73]_srl32_i_1 
       (.I0(empty_reg_158[9]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[9]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[10]),
        .Q(\mem_reg[67][74]_srl32_n_0 ),
        .Q31(\mem_reg[67][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32_n_1 ),
        .Q(\mem_reg[67][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32__0_n_1 ),
        .Q(\mem_reg[67][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][74]_srl32_i_1 
       (.I0(empty_reg_158[10]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[10]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[11]),
        .Q(\mem_reg[67][75]_srl32_n_0 ),
        .Q31(\mem_reg[67][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32_n_1 ),
        .Q(\mem_reg[67][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32__0_n_1 ),
        .Q(\mem_reg[67][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][75]_srl32_i_1 
       (.I0(empty_reg_158[11]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[11]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[12]),
        .Q(\mem_reg[67][76]_srl32_n_0 ),
        .Q31(\mem_reg[67][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32_n_1 ),
        .Q(\mem_reg[67][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32__0_n_1 ),
        .Q(\mem_reg[67][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][76]_srl32_i_1 
       (.I0(empty_reg_158[12]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[12]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[13]),
        .Q(\mem_reg[67][77]_srl32_n_0 ),
        .Q31(\mem_reg[67][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32_n_1 ),
        .Q(\mem_reg[67][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32__0_n_1 ),
        .Q(\mem_reg[67][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][77]_srl32_i_1 
       (.I0(empty_reg_158[13]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[13]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[14]),
        .Q(\mem_reg[67][78]_srl32_n_0 ),
        .Q31(\mem_reg[67][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32_n_1 ),
        .Q(\mem_reg[67][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32__0_n_1 ),
        .Q(\mem_reg[67][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][78]_srl32_i_1 
       (.I0(empty_reg_158[14]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[14]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[15]),
        .Q(\mem_reg[67][79]_srl32_n_0 ),
        .Q31(\mem_reg[67][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32_n_1 ),
        .Q(\mem_reg[67][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32__0_n_1 ),
        .Q(\mem_reg[67][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][79]_srl32_i_1 
       (.I0(empty_reg_158[15]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[15]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[7]),
        .Q(\mem_reg[67][7]_srl32_n_0 ),
        .Q31(\mem_reg[67][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_1 ),
        .Q(\mem_reg[67][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_1 ),
        .Q(\mem_reg[67][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][7]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [7]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[7]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[16]),
        .Q(\mem_reg[67][80]_srl32_n_0 ),
        .Q31(\mem_reg[67][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32_n_1 ),
        .Q(\mem_reg[67][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32__0_n_1 ),
        .Q(\mem_reg[67][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][80]_srl32_i_1 
       (.I0(empty_reg_158[16]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[16]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[17]),
        .Q(\mem_reg[67][81]_srl32_n_0 ),
        .Q31(\mem_reg[67][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32_n_1 ),
        .Q(\mem_reg[67][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32__0_n_1 ),
        .Q(\mem_reg[67][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][81]_srl32_i_1 
       (.I0(empty_reg_158[17]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[17]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[18]),
        .Q(\mem_reg[67][82]_srl32_n_0 ),
        .Q31(\mem_reg[67][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32_n_1 ),
        .Q(\mem_reg[67][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32__0_n_1 ),
        .Q(\mem_reg[67][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][82]_srl32_i_1 
       (.I0(empty_reg_158[18]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[18]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[19]),
        .Q(\mem_reg[67][83]_srl32_n_0 ),
        .Q31(\mem_reg[67][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32_n_1 ),
        .Q(\mem_reg[67][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32__0_n_1 ),
        .Q(\mem_reg[67][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][83]_srl32_i_1 
       (.I0(empty_reg_158[19]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[19]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[20]),
        .Q(\mem_reg[67][84]_srl32_n_0 ),
        .Q31(\mem_reg[67][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32_n_1 ),
        .Q(\mem_reg[67][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32__0_n_1 ),
        .Q(\mem_reg[67][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][84]_srl32_i_1 
       (.I0(empty_reg_158[20]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[20]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[21]),
        .Q(\mem_reg[67][85]_srl32_n_0 ),
        .Q31(\mem_reg[67][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32_n_1 ),
        .Q(\mem_reg[67][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32__0_n_1 ),
        .Q(\mem_reg[67][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][85]_srl32_i_1 
       (.I0(empty_reg_158[21]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[21]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[22]),
        .Q(\mem_reg[67][86]_srl32_n_0 ),
        .Q31(\mem_reg[67][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32_n_1 ),
        .Q(\mem_reg[67][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32__0_n_1 ),
        .Q(\mem_reg[67][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][86]_srl32_i_1 
       (.I0(empty_reg_158[22]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[22]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[23]),
        .Q(\mem_reg[67][87]_srl32_n_0 ),
        .Q31(\mem_reg[67][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32_n_1 ),
        .Q(\mem_reg[67][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32__0_n_1 ),
        .Q(\mem_reg[67][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][87]_srl32_i_1 
       (.I0(empty_reg_158[23]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[23]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[24]),
        .Q(\mem_reg[67][88]_srl32_n_0 ),
        .Q31(\mem_reg[67][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32_n_1 ),
        .Q(\mem_reg[67][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32__0_n_1 ),
        .Q(\mem_reg[67][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][88]_srl32_i_1 
       (.I0(empty_reg_158[24]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[24]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[25]),
        .Q(\mem_reg[67][89]_srl32_n_0 ),
        .Q31(\mem_reg[67][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32_n_1 ),
        .Q(\mem_reg[67][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32__0_n_1 ),
        .Q(\mem_reg[67][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][89]_srl32_i_1 
       (.I0(empty_reg_158[25]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[25]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[8]),
        .Q(\mem_reg[67][8]_srl32_n_0 ),
        .Q31(\mem_reg[67][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_1 ),
        .Q(\mem_reg[67][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_1 ),
        .Q(\mem_reg[67][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][8]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [8]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[8]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[26]),
        .Q(\mem_reg[67][90]_srl32_n_0 ),
        .Q31(\mem_reg[67][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32_n_1 ),
        .Q(\mem_reg[67][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32__0_n_1 ),
        .Q(\mem_reg[67][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][90]_srl32_i_1 
       (.I0(empty_reg_158[26]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[26]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[27]),
        .Q(\mem_reg[67][91]_srl32_n_0 ),
        .Q31(\mem_reg[67][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32_n_1 ),
        .Q(\mem_reg[67][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32__0_n_1 ),
        .Q(\mem_reg[67][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][91]_srl32_i_1 
       (.I0(empty_reg_158[27]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[27]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[28]),
        .Q(\mem_reg[67][92]_srl32_n_0 ),
        .Q31(\mem_reg[67][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32_n_1 ),
        .Q(\mem_reg[67][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32__0_n_1 ),
        .Q(\mem_reg[67][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][92]_srl32_i_1 
       (.I0(empty_reg_158[28]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[28]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[29]),
        .Q(\mem_reg[67][93]_srl32_n_0 ),
        .Q31(\mem_reg[67][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32_n_1 ),
        .Q(\mem_reg[67][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32__0_n_1 ),
        .Q(\mem_reg[67][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][93]_srl32_i_1 
       (.I0(empty_reg_158[29]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[29]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWLEN[30]),
        .Q(\mem_reg[67][94]_srl32_n_0 ),
        .Q31(\mem_reg[67][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__0 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32_n_1 ),
        .Q(\mem_reg[67][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__1 
       (.A(\dout_reg[94]_0 ),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_n_1 ),
        .Q(\mem_reg[67][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][94]_srl32_i_1 
       (.I0(empty_reg_158[30]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWLEN[30]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(gmem1_AWADDR[9]),
        .Q(\mem_reg[67][9]_srl32_n_0 ),
        .Q31(\mem_reg[67][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_1 ),
        .Q(\mem_reg[67][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(A),
        .CE(push_2),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_1 ),
        .Q(\mem_reg[67][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][9]_srl32_i_1 
       (.I0(\mem_reg[67][61]_srl32_0 [9]),
        .I1(gmem1_AWREADY),
        .I2(Q),
        .O(gmem1_AWADDR[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_len[10]_i_1 
       (.I0(wreq_len[8]),
        .I1(\tmp_len[17]_i_3_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_len[11]_i_1 
       (.I0(wreq_len[9]),
        .I1(wreq_len[8]),
        .I2(\tmp_len[17]_i_3_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_len[12]_i_1 
       (.I0(wreq_len[10]),
        .I1(wreq_len[9]),
        .I2(\tmp_len[17]_i_3_n_0 ),
        .I3(wreq_len[8]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_len[13]_i_1 
       (.I0(wreq_len[11]),
        .I1(\tmp_len[17]_i_3_n_0 ),
        .I2(wreq_len[8]),
        .I3(wreq_len[9]),
        .I4(wreq_len[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_len[14]_i_1 
       (.I0(wreq_len[12]),
        .I1(\tmp_len[17]_i_3_n_0 ),
        .I2(\tmp_len[17]_i_2_n_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \tmp_len[15]_i_1 
       (.I0(wreq_len[13]),
        .I1(wreq_len[12]),
        .I2(\tmp_len[17]_i_3_n_0 ),
        .I3(\tmp_len[17]_i_2_n_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \tmp_len[16]_i_1 
       (.I0(wreq_len[14]),
        .I1(wreq_len[13]),
        .I2(\tmp_len[17]_i_2_n_0 ),
        .I3(\tmp_len[17]_i_3_n_0 ),
        .I4(wreq_len[12]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA6)) 
    \tmp_len[17]_i_1 
       (.I0(wreq_len[15]),
        .I1(\tmp_len[17]_i_2_n_0 ),
        .I2(\tmp_len[17]_i_3_n_0 ),
        .I3(wreq_len[12]),
        .I4(wreq_len[13]),
        .I5(wreq_len[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_len[17]_i_2 
       (.I0(wreq_len[11]),
        .I1(wreq_len[8]),
        .I2(wreq_len[10]),
        .I3(wreq_len[9]),
        .O(\tmp_len[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tmp_len[17]_i_3 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(\tmp_len[31]_i_5_n_0 ),
        .O(\tmp_len[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_len[18]_i_1 
       (.I0(\tmp_len[21]_i_2_n_0 ),
        .I1(wreq_len[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \tmp_len[19]_i_1 
       (.I0(wreq_len[17]),
        .I1(\tmp_len[21]_i_2_n_0 ),
        .I2(wreq_len[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hF0B4)) 
    \tmp_len[20]_i_1 
       (.I0(wreq_len[16]),
        .I1(\tmp_len[21]_i_2_n_0 ),
        .I2(wreq_len[18]),
        .I3(wreq_len[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hF0F0F0B4)) 
    \tmp_len[21]_i_1 
       (.I0(wreq_len[16]),
        .I1(\tmp_len[21]_i_2_n_0 ),
        .I2(wreq_len[19]),
        .I3(wreq_len[17]),
        .I4(wreq_len[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \tmp_len[21]_i_2 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(\tmp_len[31]_i_6_n_0 ),
        .I3(\tmp_len[31]_i_5_n_0 ),
        .O(\tmp_len[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_len[22]_i_1 
       (.I0(wreq_len[20]),
        .I1(\tmp_len[31]_i_2_n_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_len[23]_i_1 
       (.I0(wreq_len[21]),
        .I1(wreq_len[20]),
        .I2(\tmp_len[31]_i_2_n_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_len[24]_i_1 
       (.I0(wreq_len[22]),
        .I1(wreq_len[21]),
        .I2(\tmp_len[31]_i_2_n_0 ),
        .I3(wreq_len[20]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_len[25]_i_1 
       (.I0(wreq_len[23]),
        .I1(\tmp_len[31]_i_2_n_0 ),
        .I2(wreq_len[20]),
        .I3(wreq_len[21]),
        .I4(wreq_len[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_len[26]_i_1 
       (.I0(wreq_len[24]),
        .I1(\tmp_len[31]_i_2_n_0 ),
        .I2(\tmp_len[31]_i_4_n_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \tmp_len[27]_i_1 
       (.I0(wreq_len[25]),
        .I1(wreq_len[24]),
        .I2(\tmp_len[31]_i_2_n_0 ),
        .I3(\tmp_len[31]_i_4_n_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \tmp_len[28]_i_1 
       (.I0(wreq_len[26]),
        .I1(wreq_len[25]),
        .I2(\tmp_len[31]_i_4_n_0 ),
        .I3(\tmp_len[31]_i_2_n_0 ),
        .I4(wreq_len[24]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0E1F0)) 
    \tmp_len[29]_i_1 
       (.I0(wreq_len[25]),
        .I1(wreq_len[26]),
        .I2(wreq_len[27]),
        .I3(\tmp_len[31]_i_4_n_0 ),
        .I4(\tmp_len[31]_i_2_n_0 ),
        .I5(wreq_len[24]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[2]_i_1 
       (.I0(wreq_len[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \tmp_len[30]_i_1 
       (.I0(wreq_len[28]),
        .I1(\tmp_len[31]_i_2_n_0 ),
        .I2(\tmp_len[31]_i_4_n_0 ),
        .I3(\tmp_len[31]_i_3_n_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    \tmp_len[31]_i_1 
       (.I0(wreq_len[29]),
        .I1(\tmp_len[31]_i_2_n_0 ),
        .I2(\tmp_len[31]_i_3_n_0 ),
        .I3(wreq_len[28]),
        .I4(\tmp_len[31]_i_4_n_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \tmp_len[31]_i_2 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(\tmp_len[31]_i_5_n_0 ),
        .I3(\tmp_len[31]_i_6_n_0 ),
        .I4(\tmp_len[31]_i_7_n_0 ),
        .O(\tmp_len[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_len[31]_i_3 
       (.I0(wreq_len[25]),
        .I1(wreq_len[26]),
        .I2(wreq_len[27]),
        .I3(wreq_len[24]),
        .O(\tmp_len[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_len[31]_i_4 
       (.I0(wreq_len[23]),
        .I1(wreq_len[20]),
        .I2(wreq_len[22]),
        .I3(wreq_len[21]),
        .O(\tmp_len[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_len[31]_i_5 
       (.I0(wreq_len[7]),
        .I1(wreq_len[4]),
        .I2(wreq_len[6]),
        .I3(wreq_len[5]),
        .O(\tmp_len[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \tmp_len[31]_i_6 
       (.I0(wreq_len[13]),
        .I1(wreq_len[14]),
        .I2(wreq_len[12]),
        .I3(wreq_len[15]),
        .I4(\tmp_len[17]_i_2_n_0 ),
        .O(\tmp_len[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_len[31]_i_7 
       (.I0(wreq_len[19]),
        .I1(wreq_len[16]),
        .I2(wreq_len[18]),
        .I3(wreq_len[17]),
        .O(\tmp_len[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_len[3]_i_1 
       (.I0(wreq_len[0]),
        .I1(wreq_len[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_len[4]_i_1 
       (.I0(wreq_len[2]),
        .I1(wreq_len[0]),
        .I2(wreq_len[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_len[5]_i_1 
       (.I0(wreq_len[3]),
        .I1(\tmp_len[9]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_len[6]_i_1 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(wreq_len[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_len[7]_i_1 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(wreq_len[4]),
        .I3(wreq_len[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFF00FE01)) 
    \tmp_len[8]_i_1 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(wreq_len[4]),
        .I3(wreq_len[6]),
        .I4(wreq_len[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE01)) 
    \tmp_len[9]_i_1 
       (.I0(\tmp_len[9]_i_2_n_0 ),
        .I1(wreq_len[3]),
        .I2(wreq_len[4]),
        .I3(wreq_len[7]),
        .I4(wreq_len[5]),
        .I5(wreq_len[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_len[9]_i_2 
       (.I0(wreq_len[0]),
        .I1(wreq_len[1]),
        .I2(wreq_len[2]),
        .O(\tmp_len[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h88F800F0)) 
    tmp_valid_i_1
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(valid_length),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    full_n_reg,
    ap_rst_n_inv_reg,
    push__0,
    resp_ready__1,
    dout_vld_reg,
    E,
    push,
    valid_length,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_0,
    wrsp_ready,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    last_resp,
    wrsp_valid,
    \dout_reg[0]_3 ,
    need_wrsp,
    p_12_in,
    raddr17_in__0);
  output \dout_reg[0]_0 ;
  output full_n_reg;
  output ap_rst_n_inv_reg;
  output push__0;
  output resp_ready__1;
  output dout_vld_reg;
  output [0:0]E;
  input push;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_0;
  input wrsp_ready;
  input \dout_reg[0]_1 ;
  input [0:0]\dout_reg[0]_2 ;
  input last_resp;
  input wrsp_valid;
  input \dout_reg[0]_3 ;
  input need_wrsp;
  input p_12_in;
  input raddr17_in__0;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire push;
  wire push__0;
  wire raddr17_in__0;
  wire resp_ready__1;
  wire valid_length;
  wire wrsp_ready;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_2 ),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(\dout_reg[0]_3 ),
        .O(full_n_reg));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__0
       (.I0(full_n_reg),
        .I1(push__0),
        .I2(wrsp_valid),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h88080808)) 
    dout_vld_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_2 ),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(wrsp_ready),
        .I3(push),
        .I4(full_n_reg),
        .O(ap_rst_n_inv_reg));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \raddr[3]_i_1__3 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_3 ),
        .I2(raddr17_in__0),
        .I3(full_n_reg),
        .I4(push),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized0_1
   (last_resp,
    \dout_reg[0]_0 ,
    ap_rst_n_inv_reg,
    \state_reg[0] ,
    E,
    sel,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg,
    fifo_resp_ready,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    need_wrsp,
    \dout_reg[0]_4 ,
    resp_ready__1,
    p_12_in,
    raddr17_in__4);
  output last_resp;
  output \dout_reg[0]_0 ;
  output ap_rst_n_inv_reg;
  output \state_reg[0] ;
  output [0:0]E;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg;
  input fifo_resp_ready;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input need_wrsp;
  input \dout_reg[0]_4 ;
  input resp_ready__1;
  input p_12_in;
  input raddr17_in__4;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire aw2b_info;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire [0:0]dout_vld_reg;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire raddr17_in__4;
  wire resp_ready__1;
  wire sel;
  wire \state_reg[0] ;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(need_wrsp),
        .I5(\dout_reg[0]_4 ),
        .O(\dout_reg[0]_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(\dout_reg[0]_0 ),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dout_vld_i_1__4
       (.I0(dout_vld_reg),
        .I1(resp_ready__1),
        .I2(\dout_reg[0]_0 ),
        .I3(need_wrsp),
        .O(\state_reg[0] ));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__7
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(fifo_resp_ready),
        .I3(sel),
        .I4(\dout_reg[0]_0 ),
        .O(ap_rst_n_inv_reg));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .I2(\dout_reg[0]_3 ),
        .O(aw2b_info));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \raddr[3]_i_1__4 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_4 ),
        .I2(raddr17_in__4),
        .I3(\dout_reg[0]_0 ),
        .I4(sel),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized2
   (ap_rst_n_inv_reg,
    E,
    \raddr_reg[3] ,
    in,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    ap_rst_n_inv_reg_0,
    WVALID_Dummy_reg,
    dout_vld_reg,
    ap_rst_n_inv,
    full_n_reg,
    fifo_burst_ready,
    sel,
    Q,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    WLAST_Dummy_reg_0,
    ap_clk);
  output ap_rst_n_inv_reg;
  output [0:0]E;
  output [0:0]\raddr_reg[3] ;
  output [3:0]in;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output [0:0]ap_rst_n_inv_reg_0;
  output WVALID_Dummy_reg;
  output dout_vld_reg;
  input ap_rst_n_inv;
  input full_n_reg;
  input fifo_burst_ready;
  input sel;
  input [3:0]Q;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input dout_vld_reg_0;
  input [7:0]dout_vld_reg_1;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input WLAST_Dummy_reg_0;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \dout[3]_i_2_n_0 ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [7:0]dout_vld_reg_1;
  wire fifo_burst_ready;
  wire full_n_reg;
  wire [3:0]in;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire [0:0]\raddr_reg[3] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  LUT6 #(
    .INIT(64'h0202FF0202020202)) 
    WLAST_Dummy_i_1
       (.I0(\dout[3]_i_2_n_0 ),
        .I1(\dout[3]_i_3_n_0 ),
        .I2(\dout[3]_i_4_n_0 ),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .I5(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT5 #(
    .INIT(32'h02FF0000)) 
    \dout[3]_i_1__0 
       (.I0(\dout[3]_i_2_n_0 ),
        .I1(\dout[3]_i_3_n_0 ),
        .I2(\dout[3]_i_4_n_0 ),
        .I3(dout_vld_reg_0),
        .I4(\raddr_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_2 
       (.I0(dout_vld_reg_1[7]),
        .I1(dout_vld_reg_1[6]),
        .I2(WVALID_Dummy),
        .I3(dout_vld_reg_0),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[3]_i_3 
       (.I0(dout_vld_reg_1[2]),
        .I1(\dout_reg_n_0_[2] ),
        .I2(dout_vld_reg_1[1]),
        .I3(\dout_reg_n_0_[1] ),
        .O(\dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(dout_vld_reg_1[3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(dout_vld_reg_1[0]),
        .I4(dout_vld_reg_1[4]),
        .I5(dout_vld_reg_1[5]),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    dout_vld_i_1__7
       (.I0(\dout[3]_i_2_n_0 ),
        .I1(\dout[3]_i_3_n_0 ),
        .I2(\dout[3]_i_4_n_0 ),
        .I3(E),
        .I4(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__4
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(fifo_burst_ready),
        .I3(sel),
        .I4(E),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \len_cnt[7]_i_1 
       (.I0(\dout[3]_i_2_n_0 ),
        .I1(\dout[3]_i_3_n_0 ),
        .I2(\dout[3]_i_4_n_0 ),
        .I3(ap_rst_n_inv),
        .O(ap_rst_n_inv_reg_0));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\sect_len_buf_reg[8] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\sect_len_buf_reg[8] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\sect_len_buf_reg[8] ),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \raddr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(sel),
        .I5(E),
        .O(\raddr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized3
   (full_n_reg,
    pop_2,
    \last_cnt_reg[4] ,
    push,
    \dout_reg[67]_0 ,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    \mOutPtr_reg[4]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    Q,
    \state[0]_i_2 ,
    in,
    \dout_reg[67]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output full_n_reg;
  output pop_2;
  output \last_cnt_reg[4] ;
  output push;
  output [65:0]\dout_reg[67]_0 ;
  input \mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input [3:0]Q;
  input \state[0]_i_2 ;
  input [65:0]in;
  input [3:0]\dout_reg[67]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire [3:0]\dout_reg[67]_1 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [65:0]in;
  wire \last_cnt_reg[4] ;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop_2;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire \state[0]_i_2 ;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1__0 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .O(pop_2));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop_2),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(\mOutPtr_reg[4]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[67]_1 [0]),
        .A1(\dout_reg[67]_1 [1]),
        .A2(\dout_reg[67]_1 [2]),
        .A3(\dout_reg[67]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\state[0]_i_2 ),
        .O(\last_cnt_reg[4] ));
endmodule

(* ORIG_REF_NAME = "sink_from_aie_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_srl__parameterized4
   (pop,
    data_en__3,
    WLAST_Dummy_reg,
    push,
    D,
    s_ready_t_reg,
    rs_req_valid__0,
    req_en__0,
    \dout_reg[36]_0 ,
    s_ready_t_reg_0,
    m_axi_gmem1_WREADY,
    \dout_reg[0]_0 ,
    fifo_valid,
    \dout_reg[0]_1 ,
    in,
    Q,
    rs_req_ready,
    \dout_reg[2]_0 ,
    req_fifo_valid,
    \dout_reg[36]_1 ,
    \dout_reg[36]_2 ,
    \dout_reg[36]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output data_en__3;
  output [0:0]WLAST_Dummy_reg;
  output push;
  output [3:0]D;
  output [0:0]s_ready_t_reg;
  output rs_req_valid__0;
  output req_en__0;
  output [36:0]\dout_reg[36]_0 ;
  output s_ready_t_reg_0;
  input m_axi_gmem1_WREADY;
  input \dout_reg[0]_0 ;
  input fifo_valid;
  input \dout_reg[0]_1 ;
  input [36:0]in;
  input [4:0]Q;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input req_fifo_valid;
  input \dout_reg[36]_1 ;
  input \dout_reg[36]_2 ;
  input [3:0]\dout_reg[36]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]WLAST_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[2]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire \dout_reg[36]_1 ;
  wire \dout_reg[36]_2 ;
  wire [3:0]\dout_reg[36]_3 ;
  wire fifo_valid;
  wire [36:0]in;
  wire last_cnt14_out__0;
  wire m_axi_gmem1_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire rs_req_valid__0;
  wire [0:0]s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \state[0]_i_4_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1 
       (.I0(rs_req_valid__0),
        .I1(rs_req_ready),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1__0 
       (.I0(m_axi_gmem1_WREADY),
        .I1(\dout_reg[0]_0 ),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \dout[67]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_gmem1_WREADY),
        .I3(\dout_reg[2]_0 ),
        .I4(\dout_reg[0]_0 ),
        .I5(data_en__3),
        .O(req_en__0));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    flying_req_i_1
       (.I0(rs_req_valid__0),
        .I1(rs_req_ready),
        .I2(p_8_in),
        .I3(\dout_reg[0]_0 ),
        .O(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \last_cnt[1]_i_1 
       (.I0(last_cnt14_out__0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \last_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(last_cnt14_out__0),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(last_cnt14_out__0),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(push),
        .I2(in[36]),
        .O(WLAST_Dummy_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \last_cnt[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(last_cnt14_out__0),
        .I5(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(\dout_reg[0]_0 ),
        .I4(m_axi_gmem1_WREADY),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \last_cnt[4]_i_4 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .O(last_cnt14_out__0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem1_WVALID_INST_0_i_1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[36]_1 ),
        .I1(\dout_reg[36]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_3 [0]),
        .A1(\dout_reg[36]_3 [1]),
        .A2(\dout_reg[36]_3 [2]),
        .A3(\dout_reg[36]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'hA222222200000000)) 
    \state[0]_i_2 
       (.I0(data_en__3),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[2]_0 ),
        .I3(m_axi_gmem1_WREADY),
        .I4(\state[0]_i_4_n_0 ),
        .I5(req_fifo_valid),
        .O(rs_req_valid__0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[0]_i_4 
       (.I0(\dout_reg[36]_0 [36]),
        .I1(fifo_valid),
        .O(\state[0]_i_4_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_store
   (wrsp_type,
    WVALID_Dummy,
    full_n_reg,
    ursp_ready,
    AWVALID_Dummy,
    in,
    \ap_CS_fsm_reg[71] ,
    tmp_valid_reg_0,
    resp_ready__1,
    ap_ext_blocking_n,
    full_n_reg_0,
    event_done,
    D,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv_reg_0,
    empty_n_reg,
    \tmp_len_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg,
    ENARDEN,
    REGCEB,
    RSTREGARSTREG,
    \dout_reg[15] ,
    push,
    pop,
    AWREADY_Dummy,
    Q,
    \dout_reg[0] ,
    last_resp,
    need_wrsp,
    ap_wait_0,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_AWREADY,
    ap_enable_reg_pp0_iter1,
    ap_done_reg,
    ap_start,
    \mem_reg[67][61]_srl32 ,
    empty_reg_158,
    icmp_ln24_fu_116_p2,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3,
    E);
  output wrsp_type;
  output WVALID_Dummy;
  output full_n_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [35:0]in;
  output \ap_CS_fsm_reg[71] ;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output ap_ext_blocking_n;
  output full_n_reg_0;
  output event_done;
  output [2:0]D;
  output \ap_CS_fsm_reg[3] ;
  output ap_rst_n_inv_reg;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_inv_reg_0;
  output empty_n_reg;
  output [91:0]\tmp_len_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg;
  input ENARDEN;
  input REGCEB;
  input RSTREGARSTREG;
  input [31:0]\dout_reg[15] ;
  input push;
  input pop;
  input AWREADY_Dummy;
  input [7:0]Q;
  input [0:0]\dout_reg[0] ;
  input last_resp;
  input need_wrsp;
  input ap_wait_0;
  input m_axi_gmem1_BVALID;
  input m_axi_gmem1_AWREADY;
  input ap_enable_reg_pp0_iter1;
  input ap_done_reg;
  input ap_start;
  input [61:0]\mem_reg[67][61]_srl32 ;
  input [30:0]empty_reg_158;
  input icmp_ln24_fu_116_p2;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire ENARDEN;
  wire [7:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[71] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_ext_blocking_n;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire ap_start;
  wire ap_wait_0;
  wire [0:0]\dout_reg[0] ;
  wire [31:0]\dout_reg[15] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [30:0]empty_reg_158;
  wire event_done;
  wire fifo_wreq_n_1;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3;
  wire icmp_ln24_fu_116_p2;
  wire [35:0]in;
  wire last_resp;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_BVALID;
  wire [61:0]\mem_reg[67][61]_srl32 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire push__0;
  wire resp_ready__1;
  wire [31:2]tmp_len0;
  wire [91:0]\tmp_len_reg[31]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .ENARDEN(ENARDEN),
        .Q({Q[7],Q[3:1]}),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_ext_blocking_n(ap_ext_blocking_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg_0),
        .ap_wait_0(ap_wait_0),
        .\dout_reg[15] (\dout_reg[15] ),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3),
        .icmp_ln24_fu_116_p2(icmp_ln24_fu_116_p2),
        .in(in),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .pop(pop),
        .push(push));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0),
        .E(fifo_wreq_n_1),
        .Q({Q[5:4],Q[1]}),
        .\ap_CS_fsm_reg[1] (D[1]),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (AWVALID_Dummy),
        .\dout_reg[61] ({fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99}),
        .empty_reg_158(empty_reg_158),
        .full_n_reg_0(fifo_wreq_n_36),
        .\mem_reg[67][61]_srl32 (\mem_reg[67][61]_srl32 ),
        .p_12_in(p_12_in),
        .pop(pop_1),
        .push(push_0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (ursp_ready),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .last_resp(last_resp),
        .\mOutPtr_reg[4]_0 (fifo_wreq_n_1),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .pop(pop_1),
        .push(push_0),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_91),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_90),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_89),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_99),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_97),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_96),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_95),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_94),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_92),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [91]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_36),
        .Q(AWVALID_Dummy),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized2 user_resp
       (.D({D[2],D[0]}),
        .Q({Q[7:6],Q[0]}),
        .\ap_CS_fsm_reg[71] (\ap_CS_fsm_reg[71] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .event_done(event_done),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_throttle
   (AWREADY_Dummy_0,
    WREADY_Dummy,
    full_n_reg,
    sel,
    p_12_in,
    E,
    full_n_reg_0,
    p_12_in_0,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_AWVALID,
    Q,
    RSTREGARSTREG,
    REGCEB,
    full_n_reg_1,
    \data_p1_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    pop,
    WVALID_Dummy_reg,
    burst_valid,
    WVALID_Dummy,
    pop_1,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem1_WREADY,
    \dout_reg[36] ,
    m_axi_gmem1_AWREADY,
    in,
    \dout_reg[35] );
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output [0:0]full_n_reg;
  output sel;
  output p_12_in;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output p_12_in_0;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_AWVALID;
  output [36:0]Q;
  output RSTREGARSTREG;
  output REGCEB;
  output full_n_reg_1;
  output [65:0]\data_p1_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input pop;
  input WVALID_Dummy_reg;
  input burst_valid;
  input WVALID_Dummy;
  input pop_1;
  input \mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem1_WREADY;
  input \dout_reg[36] ;
  input m_axi_gmem1_AWREADY;
  input [65:0]in;
  input [35:0]\dout_reg[35] ;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [36:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_48;
  wire data_fifo_n_5;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\dout_reg[35] ;
  wire \dout_reg[36] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_0;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire \last_cnt_reg_n_0_[0] ;
  wire load_p2;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire [3:0]p_0_in;
  wire p_12_in;
  wire p_12_in_0;
  wire pop;
  wire pop_1;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_73;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire rs_req_valid__0;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_4,data_fifo_n_5,data_fifo_n_6,data_fifo_n_7}),
        .E(E),
        .Q({p_0_in,\last_cnt_reg_n_0_[0] }),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .WLAST_Dummy_reg(data_fifo_n_3),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\dout_reg[0] (flying_req_reg_n_0),
        .\dout_reg[2] (req_fifo_n_7),
        .\dout_reg[36] (Q),
        .full_n_reg_0(WREADY_Dummy),
        .full_n_reg_1(full_n_reg_1),
        .in({\dout_reg[36] ,\dout_reg[35] }),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .rs_req_valid__0(rs_req_valid__0),
        .s_ready_t_reg(load_p2),
        .s_ready_t_reg_0(data_fifo_n_48));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_48),
        .Q(flying_req_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(\last_cnt_reg_n_0_[0] ),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(\last_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(data_fifo_n_7),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(data_fifo_n_6),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(data_fifo_n_5),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(data_fifo_n_4),
        .Q(p_0_in[3]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized5 req_fifo
       (.Q(p_0_in),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[67] ({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73}),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .full_n_reg_1(full_n_reg),
        .full_n_reg_2(sel),
        .full_n_reg_3(full_n_reg_0),
        .in(in),
        .\last_cnt_reg[4] (req_fifo_n_7),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_0 ),
        .p_12_in(p_12_in),
        .p_12_in_0(p_12_in_0),
        .pop(pop),
        .pop_1(pop_1),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2 (flying_req_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73}),
        .E(load_p2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .rs_req_ready(rs_req_ready),
        .rs_req_valid__0(rs_req_valid__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    pop,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_AWVALID,
    Q,
    \state_reg[0] ,
    full_n_reg,
    RSTREGARSTREG,
    REGCEB,
    ENARDEN,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n_inv,
    WVALID_Dummy,
    push,
    \mOutPtr_reg[0] ,
    AWVALID_Dummy,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_AWREADY,
    wrsp_type,
    ursp_ready,
    resp_ready__1,
    m_axi_gmem1_BVALID,
    D,
    in,
    \data_p2_reg[2] );
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output pop;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_AWVALID;
  output [36:0]Q;
  output [0:0]\state_reg[0] ;
  output full_n_reg;
  output RSTREGARSTREG;
  output REGCEB;
  output ENARDEN;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n_inv;
  input WVALID_Dummy;
  input push;
  input \mOutPtr_reg[0] ;
  input AWVALID_Dummy;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_AWREADY;
  input wrsp_type;
  input ursp_ready;
  input resp_ready__1;
  input m_axi_gmem1_BVALID;
  input [91:0]D;
  input [35:0]in;
  input [0:0]\data_p2_reg[2] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire ENARDEN;
  wire [36:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[10]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[10]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[10]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[11]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[11]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[11]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[14]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[14]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[14]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[15]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[15]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[15]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[18]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[18]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[18]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[19]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[19]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[19]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[22]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[22]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[22]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[23]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[23]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[23]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[26]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[26]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[26]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[27]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[27]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[27]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[30]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[30]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[30]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[34]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[34]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[34]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[35]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[35]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[35]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[38]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[38]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[38]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[39]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[39]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[39]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[3]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[3]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[3]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[42]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[42]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[42]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[43]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[43]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[43]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[46]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[46]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[46]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[47]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[47]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[47]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[50]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[50]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[50]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[51]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[51]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[51]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[54]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[54]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[54]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[55]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[55]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[55]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[58]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[58]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[58]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[59]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[59]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[59]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[62]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[62]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[62]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_5_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[6]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[6]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[6]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[7]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[7]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[7]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_3_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[2] ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_10;
  wire fifo_burst_n_11;
  wire fifo_burst_n_18;
  wire fifo_burst_n_19;
  wire fifo_burst_n_20;
  wire fifo_burst_n_21;
  wire fifo_burst_n_22;
  wire fifo_burst_n_5;
  wire fifo_burst_n_8;
  wire fifo_burst_n_9;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire first_sect;
  wire full_n_reg;
  wire [35:0]in;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_i_10_n_0;
  wire last_sect_buf_reg_i_10_n_1;
  wire last_sect_buf_reg_i_10_n_2;
  wire last_sect_buf_reg_i_10_n_3;
  wire last_sect_buf_reg_i_11_n_0;
  wire last_sect_buf_reg_i_11_n_1;
  wire last_sect_buf_reg_i_11_n_2;
  wire last_sect_buf_reg_i_11_n_3;
  wire last_sect_buf_reg_i_12_n_0;
  wire last_sect_buf_reg_i_12_n_1;
  wire last_sect_buf_reg_i_12_n_2;
  wire last_sect_buf_reg_i_12_n_3;
  wire last_sect_buf_reg_i_13_n_0;
  wire last_sect_buf_reg_i_13_n_1;
  wire last_sect_buf_reg_i_13_n_2;
  wire last_sect_buf_reg_i_13_n_3;
  wire last_sect_buf_reg_i_14_n_0;
  wire last_sect_buf_reg_i_14_n_1;
  wire last_sect_buf_reg_i_14_n_2;
  wire last_sect_buf_reg_i_14_n_3;
  wire last_sect_buf_reg_i_15_n_0;
  wire last_sect_buf_reg_i_15_n_1;
  wire last_sect_buf_reg_i_15_n_2;
  wire last_sect_buf_reg_i_15_n_3;
  wire last_sect_buf_reg_i_16_n_0;
  wire last_sect_buf_reg_i_16_n_1;
  wire last_sect_buf_reg_i_16_n_2;
  wire last_sect_buf_reg_i_16_n_3;
  wire last_sect_buf_reg_i_17_n_0;
  wire last_sect_buf_reg_i_17_n_1;
  wire last_sect_buf_reg_i_17_n_2;
  wire last_sect_buf_reg_i_17_n_3;
  wire last_sect_buf_reg_i_18_n_0;
  wire last_sect_buf_reg_i_18_n_1;
  wire last_sect_buf_reg_i_18_n_2;
  wire last_sect_buf_reg_i_18_n_3;
  wire last_sect_buf_reg_i_19_n_0;
  wire last_sect_buf_reg_i_19_n_1;
  wire last_sect_buf_reg_i_19_n_2;
  wire last_sect_buf_reg_i_19_n_3;
  wire last_sect_buf_reg_i_20_n_0;
  wire last_sect_buf_reg_i_20_n_1;
  wire last_sect_buf_reg_i_20_n_2;
  wire last_sect_buf_reg_i_20_n_3;
  wire last_sect_buf_reg_i_21_n_0;
  wire last_sect_buf_reg_i_21_n_1;
  wire last_sect_buf_reg_i_21_n_2;
  wire last_sect_buf_reg_i_21_n_3;
  wire last_sect_buf_reg_i_22_n_0;
  wire last_sect_buf_reg_i_22_n_1;
  wire last_sect_buf_reg_i_22_n_2;
  wire last_sect_buf_reg_i_22_n_3;
  wire last_sect_buf_reg_i_23_n_0;
  wire last_sect_buf_reg_i_23_n_1;
  wire last_sect_buf_reg_i_23_n_2;
  wire last_sect_buf_reg_i_23_n_3;
  wire last_sect_buf_reg_i_24_n_0;
  wire last_sect_buf_reg_i_24_n_1;
  wire last_sect_buf_reg_i_24_n_2;
  wire last_sect_buf_reg_i_24_n_3;
  wire last_sect_buf_reg_i_25_n_0;
  wire last_sect_buf_reg_i_25_n_1;
  wire last_sect_buf_reg_i_25_n_2;
  wire last_sect_buf_reg_i_25_n_3;
  wire last_sect_buf_reg_i_26_n_0;
  wire last_sect_buf_reg_i_26_n_1;
  wire last_sect_buf_reg_i_26_n_2;
  wire last_sect_buf_reg_i_26_n_3;
  wire last_sect_buf_reg_i_27_n_0;
  wire last_sect_buf_reg_i_27_n_1;
  wire last_sect_buf_reg_i_27_n_2;
  wire last_sect_buf_reg_i_27_n_3;
  wire last_sect_buf_reg_i_28_n_0;
  wire last_sect_buf_reg_i_28_n_1;
  wire last_sect_buf_reg_i_28_n_2;
  wire last_sect_buf_reg_i_28_n_3;
  wire last_sect_buf_reg_i_29_n_0;
  wire last_sect_buf_reg_i_29_n_1;
  wire last_sect_buf_reg_i_29_n_2;
  wire last_sect_buf_reg_i_29_n_3;
  wire last_sect_buf_reg_i_2_n_0;
  wire last_sect_buf_reg_i_2_n_1;
  wire last_sect_buf_reg_i_2_n_2;
  wire last_sect_buf_reg_i_2_n_3;
  wire last_sect_buf_reg_i_30_n_0;
  wire last_sect_buf_reg_i_30_n_1;
  wire last_sect_buf_reg_i_30_n_2;
  wire last_sect_buf_reg_i_30_n_3;
  wire last_sect_buf_reg_i_5_n_0;
  wire last_sect_buf_reg_i_5_n_1;
  wire last_sect_buf_reg_i_5_n_2;
  wire last_sect_buf_reg_i_5_n_3;
  wire last_sect_buf_reg_i_6_n_0;
  wire last_sect_buf_reg_i_6_n_1;
  wire last_sect_buf_reg_i_6_n_2;
  wire last_sect_buf_reg_i_6_n_3;
  wire last_sect_buf_reg_i_7_n_0;
  wire last_sect_buf_reg_i_7_n_1;
  wire last_sect_buf_reg_i_7_n_2;
  wire last_sect_buf_reg_i_7_n_3;
  wire last_sect_buf_reg_i_8_n_0;
  wire last_sect_buf_reg_i_8_n_1;
  wire last_sect_buf_reg_i_8_n_2;
  wire last_sect_buf_reg_i_8_n_3;
  wire last_sect_buf_reg_i_9_n_0;
  wire last_sect_buf_reg_i_9_n_1;
  wire last_sect_buf_reg_i_9_n_2;
  wire last_sect_buf_reg_i_9_n_3;
  wire last_sect_buf_reg_n_0;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire \mOutPtr_reg[0] ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_12_in;
  wire p_12_in_2;
  wire p_14_in;
  wire p_18_in;
  wire [11:2]p_1_in;
  wire pop;
  wire pop_0;
  wire pop_1;
  wire push;
  wire push_3;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_19;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_6;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire \sect_cnt_reg[10]_i_2_n_0 ;
  wire \sect_cnt_reg[10]_i_2_n_2 ;
  wire \sect_cnt_reg[10]_i_2_n_3 ;
  wire \sect_cnt_reg[11]_i_2_n_0 ;
  wire \sect_cnt_reg[11]_i_2_n_2 ;
  wire \sect_cnt_reg[11]_i_2_n_3 ;
  wire \sect_cnt_reg[12]_i_2_n_0 ;
  wire \sect_cnt_reg[12]_i_2_n_2 ;
  wire \sect_cnt_reg[12]_i_2_n_3 ;
  wire \sect_cnt_reg[13]_i_2_n_0 ;
  wire \sect_cnt_reg[13]_i_2_n_2 ;
  wire \sect_cnt_reg[13]_i_2_n_3 ;
  wire \sect_cnt_reg[14]_i_2_n_0 ;
  wire \sect_cnt_reg[14]_i_2_n_2 ;
  wire \sect_cnt_reg[14]_i_2_n_3 ;
  wire \sect_cnt_reg[15]_i_2_n_0 ;
  wire \sect_cnt_reg[15]_i_2_n_2 ;
  wire \sect_cnt_reg[15]_i_2_n_3 ;
  wire \sect_cnt_reg[16]_i_2_n_0 ;
  wire \sect_cnt_reg[16]_i_2_n_2 ;
  wire \sect_cnt_reg[16]_i_2_n_3 ;
  wire \sect_cnt_reg[17]_i_2_n_0 ;
  wire \sect_cnt_reg[17]_i_2_n_2 ;
  wire \sect_cnt_reg[17]_i_2_n_3 ;
  wire \sect_cnt_reg[17]_i_3_n_0 ;
  wire \sect_cnt_reg[17]_i_3_n_1 ;
  wire \sect_cnt_reg[17]_i_3_n_2 ;
  wire \sect_cnt_reg[17]_i_3_n_3 ;
  wire \sect_cnt_reg[18]_i_2_n_0 ;
  wire \sect_cnt_reg[18]_i_2_n_2 ;
  wire \sect_cnt_reg[18]_i_2_n_3 ;
  wire \sect_cnt_reg[19]_i_2_n_0 ;
  wire \sect_cnt_reg[19]_i_2_n_2 ;
  wire \sect_cnt_reg[19]_i_2_n_3 ;
  wire \sect_cnt_reg[1]_i_2_n_0 ;
  wire \sect_cnt_reg[1]_i_2_n_2 ;
  wire \sect_cnt_reg[1]_i_2_n_3 ;
  wire \sect_cnt_reg[20]_i_2_n_0 ;
  wire \sect_cnt_reg[20]_i_2_n_2 ;
  wire \sect_cnt_reg[20]_i_2_n_3 ;
  wire \sect_cnt_reg[21]_i_2_n_0 ;
  wire \sect_cnt_reg[21]_i_2_n_2 ;
  wire \sect_cnt_reg[21]_i_2_n_3 ;
  wire \sect_cnt_reg[22]_i_2_n_0 ;
  wire \sect_cnt_reg[22]_i_2_n_2 ;
  wire \sect_cnt_reg[22]_i_2_n_3 ;
  wire \sect_cnt_reg[23]_i_2_n_0 ;
  wire \sect_cnt_reg[23]_i_2_n_2 ;
  wire \sect_cnt_reg[23]_i_2_n_3 ;
  wire \sect_cnt_reg[24]_i_2_n_0 ;
  wire \sect_cnt_reg[24]_i_2_n_2 ;
  wire \sect_cnt_reg[24]_i_2_n_3 ;
  wire \sect_cnt_reg[25]_i_2_n_0 ;
  wire \sect_cnt_reg[25]_i_2_n_2 ;
  wire \sect_cnt_reg[25]_i_2_n_3 ;
  wire \sect_cnt_reg[25]_i_3_n_0 ;
  wire \sect_cnt_reg[25]_i_3_n_1 ;
  wire \sect_cnt_reg[25]_i_3_n_2 ;
  wire \sect_cnt_reg[25]_i_3_n_3 ;
  wire \sect_cnt_reg[26]_i_2_n_0 ;
  wire \sect_cnt_reg[26]_i_2_n_2 ;
  wire \sect_cnt_reg[26]_i_2_n_3 ;
  wire \sect_cnt_reg[27]_i_2_n_0 ;
  wire \sect_cnt_reg[27]_i_2_n_2 ;
  wire \sect_cnt_reg[27]_i_2_n_3 ;
  wire \sect_cnt_reg[28]_i_2_n_0 ;
  wire \sect_cnt_reg[28]_i_2_n_2 ;
  wire \sect_cnt_reg[28]_i_2_n_3 ;
  wire \sect_cnt_reg[29]_i_2_n_0 ;
  wire \sect_cnt_reg[29]_i_2_n_2 ;
  wire \sect_cnt_reg[29]_i_2_n_3 ;
  wire \sect_cnt_reg[2]_i_2_n_0 ;
  wire \sect_cnt_reg[2]_i_2_n_2 ;
  wire \sect_cnt_reg[2]_i_2_n_3 ;
  wire \sect_cnt_reg[30]_i_2_n_0 ;
  wire \sect_cnt_reg[30]_i_2_n_2 ;
  wire \sect_cnt_reg[30]_i_2_n_3 ;
  wire \sect_cnt_reg[31]_i_2_n_0 ;
  wire \sect_cnt_reg[31]_i_2_n_2 ;
  wire \sect_cnt_reg[31]_i_2_n_3 ;
  wire \sect_cnt_reg[32]_i_2_n_0 ;
  wire \sect_cnt_reg[32]_i_2_n_2 ;
  wire \sect_cnt_reg[32]_i_2_n_3 ;
  wire \sect_cnt_reg[33]_i_2_n_0 ;
  wire \sect_cnt_reg[33]_i_2_n_2 ;
  wire \sect_cnt_reg[33]_i_2_n_3 ;
  wire \sect_cnt_reg[33]_i_3_n_0 ;
  wire \sect_cnt_reg[33]_i_3_n_1 ;
  wire \sect_cnt_reg[33]_i_3_n_2 ;
  wire \sect_cnt_reg[33]_i_3_n_3 ;
  wire \sect_cnt_reg[34]_i_2_n_0 ;
  wire \sect_cnt_reg[34]_i_2_n_2 ;
  wire \sect_cnt_reg[34]_i_2_n_3 ;
  wire \sect_cnt_reg[35]_i_2_n_0 ;
  wire \sect_cnt_reg[35]_i_2_n_2 ;
  wire \sect_cnt_reg[35]_i_2_n_3 ;
  wire \sect_cnt_reg[36]_i_2_n_0 ;
  wire \sect_cnt_reg[36]_i_2_n_2 ;
  wire \sect_cnt_reg[36]_i_2_n_3 ;
  wire \sect_cnt_reg[37]_i_2_n_0 ;
  wire \sect_cnt_reg[37]_i_2_n_2 ;
  wire \sect_cnt_reg[37]_i_2_n_3 ;
  wire \sect_cnt_reg[38]_i_2_n_0 ;
  wire \sect_cnt_reg[38]_i_2_n_2 ;
  wire \sect_cnt_reg[38]_i_2_n_3 ;
  wire \sect_cnt_reg[39]_i_2_n_0 ;
  wire \sect_cnt_reg[39]_i_2_n_2 ;
  wire \sect_cnt_reg[39]_i_2_n_3 ;
  wire \sect_cnt_reg[3]_i_2_n_0 ;
  wire \sect_cnt_reg[3]_i_2_n_2 ;
  wire \sect_cnt_reg[3]_i_2_n_3 ;
  wire \sect_cnt_reg[40]_i_2_n_0 ;
  wire \sect_cnt_reg[40]_i_2_n_2 ;
  wire \sect_cnt_reg[40]_i_2_n_3 ;
  wire \sect_cnt_reg[41]_i_2_n_0 ;
  wire \sect_cnt_reg[41]_i_2_n_2 ;
  wire \sect_cnt_reg[41]_i_2_n_3 ;
  wire \sect_cnt_reg[41]_i_3_n_0 ;
  wire \sect_cnt_reg[41]_i_3_n_1 ;
  wire \sect_cnt_reg[41]_i_3_n_2 ;
  wire \sect_cnt_reg[41]_i_3_n_3 ;
  wire \sect_cnt_reg[42]_i_2_n_0 ;
  wire \sect_cnt_reg[42]_i_2_n_2 ;
  wire \sect_cnt_reg[42]_i_2_n_3 ;
  wire \sect_cnt_reg[43]_i_2_n_0 ;
  wire \sect_cnt_reg[43]_i_2_n_2 ;
  wire \sect_cnt_reg[43]_i_2_n_3 ;
  wire \sect_cnt_reg[44]_i_2_n_0 ;
  wire \sect_cnt_reg[44]_i_2_n_2 ;
  wire \sect_cnt_reg[44]_i_2_n_3 ;
  wire \sect_cnt_reg[45]_i_2_n_0 ;
  wire \sect_cnt_reg[45]_i_2_n_2 ;
  wire \sect_cnt_reg[45]_i_2_n_3 ;
  wire \sect_cnt_reg[46]_i_2_n_0 ;
  wire \sect_cnt_reg[46]_i_2_n_2 ;
  wire \sect_cnt_reg[46]_i_2_n_3 ;
  wire \sect_cnt_reg[47]_i_2_n_0 ;
  wire \sect_cnt_reg[47]_i_2_n_2 ;
  wire \sect_cnt_reg[47]_i_2_n_3 ;
  wire \sect_cnt_reg[48]_i_2_n_0 ;
  wire \sect_cnt_reg[48]_i_2_n_2 ;
  wire \sect_cnt_reg[48]_i_2_n_3 ;
  wire \sect_cnt_reg[49]_i_2_n_0 ;
  wire \sect_cnt_reg[49]_i_2_n_2 ;
  wire \sect_cnt_reg[49]_i_2_n_3 ;
  wire \sect_cnt_reg[49]_i_3_n_0 ;
  wire \sect_cnt_reg[49]_i_3_n_1 ;
  wire \sect_cnt_reg[49]_i_3_n_2 ;
  wire \sect_cnt_reg[49]_i_3_n_3 ;
  wire \sect_cnt_reg[4]_i_2_n_0 ;
  wire \sect_cnt_reg[4]_i_2_n_2 ;
  wire \sect_cnt_reg[4]_i_2_n_3 ;
  wire \sect_cnt_reg[50]_i_2_n_0 ;
  wire \sect_cnt_reg[50]_i_2_n_2 ;
  wire \sect_cnt_reg[50]_i_2_n_3 ;
  wire \sect_cnt_reg[51]_i_3_n_0 ;
  wire \sect_cnt_reg[51]_i_3_n_2 ;
  wire \sect_cnt_reg[51]_i_3_n_3 ;
  wire \sect_cnt_reg[51]_i_4_n_0 ;
  wire \sect_cnt_reg[51]_i_4_n_1 ;
  wire \sect_cnt_reg[51]_i_5_n_0 ;
  wire \sect_cnt_reg[51]_i_5_n_1 ;
  wire \sect_cnt_reg[51]_i_5_n_2 ;
  wire \sect_cnt_reg[51]_i_5_n_3 ;
  wire \sect_cnt_reg[5]_i_2_n_0 ;
  wire \sect_cnt_reg[5]_i_2_n_2 ;
  wire \sect_cnt_reg[5]_i_2_n_3 ;
  wire \sect_cnt_reg[6]_i_2_n_0 ;
  wire \sect_cnt_reg[6]_i_2_n_2 ;
  wire \sect_cnt_reg[6]_i_2_n_3 ;
  wire \sect_cnt_reg[7]_i_2_n_0 ;
  wire \sect_cnt_reg[7]_i_2_n_2 ;
  wire \sect_cnt_reg[7]_i_2_n_3 ;
  wire \sect_cnt_reg[8]_i_2_n_0 ;
  wire \sect_cnt_reg[8]_i_2_n_2 ;
  wire \sect_cnt_reg[8]_i_2_n_3 ;
  wire \sect_cnt_reg[9]_i_2_n_0 ;
  wire \sect_cnt_reg[9]_i_2_n_2 ;
  wire \sect_cnt_reg[9]_i_2_n_3 ;
  wire \sect_cnt_reg[9]_i_3_n_0 ;
  wire \sect_cnt_reg[9]_i_3_n_1 ;
  wire \sect_cnt_reg[9]_i_3_n_2 ;
  wire \sect_cnt_reg[9]_i_3_n_3 ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg[9]_i_10_n_0 ;
  wire \sect_len_buf_reg[9]_i_10_n_1 ;
  wire \sect_len_buf_reg[9]_i_10_n_2 ;
  wire \sect_len_buf_reg[9]_i_10_n_3 ;
  wire \sect_len_buf_reg[9]_i_11_n_0 ;
  wire \sect_len_buf_reg[9]_i_11_n_1 ;
  wire \sect_len_buf_reg[9]_i_11_n_2 ;
  wire \sect_len_buf_reg[9]_i_11_n_3 ;
  wire \sect_len_buf_reg[9]_i_12_n_0 ;
  wire \sect_len_buf_reg[9]_i_12_n_1 ;
  wire \sect_len_buf_reg[9]_i_12_n_2 ;
  wire \sect_len_buf_reg[9]_i_12_n_3 ;
  wire \sect_len_buf_reg[9]_i_13_n_0 ;
  wire \sect_len_buf_reg[9]_i_13_n_1 ;
  wire \sect_len_buf_reg[9]_i_13_n_2 ;
  wire \sect_len_buf_reg[9]_i_13_n_3 ;
  wire \sect_len_buf_reg[9]_i_14_n_0 ;
  wire \sect_len_buf_reg[9]_i_14_n_1 ;
  wire \sect_len_buf_reg[9]_i_14_n_2 ;
  wire \sect_len_buf_reg[9]_i_14_n_3 ;
  wire \sect_len_buf_reg[9]_i_15_n_0 ;
  wire \sect_len_buf_reg[9]_i_15_n_1 ;
  wire \sect_len_buf_reg[9]_i_15_n_2 ;
  wire \sect_len_buf_reg[9]_i_15_n_3 ;
  wire \sect_len_buf_reg[9]_i_16_n_0 ;
  wire \sect_len_buf_reg[9]_i_16_n_1 ;
  wire \sect_len_buf_reg[9]_i_16_n_2 ;
  wire \sect_len_buf_reg[9]_i_16_n_3 ;
  wire \sect_len_buf_reg[9]_i_17_n_0 ;
  wire \sect_len_buf_reg[9]_i_17_n_1 ;
  wire \sect_len_buf_reg[9]_i_17_n_2 ;
  wire \sect_len_buf_reg[9]_i_17_n_3 ;
  wire \sect_len_buf_reg[9]_i_18_n_0 ;
  wire \sect_len_buf_reg[9]_i_18_n_1 ;
  wire \sect_len_buf_reg[9]_i_18_n_2 ;
  wire \sect_len_buf_reg[9]_i_18_n_3 ;
  wire \sect_len_buf_reg[9]_i_19_n_0 ;
  wire \sect_len_buf_reg[9]_i_19_n_1 ;
  wire \sect_len_buf_reg[9]_i_19_n_2 ;
  wire \sect_len_buf_reg[9]_i_19_n_3 ;
  wire \sect_len_buf_reg[9]_i_20_n_0 ;
  wire \sect_len_buf_reg[9]_i_20_n_1 ;
  wire \sect_len_buf_reg[9]_i_20_n_2 ;
  wire \sect_len_buf_reg[9]_i_20_n_3 ;
  wire \sect_len_buf_reg[9]_i_21_n_0 ;
  wire \sect_len_buf_reg[9]_i_21_n_1 ;
  wire \sect_len_buf_reg[9]_i_21_n_2 ;
  wire \sect_len_buf_reg[9]_i_21_n_3 ;
  wire \sect_len_buf_reg[9]_i_22_n_0 ;
  wire \sect_len_buf_reg[9]_i_22_n_1 ;
  wire \sect_len_buf_reg[9]_i_22_n_2 ;
  wire \sect_len_buf_reg[9]_i_22_n_3 ;
  wire \sect_len_buf_reg[9]_i_23_n_0 ;
  wire \sect_len_buf_reg[9]_i_23_n_1 ;
  wire \sect_len_buf_reg[9]_i_23_n_2 ;
  wire \sect_len_buf_reg[9]_i_23_n_3 ;
  wire \sect_len_buf_reg[9]_i_24_n_0 ;
  wire \sect_len_buf_reg[9]_i_24_n_1 ;
  wire \sect_len_buf_reg[9]_i_24_n_2 ;
  wire \sect_len_buf_reg[9]_i_24_n_3 ;
  wire \sect_len_buf_reg[9]_i_25_n_0 ;
  wire \sect_len_buf_reg[9]_i_25_n_1 ;
  wire \sect_len_buf_reg[9]_i_25_n_2 ;
  wire \sect_len_buf_reg[9]_i_25_n_3 ;
  wire \sect_len_buf_reg[9]_i_26_n_0 ;
  wire \sect_len_buf_reg[9]_i_26_n_1 ;
  wire \sect_len_buf_reg[9]_i_26_n_2 ;
  wire \sect_len_buf_reg[9]_i_26_n_3 ;
  wire \sect_len_buf_reg[9]_i_27_n_0 ;
  wire \sect_len_buf_reg[9]_i_27_n_1 ;
  wire \sect_len_buf_reg[9]_i_27_n_2 ;
  wire \sect_len_buf_reg[9]_i_27_n_3 ;
  wire \sect_len_buf_reg[9]_i_28_n_0 ;
  wire \sect_len_buf_reg[9]_i_28_n_1 ;
  wire \sect_len_buf_reg[9]_i_28_n_2 ;
  wire \sect_len_buf_reg[9]_i_28_n_3 ;
  wire \sect_len_buf_reg[9]_i_29_n_0 ;
  wire \sect_len_buf_reg[9]_i_29_n_1 ;
  wire \sect_len_buf_reg[9]_i_29_n_2 ;
  wire \sect_len_buf_reg[9]_i_29_n_3 ;
  wire \sect_len_buf_reg[9]_i_30_n_0 ;
  wire \sect_len_buf_reg[9]_i_30_n_1 ;
  wire \sect_len_buf_reg[9]_i_30_n_2 ;
  wire \sect_len_buf_reg[9]_i_30_n_3 ;
  wire \sect_len_buf_reg[9]_i_31_n_0 ;
  wire \sect_len_buf_reg[9]_i_31_n_1 ;
  wire \sect_len_buf_reg[9]_i_31_n_2 ;
  wire \sect_len_buf_reg[9]_i_31_n_3 ;
  wire \sect_len_buf_reg[9]_i_32_n_0 ;
  wire \sect_len_buf_reg[9]_i_32_n_1 ;
  wire \sect_len_buf_reg[9]_i_32_n_2 ;
  wire \sect_len_buf_reg[9]_i_32_n_3 ;
  wire \sect_len_buf_reg[9]_i_4_n_0 ;
  wire \sect_len_buf_reg[9]_i_4_n_1 ;
  wire \sect_len_buf_reg[9]_i_4_n_2 ;
  wire \sect_len_buf_reg[9]_i_4_n_3 ;
  wire \sect_len_buf_reg[9]_i_5_n_0 ;
  wire \sect_len_buf_reg[9]_i_5_n_1 ;
  wire \sect_len_buf_reg[9]_i_5_n_2 ;
  wire \sect_len_buf_reg[9]_i_5_n_3 ;
  wire \sect_len_buf_reg[9]_i_6_n_0 ;
  wire \sect_len_buf_reg[9]_i_6_n_1 ;
  wire \sect_len_buf_reg[9]_i_6_n_2 ;
  wire \sect_len_buf_reg[9]_i_6_n_3 ;
  wire \sect_len_buf_reg[9]_i_7_n_0 ;
  wire \sect_len_buf_reg[9]_i_7_n_1 ;
  wire \sect_len_buf_reg[9]_i_7_n_2 ;
  wire \sect_len_buf_reg[9]_i_7_n_3 ;
  wire \sect_len_buf_reg[9]_i_8_n_0 ;
  wire \sect_len_buf_reg[9]_i_8_n_1 ;
  wire \sect_len_buf_reg[9]_i_8_n_2 ;
  wire \sect_len_buf_reg[9]_i_8_n_3 ;
  wire \sect_len_buf_reg[9]_i_9_n_0 ;
  wire \sect_len_buf_reg[9]_i_9_n_1 ;
  wire \sect_len_buf_reg[9]_i_9_n_2 ;
  wire \sect_len_buf_reg[9]_i_9_n_3 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_0;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_49;
  wire wreq_throttle_n_6;
  wire wreq_valid;
  wire wrsp_type;
  wire \NLW_sect_cnt_reg[51]_i_4_COUTF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_COUTH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYE_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYG_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEE_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEG_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPE_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPG_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPH_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_COUTD_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_COUTF_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_COUTH_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_CYC_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_CYD_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_CYE_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_CYF_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_CYG_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_CYH_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_GEC_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_GED_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_GEE_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_GEF_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_GEG_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_GEH_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_PROPC_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_PROPD_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_PROPE_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_PROPF_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_PROPG_UNCONNECTED ;
  wire \NLW_sect_len_buf_reg[9]_i_3_PROPH_UNCONNECTED ;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_22),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_49),
        .Q(WVALID_Dummy_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_18),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \could_multi_bursts.awaddr_buf[6]_i_3 
       (.I0(\could_multi_bursts.awlen_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[10]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[10]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [10]),
        .I4(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ),
        .O51(data1[10]),
        .O52(\could_multi_bursts.awaddr_buf_reg[10]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[10]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[11]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [11]),
        .I4(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_0 ),
        .O51(data1[11]),
        .O52(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [12]),
        .I4(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_2 ),
        .O51(data1[12]),
        .O52(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [13]),
        .I4(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_1 ),
        .O51(data1[13]),
        .O52(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[14]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[14]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [14]),
        .I4(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ),
        .O51(data1[14]),
        .O52(\could_multi_bursts.awaddr_buf_reg[14]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[14]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[15]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [15]),
        .I4(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_2 ),
        .O51(data1[15]),
        .O52(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [16]),
        .I4(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_2 ),
        .O51(data1[16]),
        .O52(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [17]),
        .I4(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_3 ),
        .O51(data1[17]),
        .O52(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[17]_i_3 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[10]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[14]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[10]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[14]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[10]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[11]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[14]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[15]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[18]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[18]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [18]),
        .I4(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ),
        .O51(data1[18]),
        .O52(\could_multi_bursts.awaddr_buf_reg[18]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[18]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[19]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [19]),
        .I4(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_0 ),
        .O51(data1[19]),
        .O52(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [20]),
        .I4(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_2 ),
        .O51(data1[20]),
        .O52(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [21]),
        .I4(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_1 ),
        .O51(data1[21]),
        .O52(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[22]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[22]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [22]),
        .I4(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ),
        .O51(data1[22]),
        .O52(\could_multi_bursts.awaddr_buf_reg[22]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[22]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[23]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [23]),
        .I4(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_2 ),
        .O51(data1[23]),
        .O52(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [24]),
        .I4(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_2 ),
        .O51(data1[24]),
        .O52(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [25]),
        .I4(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_3 ),
        .O51(data1[25]),
        .O52(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[25]_i_3 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[17]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[18]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[22]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[18]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[22]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[18]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[19]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[22]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[23]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[26]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[26]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [26]),
        .I4(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ),
        .O51(data1[26]),
        .O52(\could_multi_bursts.awaddr_buf_reg[26]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[26]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[27]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [27]),
        .I4(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_0 ),
        .O51(data1[27]),
        .O52(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [28]),
        .I4(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_2 ),
        .O51(data1[28]),
        .O52(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [29]),
        .I4(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_1 ),
        .O51(data1[29]),
        .O52(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \could_multi_bursts.awaddr_buf_reg[2]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[2]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\could_multi_bursts.awaddr_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_2 ),
        .O51(data1[2]),
        .O52(\could_multi_bursts.awaddr_buf_reg[2]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[2]_i_2_n_3 ));
  LUT6CY #(
    .INIT(64'h00000000FF000000)) 
    \could_multi_bursts.awaddr_buf_reg[2]_i_3 
       (.GE(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b0),
        .I4(1'b0),
        .O51(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_1 ),
        .O52(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[30]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[30]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [30]),
        .I4(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ),
        .O51(data1[30]),
        .O52(\could_multi_bursts.awaddr_buf_reg[30]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[30]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[31]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [31]),
        .I4(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_2 ),
        .O51(data1[31]),
        .O52(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [32]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_2 ),
        .O51(data1[32]),
        .O52(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [33]),
        .I4(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_3 ),
        .O51(data1[33]),
        .O52(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[33]_i_3 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[25]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[26]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[30]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[26]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[30]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[26]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[27]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[30]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[34]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[34]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [34]),
        .I4(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ),
        .O51(data1[34]),
        .O52(\could_multi_bursts.awaddr_buf_reg[34]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[34]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[35]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [35]),
        .I4(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_0 ),
        .O51(data1[35]),
        .O52(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [36]),
        .I4(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_2 ),
        .O51(data1[36]),
        .O52(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[37]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [37]),
        .I4(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_1 ),
        .O51(data1[37]),
        .O52(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[38]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[38]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [38]),
        .I4(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ),
        .O51(data1[38]),
        .O52(\could_multi_bursts.awaddr_buf_reg[38]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[38]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[39]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [39]),
        .I4(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_2 ),
        .O51(data1[39]),
        .O52(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hCFFC0CC03CC3C33C)) 
    \could_multi_bursts.awaddr_buf_reg[3]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_0 ),
        .I0(1'b1),
        .I1(\could_multi_bursts.awaddr_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_0 ),
        .O51(data1[3]),
        .O52(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [40]),
        .I4(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_2 ),
        .O51(data1[40]),
        .O52(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [41]),
        .I4(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_3 ),
        .O51(data1[41]),
        .O52(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[41]_i_3 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[33]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[34]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[38]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[34]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[38]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[34]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[35]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[38]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[39]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[42]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[42]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [42]),
        .I4(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ),
        .O51(data1[42]),
        .O52(\could_multi_bursts.awaddr_buf_reg[42]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[42]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[43]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [43]),
        .I4(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_0 ),
        .O51(data1[43]),
        .O52(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [44]),
        .I4(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_2 ),
        .O51(data1[44]),
        .O52(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[45]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [45]),
        .I4(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_1 ),
        .O51(data1[45]),
        .O52(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[46]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[46]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [46]),
        .I4(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ),
        .O51(data1[46]),
        .O52(\could_multi_bursts.awaddr_buf_reg[46]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[46]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[47]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [47]),
        .I4(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_2 ),
        .O51(data1[47]),
        .O52(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [48]),
        .I4(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_2 ),
        .O51(data1[48]),
        .O52(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [49]),
        .I4(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_3 ),
        .O51(data1[49]),
        .O52(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[49]_i_3 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[41]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[42]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[46]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[42]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[46]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[42]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[43]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[46]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[47]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hBEEE288869999666)) 
    \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_2 ),
        .O51(data1[4]),
        .O52(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[50]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[50]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [50]),
        .I4(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ),
        .O51(data1[50]),
        .O52(\could_multi_bursts.awaddr_buf_reg[50]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[50]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[51]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [51]),
        .I4(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_0 ),
        .O51(data1[51]),
        .O52(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [52]),
        .I4(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_2 ),
        .O51(data1[52]),
        .O52(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[53]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [53]),
        .I4(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_1 ),
        .O51(data1[53]),
        .O52(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[54]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[54]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [54]),
        .I4(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ),
        .O51(data1[54]),
        .O52(\could_multi_bursts.awaddr_buf_reg[54]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[54]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[55]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [55]),
        .I4(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_2 ),
        .O51(data1[55]),
        .O52(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [56]),
        .I4(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_2 ),
        .O51(data1[56]),
        .O52(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [57]),
        .I4(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_3 ),
        .O51(data1[57]),
        .O52(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[57]_i_3 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[49]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[50]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[54]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[50]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[54]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[50]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[51]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[54]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[55]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[58]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[58]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [58]),
        .I4(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ),
        .O51(data1[58]),
        .O52(\could_multi_bursts.awaddr_buf_reg[58]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[58]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[59]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [59]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_0 ),
        .O51(data1[59]),
        .O52(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hCFFC0CC03CC3C33C)) 
    \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ),
        .I0(1'b1),
        .I1(\could_multi_bursts.awaddr_buf [5]),
        .I2(\could_multi_bursts.awlen_buf [3]),
        .I3(\could_multi_bursts.awaddr_buf[6]_i_3_n_0 ),
        .I4(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_1 ),
        .O51(data1[5]),
        .O52(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [60]),
        .I4(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_2 ),
        .O51(data1[60]),
        .O52(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[61]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [61]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_1 ),
        .O51(data1[61]),
        .O52(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[62]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[62]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [62]),
        .I4(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ),
        .O51(data1[62]),
        .O52(\could_multi_bursts.awaddr_buf_reg[62]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[62]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.GE(\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [63]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ),
        .O51(data1[63]),
        .O52(\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[63]_i_4 
       (.CIN(\could_multi_bursts.awaddr_buf_reg[57]_i_3_n_3 ),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[58]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[62]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[58]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[62]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[58]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[59]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[62]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_3 ));
  LUT6CY #(
    .INIT(64'h00000000FF000000)) 
    \could_multi_bursts.awaddr_buf_reg[63]_i_5 
       (.GE(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b0),
        .I4(1'b0),
        .O51(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_1 ),
        .O52(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFCCCC000C3333CCC)) 
    \could_multi_bursts.awaddr_buf_reg[6]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[6]_i_2_n_0 ),
        .I0(1'b1),
        .I1(\could_multi_bursts.awaddr_buf [6]),
        .I2(\could_multi_bursts.awaddr_buf[6]_i_3_n_0 ),
        .I3(\could_multi_bursts.awlen_buf [3]),
        .I4(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ),
        .O51(data1[6]),
        .O52(\could_multi_bursts.awaddr_buf_reg[6]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[6]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[7]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [7]),
        .I4(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_2 ),
        .O51(data1[7]),
        .O52(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [8]),
        .I4(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_2 ),
        .O51(data1[8]),
        .O52(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.GE(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\could_multi_bursts.awaddr_buf [9]),
        .I4(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_3 ),
        .O51(data1[9]),
        .O52(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ),
        .PROP(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.awaddr_buf_reg[9]_i_3 
       (.CIN(1'b0),
        .COUTB(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_0 ),
        .COUTD(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_1 ),
        .COUTF(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_2 ),
        .COUTH(\could_multi_bursts.awaddr_buf_reg[9]_i_3_n_3 ),
        .CYA(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_2 ),
        .CYB(\could_multi_bursts.awaddr_buf_reg[2]_i_2_n_2 ),
        .CYC(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_2 ),
        .CYD(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CYE(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ),
        .CYF(\could_multi_bursts.awaddr_buf_reg[6]_i_2_n_2 ),
        .CYG(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_2 ),
        .CYH(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .GEA(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_0 ),
        .GEB(\could_multi_bursts.awaddr_buf_reg[2]_i_2_n_0 ),
        .GEC(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_0 ),
        .GED(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .GEE(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ),
        .GEF(\could_multi_bursts.awaddr_buf_reg[6]_i_2_n_0 ),
        .GEG(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_0 ),
        .GEH(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .PROPA(\could_multi_bursts.awaddr_buf_reg[2]_i_3_n_3 ),
        .PROPB(\could_multi_bursts.awaddr_buf_reg[2]_i_2_n_3 ),
        .PROPC(\could_multi_bursts.awaddr_buf_reg[3]_i_2_n_3 ),
        .PROPD(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ),
        .PROPE(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ),
        .PROPF(\could_multi_bursts.awaddr_buf_reg[6]_i_2_n_3 ),
        .PROPG(\could_multi_bursts.awaddr_buf_reg[7]_i_2_n_3 ),
        .PROPH(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_20),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_187),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_186),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(E),
        .ENARDEN(ENARDEN),
        .Q(len_cnt_reg),
        .SR(fifo_burst_n_8),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_22),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_burst_n_9),
        .ap_rst_n_inv_reg_0(fifo_burst_n_21),
        .burst_valid(burst_valid),
        .\could_multi_bursts.AWVALID_Dummy_reg (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.awlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_20),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .first_sect(first_sect),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(fifo_burst_n_18),
        .in(awlen_tmp),
        .last_sect(last_sect),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[4]_0 (wreq_throttle_n_2),
        .next_wreq(next_wreq),
        .p_12_in(p_12_in_2),
        .p_14_in(p_14_in),
        .pop(pop),
        .pop_0(pop_0),
        .push(push),
        .\sect_len_buf_reg[5] (fifo_burst_n_11),
        .\sect_len_buf_reg[8] (fifo_burst_n_10),
        .sel(push_3),
        .wreq_handling_reg(fifo_burst_n_5),
        .wreq_handling_reg_0(fifo_burst_n_19),
        .wreq_handling_reg_1(wreq_handling_reg_n_0),
        .wreq_handling_reg_2(wreq_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_fifo__parameterized1_0 fifo_resp
       (.E(wreq_throttle_n_6),
        .Q(\state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (fifo_burst_n_11),
        .\dout_reg[0]_0 (fifo_burst_n_10),
        .\dout_reg[0]_1 (last_sect_buf_reg_n_0),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .pop(pop_1),
        .resp_ready__1(resp_ready__1),
        .sel(push_3),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_10
       (.GE(last_sect_buf_reg_i_10_n_0),
        .I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in0_in[41]),
        .I2(p_0_in0_in[40]),
        .I3(\sect_cnt_reg_n_0_[40] ),
        .I4(last_sect_buf_reg_i_2_n_1),
        .O51(last_sect_buf_reg_i_10_n_1),
        .O52(last_sect_buf_reg_i_10_n_2),
        .PROP(last_sect_buf_reg_i_10_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_11
       (.GE(last_sect_buf_reg_i_11_n_0),
        .I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(p_0_in0_in[42]),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(last_sect_buf_reg_i_10_n_2),
        .O51(last_sect_buf_reg_i_11_n_1),
        .O52(last_sect_buf_reg_i_11_n_2),
        .PROP(last_sect_buf_reg_i_11_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_12
       (.GE(last_sect_buf_reg_i_12_n_0),
        .I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in0_in[45]),
        .I2(p_0_in0_in[44]),
        .I3(\sect_cnt_reg_n_0_[44] ),
        .I4(last_sect_buf_reg_i_2_n_2),
        .O51(last_sect_buf_reg_i_12_n_1),
        .O52(last_sect_buf_reg_i_12_n_2),
        .PROP(last_sect_buf_reg_i_12_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_13
       (.GE(last_sect_buf_reg_i_13_n_0),
        .I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(p_0_in0_in[46]),
        .I3(\sect_cnt_reg_n_0_[46] ),
        .I4(last_sect_buf_reg_i_12_n_2),
        .O51(last_sect_buf_reg_i_13_n_1),
        .O52(last_sect_buf_reg_i_13_n_2),
        .PROP(last_sect_buf_reg_i_13_n_3));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    last_sect_buf_reg_i_14
       (.CIN(1'b1),
        .COUTB(last_sect_buf_reg_i_14_n_0),
        .COUTD(last_sect_buf_reg_i_14_n_1),
        .COUTF(last_sect_buf_reg_i_14_n_2),
        .COUTH(last_sect_buf_reg_i_14_n_3),
        .CYA(last_sect_buf_reg_i_23_n_2),
        .CYB(last_sect_buf_reg_i_24_n_2),
        .CYC(last_sect_buf_reg_i_25_n_2),
        .CYD(last_sect_buf_reg_i_26_n_2),
        .CYE(last_sect_buf_reg_i_27_n_2),
        .CYF(last_sect_buf_reg_i_28_n_2),
        .CYG(last_sect_buf_reg_i_29_n_2),
        .CYH(last_sect_buf_reg_i_30_n_2),
        .GEA(last_sect_buf_reg_i_23_n_0),
        .GEB(last_sect_buf_reg_i_24_n_0),
        .GEC(last_sect_buf_reg_i_25_n_0),
        .GED(last_sect_buf_reg_i_26_n_0),
        .GEE(last_sect_buf_reg_i_27_n_0),
        .GEF(last_sect_buf_reg_i_28_n_0),
        .GEG(last_sect_buf_reg_i_29_n_0),
        .GEH(last_sect_buf_reg_i_30_n_0),
        .PROPA(last_sect_buf_reg_i_23_n_3),
        .PROPB(last_sect_buf_reg_i_24_n_3),
        .PROPC(last_sect_buf_reg_i_25_n_3),
        .PROPD(last_sect_buf_reg_i_26_n_3),
        .PROPE(last_sect_buf_reg_i_27_n_3),
        .PROPF(last_sect_buf_reg_i_28_n_3),
        .PROPG(last_sect_buf_reg_i_29_n_3),
        .PROPH(last_sect_buf_reg_i_30_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_15
       (.GE(last_sect_buf_reg_i_15_n_0),
        .I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in0_in[17]),
        .I2(p_0_in0_in[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(last_sect_buf_reg_i_14_n_3),
        .O51(last_sect_buf_reg_i_15_n_1),
        .O52(last_sect_buf_reg_i_15_n_2),
        .PROP(last_sect_buf_reg_i_15_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_16
       (.GE(last_sect_buf_reg_i_16_n_0),
        .I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(p_0_in0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .I4(last_sect_buf_reg_i_15_n_2),
        .O51(last_sect_buf_reg_i_16_n_1),
        .O52(last_sect_buf_reg_i_16_n_2),
        .PROP(last_sect_buf_reg_i_16_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_17
       (.GE(last_sect_buf_reg_i_17_n_0),
        .I0(\sect_cnt_reg_n_0_[21] ),
        .I1(p_0_in0_in[21]),
        .I2(p_0_in0_in[20]),
        .I3(\sect_cnt_reg_n_0_[20] ),
        .I4(last_sect_buf_reg_i_5_n_0),
        .O51(last_sect_buf_reg_i_17_n_1),
        .O52(last_sect_buf_reg_i_17_n_2),
        .PROP(last_sect_buf_reg_i_17_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_18
       (.GE(last_sect_buf_reg_i_18_n_0),
        .I0(\sect_cnt_reg_n_0_[23] ),
        .I1(p_0_in0_in[23]),
        .I2(p_0_in0_in[22]),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(last_sect_buf_reg_i_17_n_2),
        .O51(last_sect_buf_reg_i_18_n_1),
        .O52(last_sect_buf_reg_i_18_n_2),
        .PROP(last_sect_buf_reg_i_18_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_19
       (.GE(last_sect_buf_reg_i_19_n_0),
        .I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(p_0_in0_in[24]),
        .I3(\sect_cnt_reg_n_0_[24] ),
        .I4(last_sect_buf_reg_i_5_n_1),
        .O51(last_sect_buf_reg_i_19_n_1),
        .O52(last_sect_buf_reg_i_19_n_2),
        .PROP(last_sect_buf_reg_i_19_n_3));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    last_sect_buf_reg_i_2
       (.CIN(last_sect_buf_reg_i_5_n_3),
        .COUTB(last_sect_buf_reg_i_2_n_0),
        .COUTD(last_sect_buf_reg_i_2_n_1),
        .COUTF(last_sect_buf_reg_i_2_n_2),
        .COUTH(last_sect_buf_reg_i_2_n_3),
        .CYA(last_sect_buf_reg_i_6_n_2),
        .CYB(last_sect_buf_reg_i_7_n_2),
        .CYC(last_sect_buf_reg_i_8_n_2),
        .CYD(last_sect_buf_reg_i_9_n_2),
        .CYE(last_sect_buf_reg_i_10_n_2),
        .CYF(last_sect_buf_reg_i_11_n_2),
        .CYG(last_sect_buf_reg_i_12_n_2),
        .CYH(last_sect_buf_reg_i_13_n_2),
        .GEA(last_sect_buf_reg_i_6_n_0),
        .GEB(last_sect_buf_reg_i_7_n_0),
        .GEC(last_sect_buf_reg_i_8_n_0),
        .GED(last_sect_buf_reg_i_9_n_0),
        .GEE(last_sect_buf_reg_i_10_n_0),
        .GEF(last_sect_buf_reg_i_11_n_0),
        .GEG(last_sect_buf_reg_i_12_n_0),
        .GEH(last_sect_buf_reg_i_13_n_0),
        .PROPA(last_sect_buf_reg_i_6_n_3),
        .PROPB(last_sect_buf_reg_i_7_n_3),
        .PROPC(last_sect_buf_reg_i_8_n_3),
        .PROPD(last_sect_buf_reg_i_9_n_3),
        .PROPE(last_sect_buf_reg_i_10_n_3),
        .PROPF(last_sect_buf_reg_i_11_n_3),
        .PROPG(last_sect_buf_reg_i_12_n_3),
        .PROPH(last_sect_buf_reg_i_13_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_20
       (.GE(last_sect_buf_reg_i_20_n_0),
        .I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in0_in[27]),
        .I2(p_0_in0_in[26]),
        .I3(\sect_cnt_reg_n_0_[26] ),
        .I4(last_sect_buf_reg_i_19_n_2),
        .O51(last_sect_buf_reg_i_20_n_1),
        .O52(last_sect_buf_reg_i_20_n_2),
        .PROP(last_sect_buf_reg_i_20_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_21
       (.GE(last_sect_buf_reg_i_21_n_0),
        .I0(\sect_cnt_reg_n_0_[29] ),
        .I1(p_0_in0_in[29]),
        .I2(p_0_in0_in[28]),
        .I3(\sect_cnt_reg_n_0_[28] ),
        .I4(last_sect_buf_reg_i_5_n_2),
        .O51(last_sect_buf_reg_i_21_n_1),
        .O52(last_sect_buf_reg_i_21_n_2),
        .PROP(last_sect_buf_reg_i_21_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_22
       (.GE(last_sect_buf_reg_i_22_n_0),
        .I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(p_0_in0_in[30]),
        .I3(\sect_cnt_reg_n_0_[30] ),
        .I4(last_sect_buf_reg_i_21_n_2),
        .O51(last_sect_buf_reg_i_22_n_1),
        .O52(last_sect_buf_reg_i_22_n_2),
        .PROP(last_sect_buf_reg_i_22_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_23
       (.GE(last_sect_buf_reg_i_23_n_0),
        .I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(p_0_in0_in[0]),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .I4(1'b1),
        .O51(last_sect_buf_reg_i_23_n_1),
        .O52(last_sect_buf_reg_i_23_n_2),
        .PROP(last_sect_buf_reg_i_23_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_24
       (.GE(last_sect_buf_reg_i_24_n_0),
        .I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(p_0_in0_in[2]),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .I4(last_sect_buf_reg_i_23_n_2),
        .O51(last_sect_buf_reg_i_24_n_1),
        .O52(last_sect_buf_reg_i_24_n_2),
        .PROP(last_sect_buf_reg_i_24_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_25
       (.GE(last_sect_buf_reg_i_25_n_0),
        .I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in0_in[5]),
        .I2(p_0_in0_in[4]),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(last_sect_buf_reg_i_14_n_0),
        .O51(last_sect_buf_reg_i_25_n_1),
        .O52(last_sect_buf_reg_i_25_n_2),
        .PROP(last_sect_buf_reg_i_25_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_26
       (.GE(last_sect_buf_reg_i_26_n_0),
        .I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(p_0_in0_in[6]),
        .I3(\sect_cnt_reg_n_0_[6] ),
        .I4(last_sect_buf_reg_i_25_n_2),
        .O51(last_sect_buf_reg_i_26_n_1),
        .O52(last_sect_buf_reg_i_26_n_2),
        .PROP(last_sect_buf_reg_i_26_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_27
       (.GE(last_sect_buf_reg_i_27_n_0),
        .I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(p_0_in0_in[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(last_sect_buf_reg_i_14_n_1),
        .O51(last_sect_buf_reg_i_27_n_1),
        .O52(last_sect_buf_reg_i_27_n_2),
        .PROP(last_sect_buf_reg_i_27_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_28
       (.GE(last_sect_buf_reg_i_28_n_0),
        .I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in0_in[11]),
        .I2(p_0_in0_in[10]),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(last_sect_buf_reg_i_27_n_2),
        .O51(last_sect_buf_reg_i_28_n_1),
        .O52(last_sect_buf_reg_i_28_n_2),
        .PROP(last_sect_buf_reg_i_28_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_29
       (.GE(last_sect_buf_reg_i_29_n_0),
        .I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(last_sect_buf_reg_i_14_n_2),
        .O51(last_sect_buf_reg_i_29_n_1),
        .O52(last_sect_buf_reg_i_29_n_2),
        .PROP(last_sect_buf_reg_i_29_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_30
       (.GE(last_sect_buf_reg_i_30_n_0),
        .I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in0_in[15]),
        .I2(p_0_in0_in[14]),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(last_sect_buf_reg_i_29_n_2),
        .O51(last_sect_buf_reg_i_30_n_1),
        .O52(last_sect_buf_reg_i_30_n_2),
        .PROP(last_sect_buf_reg_i_30_n_3));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    last_sect_buf_reg_i_5
       (.CIN(last_sect_buf_reg_i_14_n_3),
        .COUTB(last_sect_buf_reg_i_5_n_0),
        .COUTD(last_sect_buf_reg_i_5_n_1),
        .COUTF(last_sect_buf_reg_i_5_n_2),
        .COUTH(last_sect_buf_reg_i_5_n_3),
        .CYA(last_sect_buf_reg_i_15_n_2),
        .CYB(last_sect_buf_reg_i_16_n_2),
        .CYC(last_sect_buf_reg_i_17_n_2),
        .CYD(last_sect_buf_reg_i_18_n_2),
        .CYE(last_sect_buf_reg_i_19_n_2),
        .CYF(last_sect_buf_reg_i_20_n_2),
        .CYG(last_sect_buf_reg_i_21_n_2),
        .CYH(last_sect_buf_reg_i_22_n_2),
        .GEA(last_sect_buf_reg_i_15_n_0),
        .GEB(last_sect_buf_reg_i_16_n_0),
        .GEC(last_sect_buf_reg_i_17_n_0),
        .GED(last_sect_buf_reg_i_18_n_0),
        .GEE(last_sect_buf_reg_i_19_n_0),
        .GEF(last_sect_buf_reg_i_20_n_0),
        .GEG(last_sect_buf_reg_i_21_n_0),
        .GEH(last_sect_buf_reg_i_22_n_0),
        .PROPA(last_sect_buf_reg_i_15_n_3),
        .PROPB(last_sect_buf_reg_i_16_n_3),
        .PROPC(last_sect_buf_reg_i_17_n_3),
        .PROPD(last_sect_buf_reg_i_18_n_3),
        .PROPE(last_sect_buf_reg_i_19_n_3),
        .PROPF(last_sect_buf_reg_i_20_n_3),
        .PROPG(last_sect_buf_reg_i_21_n_3),
        .PROPH(last_sect_buf_reg_i_22_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_6
       (.GE(last_sect_buf_reg_i_6_n_0),
        .I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in0_in[33]),
        .I2(p_0_in0_in[32]),
        .I3(\sect_cnt_reg_n_0_[32] ),
        .I4(last_sect_buf_reg_i_5_n_3),
        .O51(last_sect_buf_reg_i_6_n_1),
        .O52(last_sect_buf_reg_i_6_n_2),
        .PROP(last_sect_buf_reg_i_6_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_7
       (.GE(last_sect_buf_reg_i_7_n_0),
        .I0(\sect_cnt_reg_n_0_[35] ),
        .I1(p_0_in0_in[35]),
        .I2(p_0_in0_in[34]),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(last_sect_buf_reg_i_6_n_2),
        .O51(last_sect_buf_reg_i_7_n_1),
        .O52(last_sect_buf_reg_i_7_n_2),
        .PROP(last_sect_buf_reg_i_7_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_8
       (.GE(last_sect_buf_reg_i_8_n_0),
        .I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(p_0_in0_in[36]),
        .I3(\sect_cnt_reg_n_0_[36] ),
        .I4(last_sect_buf_reg_i_2_n_0),
        .O51(last_sect_buf_reg_i_8_n_1),
        .O52(last_sect_buf_reg_i_8_n_2),
        .PROP(last_sect_buf_reg_i_8_n_3));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    last_sect_buf_reg_i_9
       (.GE(last_sect_buf_reg_i_9_n_0),
        .I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(p_0_in0_in[38]),
        .I3(\sect_cnt_reg_n_0_[38] ),
        .I4(last_sect_buf_reg_i_8_n_2),
        .O51(last_sect_buf_reg_i_9_n_1),
        .O52(last_sect_buf_reg_i_9_n_2),
        .PROP(last_sect_buf_reg_i_9_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_21));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(\state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_2,rs_wreq_n_3,rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53}),
        .Q(wreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[63]_0 ({rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187}),
        .\data_p1_reg[75]_0 ({p_1_in,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[95]_0 (D),
        .last_sect(last_sect),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .last_sect_buf_reg_1(last_sect_buf_reg_i_2_n_3),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_burst_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_burst_n_9));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[10]_i_2 
       (.GE(\sect_cnt_reg[10]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(\sect_cnt_reg[9]_i_2_n_2 ),
        .O51(sect_cnt0[10]),
        .O52(\sect_cnt_reg[10]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[10]_i_2_n_3 ));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[11]_i_2 
       (.GE(\sect_cnt_reg[11]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[11] ),
        .I4(\sect_cnt_reg[17]_i_3_n_0 ),
        .O51(sect_cnt0[11]),
        .O52(\sect_cnt_reg[11]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[11]_i_2_n_3 ));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[12]_i_2 
       (.GE(\sect_cnt_reg[12]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(\sect_cnt_reg[11]_i_2_n_2 ),
        .O51(sect_cnt0[12]),
        .O52(\sect_cnt_reg[12]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[12]_i_2_n_3 ));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[13]_i_2 
       (.GE(\sect_cnt_reg[13]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[13] ),
        .I4(\sect_cnt_reg[17]_i_3_n_1 ),
        .O51(sect_cnt0[13]),
        .O52(\sect_cnt_reg[13]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[13]_i_2_n_3 ));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[14]_i_2 
       (.GE(\sect_cnt_reg[14]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(\sect_cnt_reg[13]_i_2_n_2 ),
        .O51(sect_cnt0[14]),
        .O52(\sect_cnt_reg[14]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[14]_i_2_n_3 ));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[15]_i_2 
       (.GE(\sect_cnt_reg[15]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[15] ),
        .I4(\sect_cnt_reg[17]_i_3_n_2 ),
        .O51(sect_cnt0[15]),
        .O52(\sect_cnt_reg[15]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[15]_i_2_n_3 ));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[16]_i_2 
       (.GE(\sect_cnt_reg[16]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(\sect_cnt_reg[15]_i_2_n_2 ),
        .O51(sect_cnt0[16]),
        .O52(\sect_cnt_reg[16]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[16]_i_2_n_3 ));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[17]_i_2 
       (.GE(\sect_cnt_reg[17]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[17] ),
        .I4(\sect_cnt_reg[17]_i_3_n_3 ),
        .O51(sect_cnt0[17]),
        .O52(\sect_cnt_reg[17]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[17]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[17]_i_3 
       (.CIN(\sect_cnt_reg[9]_i_3_n_3 ),
        .COUTB(\sect_cnt_reg[17]_i_3_n_0 ),
        .COUTD(\sect_cnt_reg[17]_i_3_n_1 ),
        .COUTF(\sect_cnt_reg[17]_i_3_n_2 ),
        .COUTH(\sect_cnt_reg[17]_i_3_n_3 ),
        .CYA(\sect_cnt_reg[9]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[10]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[11]_i_2_n_2 ),
        .CYD(\sect_cnt_reg[12]_i_2_n_2 ),
        .CYE(\sect_cnt_reg[13]_i_2_n_2 ),
        .CYF(\sect_cnt_reg[14]_i_2_n_2 ),
        .CYG(\sect_cnt_reg[15]_i_2_n_2 ),
        .CYH(\sect_cnt_reg[16]_i_2_n_2 ),
        .GEA(\sect_cnt_reg[9]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[10]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[11]_i_2_n_0 ),
        .GED(\sect_cnt_reg[12]_i_2_n_0 ),
        .GEE(\sect_cnt_reg[13]_i_2_n_0 ),
        .GEF(\sect_cnt_reg[14]_i_2_n_0 ),
        .GEG(\sect_cnt_reg[15]_i_2_n_0 ),
        .GEH(\sect_cnt_reg[16]_i_2_n_0 ),
        .PROPA(\sect_cnt_reg[9]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[10]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[11]_i_2_n_3 ),
        .PROPD(\sect_cnt_reg[12]_i_2_n_3 ),
        .PROPE(\sect_cnt_reg[13]_i_2_n_3 ),
        .PROPF(\sect_cnt_reg[14]_i_2_n_3 ),
        .PROPG(\sect_cnt_reg[15]_i_2_n_3 ),
        .PROPH(\sect_cnt_reg[16]_i_2_n_3 ));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[18]_i_2 
       (.GE(\sect_cnt_reg[18]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .I4(\sect_cnt_reg[17]_i_2_n_2 ),
        .O51(sect_cnt0[18]),
        .O52(\sect_cnt_reg[18]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[18]_i_2_n_3 ));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[19]_i_2 
       (.GE(\sect_cnt_reg[19]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[19] ),
        .I4(\sect_cnt_reg[25]_i_3_n_0 ),
        .O51(sect_cnt0[19]),
        .O52(\sect_cnt_reg[19]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[19]_i_2_n_3 ));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[1]_i_2 
       (.GE(\sect_cnt_reg[1]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .O51(sect_cnt0[1]),
        .O52(\sect_cnt_reg[1]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[1]_i_2_n_3 ));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[20]_i_2 
       (.GE(\sect_cnt_reg[20]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[20] ),
        .I4(\sect_cnt_reg[19]_i_2_n_2 ),
        .O51(sect_cnt0[20]),
        .O52(\sect_cnt_reg[20]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[20]_i_2_n_3 ));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[21]_i_2 
       (.GE(\sect_cnt_reg[21]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[21] ),
        .I4(\sect_cnt_reg[25]_i_3_n_1 ),
        .O51(sect_cnt0[21]),
        .O52(\sect_cnt_reg[21]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[21]_i_2_n_3 ));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[22]_i_2 
       (.GE(\sect_cnt_reg[22]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(\sect_cnt_reg[21]_i_2_n_2 ),
        .O51(sect_cnt0[22]),
        .O52(\sect_cnt_reg[22]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[22]_i_2_n_3 ));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[23]_i_2 
       (.GE(\sect_cnt_reg[23]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[23] ),
        .I4(\sect_cnt_reg[25]_i_3_n_2 ),
        .O51(sect_cnt0[23]),
        .O52(\sect_cnt_reg[23]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[23]_i_2_n_3 ));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[24]_i_2 
       (.GE(\sect_cnt_reg[24]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[24] ),
        .I4(\sect_cnt_reg[23]_i_2_n_2 ),
        .O51(sect_cnt0[24]),
        .O52(\sect_cnt_reg[24]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[24]_i_2_n_3 ));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[25]_i_2 
       (.GE(\sect_cnt_reg[25]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[25] ),
        .I4(\sect_cnt_reg[25]_i_3_n_3 ),
        .O51(sect_cnt0[25]),
        .O52(\sect_cnt_reg[25]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[25]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[25]_i_3 
       (.CIN(\sect_cnt_reg[17]_i_3_n_3 ),
        .COUTB(\sect_cnt_reg[25]_i_3_n_0 ),
        .COUTD(\sect_cnt_reg[25]_i_3_n_1 ),
        .COUTF(\sect_cnt_reg[25]_i_3_n_2 ),
        .COUTH(\sect_cnt_reg[25]_i_3_n_3 ),
        .CYA(\sect_cnt_reg[17]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[18]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[19]_i_2_n_2 ),
        .CYD(\sect_cnt_reg[20]_i_2_n_2 ),
        .CYE(\sect_cnt_reg[21]_i_2_n_2 ),
        .CYF(\sect_cnt_reg[22]_i_2_n_2 ),
        .CYG(\sect_cnt_reg[23]_i_2_n_2 ),
        .CYH(\sect_cnt_reg[24]_i_2_n_2 ),
        .GEA(\sect_cnt_reg[17]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[18]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[19]_i_2_n_0 ),
        .GED(\sect_cnt_reg[20]_i_2_n_0 ),
        .GEE(\sect_cnt_reg[21]_i_2_n_0 ),
        .GEF(\sect_cnt_reg[22]_i_2_n_0 ),
        .GEG(\sect_cnt_reg[23]_i_2_n_0 ),
        .GEH(\sect_cnt_reg[24]_i_2_n_0 ),
        .PROPA(\sect_cnt_reg[17]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[18]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[19]_i_2_n_3 ),
        .PROPD(\sect_cnt_reg[20]_i_2_n_3 ),
        .PROPE(\sect_cnt_reg[21]_i_2_n_3 ),
        .PROPF(\sect_cnt_reg[22]_i_2_n_3 ),
        .PROPG(\sect_cnt_reg[23]_i_2_n_3 ),
        .PROPH(\sect_cnt_reg[24]_i_2_n_3 ));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[26]_i_2 
       (.GE(\sect_cnt_reg[26]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[26] ),
        .I4(\sect_cnt_reg[25]_i_2_n_2 ),
        .O51(sect_cnt0[26]),
        .O52(\sect_cnt_reg[26]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[26]_i_2_n_3 ));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[27]_i_2 
       (.GE(\sect_cnt_reg[27]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[27] ),
        .I4(\sect_cnt_reg[33]_i_3_n_0 ),
        .O51(sect_cnt0[27]),
        .O52(\sect_cnt_reg[27]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[27]_i_2_n_3 ));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[28]_i_2 
       (.GE(\sect_cnt_reg[28]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[28] ),
        .I4(\sect_cnt_reg[27]_i_2_n_2 ),
        .O51(sect_cnt0[28]),
        .O52(\sect_cnt_reg[28]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[28]_i_2_n_3 ));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[29]_i_2 
       (.GE(\sect_cnt_reg[29]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[29] ),
        .I4(\sect_cnt_reg[33]_i_3_n_1 ),
        .O51(sect_cnt0[29]),
        .O52(\sect_cnt_reg[29]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[29]_i_2_n_3 ));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[2]_i_2 
       (.GE(\sect_cnt_reg[2]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .I4(\sect_cnt_reg[1]_i_2_n_2 ),
        .O51(sect_cnt0[2]),
        .O52(\sect_cnt_reg[2]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[2]_i_2_n_3 ));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[30]_i_2 
       (.GE(\sect_cnt_reg[30]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[30] ),
        .I4(\sect_cnt_reg[29]_i_2_n_2 ),
        .O51(sect_cnt0[30]),
        .O52(\sect_cnt_reg[30]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[30]_i_2_n_3 ));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[31]_i_2 
       (.GE(\sect_cnt_reg[31]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[31] ),
        .I4(\sect_cnt_reg[33]_i_3_n_2 ),
        .O51(sect_cnt0[31]),
        .O52(\sect_cnt_reg[31]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[31]_i_2_n_3 ));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[32]_i_2 
       (.GE(\sect_cnt_reg[32]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[32] ),
        .I4(\sect_cnt_reg[31]_i_2_n_2 ),
        .O51(sect_cnt0[32]),
        .O52(\sect_cnt_reg[32]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[32]_i_2_n_3 ));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[33]_i_2 
       (.GE(\sect_cnt_reg[33]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[33] ),
        .I4(\sect_cnt_reg[33]_i_3_n_3 ),
        .O51(sect_cnt0[33]),
        .O52(\sect_cnt_reg[33]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[33]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[33]_i_3 
       (.CIN(\sect_cnt_reg[25]_i_3_n_3 ),
        .COUTB(\sect_cnt_reg[33]_i_3_n_0 ),
        .COUTD(\sect_cnt_reg[33]_i_3_n_1 ),
        .COUTF(\sect_cnt_reg[33]_i_3_n_2 ),
        .COUTH(\sect_cnt_reg[33]_i_3_n_3 ),
        .CYA(\sect_cnt_reg[25]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[26]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[27]_i_2_n_2 ),
        .CYD(\sect_cnt_reg[28]_i_2_n_2 ),
        .CYE(\sect_cnt_reg[29]_i_2_n_2 ),
        .CYF(\sect_cnt_reg[30]_i_2_n_2 ),
        .CYG(\sect_cnt_reg[31]_i_2_n_2 ),
        .CYH(\sect_cnt_reg[32]_i_2_n_2 ),
        .GEA(\sect_cnt_reg[25]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[26]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[27]_i_2_n_0 ),
        .GED(\sect_cnt_reg[28]_i_2_n_0 ),
        .GEE(\sect_cnt_reg[29]_i_2_n_0 ),
        .GEF(\sect_cnt_reg[30]_i_2_n_0 ),
        .GEG(\sect_cnt_reg[31]_i_2_n_0 ),
        .GEH(\sect_cnt_reg[32]_i_2_n_0 ),
        .PROPA(\sect_cnt_reg[25]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[26]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[27]_i_2_n_3 ),
        .PROPD(\sect_cnt_reg[28]_i_2_n_3 ),
        .PROPE(\sect_cnt_reg[29]_i_2_n_3 ),
        .PROPF(\sect_cnt_reg[30]_i_2_n_3 ),
        .PROPG(\sect_cnt_reg[31]_i_2_n_3 ),
        .PROPH(\sect_cnt_reg[32]_i_2_n_3 ));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[34]_i_2 
       (.GE(\sect_cnt_reg[34]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(\sect_cnt_reg[33]_i_2_n_2 ),
        .O51(sect_cnt0[34]),
        .O52(\sect_cnt_reg[34]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[34]_i_2_n_3 ));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[35]_i_2 
       (.GE(\sect_cnt_reg[35]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[35] ),
        .I4(\sect_cnt_reg[41]_i_3_n_0 ),
        .O51(sect_cnt0[35]),
        .O52(\sect_cnt_reg[35]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[35]_i_2_n_3 ));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[36]_i_2 
       (.GE(\sect_cnt_reg[36]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[36] ),
        .I4(\sect_cnt_reg[35]_i_2_n_2 ),
        .O51(sect_cnt0[36]),
        .O52(\sect_cnt_reg[36]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[36]_i_2_n_3 ));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[37]_i_2 
       (.GE(\sect_cnt_reg[37]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[37] ),
        .I4(\sect_cnt_reg[41]_i_3_n_1 ),
        .O51(sect_cnt0[37]),
        .O52(\sect_cnt_reg[37]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[37]_i_2_n_3 ));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[38]_i_2 
       (.GE(\sect_cnt_reg[38]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[38] ),
        .I4(\sect_cnt_reg[37]_i_2_n_2 ),
        .O51(sect_cnt0[38]),
        .O52(\sect_cnt_reg[38]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[38]_i_2_n_3 ));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[39]_i_2 
       (.GE(\sect_cnt_reg[39]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[39] ),
        .I4(\sect_cnt_reg[41]_i_3_n_2 ),
        .O51(sect_cnt0[39]),
        .O52(\sect_cnt_reg[39]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[39]_i_2_n_3 ));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[3]_i_2 
       (.GE(\sect_cnt_reg[3]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .I4(\sect_cnt_reg[9]_i_3_n_0 ),
        .O51(sect_cnt0[3]),
        .O52(\sect_cnt_reg[3]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[3]_i_2_n_3 ));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[40]_i_2 
       (.GE(\sect_cnt_reg[40]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[40] ),
        .I4(\sect_cnt_reg[39]_i_2_n_2 ),
        .O51(sect_cnt0[40]),
        .O52(\sect_cnt_reg[40]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[40]_i_2_n_3 ));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[41]_i_2 
       (.GE(\sect_cnt_reg[41]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[41] ),
        .I4(\sect_cnt_reg[41]_i_3_n_3 ),
        .O51(sect_cnt0[41]),
        .O52(\sect_cnt_reg[41]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[41]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[41]_i_3 
       (.CIN(\sect_cnt_reg[33]_i_3_n_3 ),
        .COUTB(\sect_cnt_reg[41]_i_3_n_0 ),
        .COUTD(\sect_cnt_reg[41]_i_3_n_1 ),
        .COUTF(\sect_cnt_reg[41]_i_3_n_2 ),
        .COUTH(\sect_cnt_reg[41]_i_3_n_3 ),
        .CYA(\sect_cnt_reg[33]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[34]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[35]_i_2_n_2 ),
        .CYD(\sect_cnt_reg[36]_i_2_n_2 ),
        .CYE(\sect_cnt_reg[37]_i_2_n_2 ),
        .CYF(\sect_cnt_reg[38]_i_2_n_2 ),
        .CYG(\sect_cnt_reg[39]_i_2_n_2 ),
        .CYH(\sect_cnt_reg[40]_i_2_n_2 ),
        .GEA(\sect_cnt_reg[33]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[34]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[35]_i_2_n_0 ),
        .GED(\sect_cnt_reg[36]_i_2_n_0 ),
        .GEE(\sect_cnt_reg[37]_i_2_n_0 ),
        .GEF(\sect_cnt_reg[38]_i_2_n_0 ),
        .GEG(\sect_cnt_reg[39]_i_2_n_0 ),
        .GEH(\sect_cnt_reg[40]_i_2_n_0 ),
        .PROPA(\sect_cnt_reg[33]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[34]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[35]_i_2_n_3 ),
        .PROPD(\sect_cnt_reg[36]_i_2_n_3 ),
        .PROPE(\sect_cnt_reg[37]_i_2_n_3 ),
        .PROPF(\sect_cnt_reg[38]_i_2_n_3 ),
        .PROPG(\sect_cnt_reg[39]_i_2_n_3 ),
        .PROPH(\sect_cnt_reg[40]_i_2_n_3 ));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[42]_i_2 
       (.GE(\sect_cnt_reg[42]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(\sect_cnt_reg[41]_i_2_n_2 ),
        .O51(sect_cnt0[42]),
        .O52(\sect_cnt_reg[42]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[42]_i_2_n_3 ));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[43]_i_2 
       (.GE(\sect_cnt_reg[43]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[43] ),
        .I4(\sect_cnt_reg[49]_i_3_n_0 ),
        .O51(sect_cnt0[43]),
        .O52(\sect_cnt_reg[43]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[43]_i_2_n_3 ));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[44]_i_2 
       (.GE(\sect_cnt_reg[44]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[44] ),
        .I4(\sect_cnt_reg[43]_i_2_n_2 ),
        .O51(sect_cnt0[44]),
        .O52(\sect_cnt_reg[44]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[44]_i_2_n_3 ));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[45]_i_2 
       (.GE(\sect_cnt_reg[45]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[45] ),
        .I4(\sect_cnt_reg[49]_i_3_n_1 ),
        .O51(sect_cnt0[45]),
        .O52(\sect_cnt_reg[45]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[45]_i_2_n_3 ));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[46]_i_2 
       (.GE(\sect_cnt_reg[46]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[46] ),
        .I4(\sect_cnt_reg[45]_i_2_n_2 ),
        .O51(sect_cnt0[46]),
        .O52(\sect_cnt_reg[46]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[46]_i_2_n_3 ));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[47]_i_2 
       (.GE(\sect_cnt_reg[47]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[47] ),
        .I4(\sect_cnt_reg[49]_i_3_n_2 ),
        .O51(sect_cnt0[47]),
        .O52(\sect_cnt_reg[47]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[47]_i_2_n_3 ));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[48]_i_2 
       (.GE(\sect_cnt_reg[48]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[48] ),
        .I4(\sect_cnt_reg[47]_i_2_n_2 ),
        .O51(sect_cnt0[48]),
        .O52(\sect_cnt_reg[48]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[48]_i_2_n_3 ));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[49]_i_2 
       (.GE(\sect_cnt_reg[49]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[49] ),
        .I4(\sect_cnt_reg[49]_i_3_n_3 ),
        .O51(sect_cnt0[49]),
        .O52(\sect_cnt_reg[49]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[49]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[49]_i_3 
       (.CIN(\sect_cnt_reg[41]_i_3_n_3 ),
        .COUTB(\sect_cnt_reg[49]_i_3_n_0 ),
        .COUTD(\sect_cnt_reg[49]_i_3_n_1 ),
        .COUTF(\sect_cnt_reg[49]_i_3_n_2 ),
        .COUTH(\sect_cnt_reg[49]_i_3_n_3 ),
        .CYA(\sect_cnt_reg[41]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[42]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[43]_i_2_n_2 ),
        .CYD(\sect_cnt_reg[44]_i_2_n_2 ),
        .CYE(\sect_cnt_reg[45]_i_2_n_2 ),
        .CYF(\sect_cnt_reg[46]_i_2_n_2 ),
        .CYG(\sect_cnt_reg[47]_i_2_n_2 ),
        .CYH(\sect_cnt_reg[48]_i_2_n_2 ),
        .GEA(\sect_cnt_reg[41]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[42]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[43]_i_2_n_0 ),
        .GED(\sect_cnt_reg[44]_i_2_n_0 ),
        .GEE(\sect_cnt_reg[45]_i_2_n_0 ),
        .GEF(\sect_cnt_reg[46]_i_2_n_0 ),
        .GEG(\sect_cnt_reg[47]_i_2_n_0 ),
        .GEH(\sect_cnt_reg[48]_i_2_n_0 ),
        .PROPA(\sect_cnt_reg[41]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[42]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[43]_i_2_n_3 ),
        .PROPD(\sect_cnt_reg[44]_i_2_n_3 ),
        .PROPE(\sect_cnt_reg[45]_i_2_n_3 ),
        .PROPF(\sect_cnt_reg[46]_i_2_n_3 ),
        .PROPG(\sect_cnt_reg[47]_i_2_n_3 ),
        .PROPH(\sect_cnt_reg[48]_i_2_n_3 ));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[4]_i_2 
       (.GE(\sect_cnt_reg[4]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(\sect_cnt_reg[3]_i_2_n_2 ),
        .O51(sect_cnt0[4]),
        .O52(\sect_cnt_reg[4]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[4]_i_2_n_3 ));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[50]_i_2 
       (.GE(\sect_cnt_reg[50]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[50] ),
        .I4(\sect_cnt_reg[49]_i_2_n_2 ),
        .O51(sect_cnt0[50]),
        .O52(\sect_cnt_reg[50]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[50]_i_2_n_3 ));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \sect_cnt_reg[51]_i_3 
       (.GE(\sect_cnt_reg[51]_i_3_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[51] ),
        .I4(\sect_cnt_reg[51]_i_4_n_0 ),
        .O51(sect_cnt0[51]),
        .O52(\sect_cnt_reg[51]_i_3_n_2 ),
        .PROP(\sect_cnt_reg[51]_i_3_n_3 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    \sect_cnt_reg[51]_i_4 
       (.CIN(\sect_cnt_reg[49]_i_3_n_3 ),
        .COUTB(\sect_cnt_reg[51]_i_4_n_0 ),
        .COUTD(\sect_cnt_reg[51]_i_4_n_1 ),
        .COUTF(\NLW_sect_cnt_reg[51]_i_4_COUTF_UNCONNECTED ),
        .COUTH(\NLW_sect_cnt_reg[51]_i_4_COUTH_UNCONNECTED ),
        .CYA(\sect_cnt_reg[49]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[50]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[51]_i_3_n_2 ),
        .CYD(\sect_cnt_reg[51]_i_5_n_2 ),
        .CYE(\NLW_sect_cnt_reg[51]_i_4_CYE_UNCONNECTED ),
        .CYF(\NLW_sect_cnt_reg[51]_i_4_CYF_UNCONNECTED ),
        .CYG(\NLW_sect_cnt_reg[51]_i_4_CYG_UNCONNECTED ),
        .CYH(\NLW_sect_cnt_reg[51]_i_4_CYH_UNCONNECTED ),
        .GEA(\sect_cnt_reg[49]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[50]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[51]_i_3_n_0 ),
        .GED(\sect_cnt_reg[51]_i_5_n_0 ),
        .GEE(\NLW_sect_cnt_reg[51]_i_4_GEE_UNCONNECTED ),
        .GEF(\NLW_sect_cnt_reg[51]_i_4_GEF_UNCONNECTED ),
        .GEG(\NLW_sect_cnt_reg[51]_i_4_GEG_UNCONNECTED ),
        .GEH(\NLW_sect_cnt_reg[51]_i_4_GEH_UNCONNECTED ),
        .PROPA(\sect_cnt_reg[49]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[50]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[51]_i_3_n_3 ),
        .PROPD(\sect_cnt_reg[51]_i_5_n_3 ),
        .PROPE(\NLW_sect_cnt_reg[51]_i_4_PROPE_UNCONNECTED ),
        .PROPF(\NLW_sect_cnt_reg[51]_i_4_PROPF_UNCONNECTED ),
        .PROPG(\NLW_sect_cnt_reg[51]_i_4_PROPG_UNCONNECTED ),
        .PROPH(\NLW_sect_cnt_reg[51]_i_4_PROPH_UNCONNECTED ));
  LUT6CY #(
    .INIT(64'h00000000FF000000)) 
    \sect_cnt_reg[51]_i_5 
       (.GE(\sect_cnt_reg[51]_i_5_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b0),
        .I4(1'b0),
        .O51(\sect_cnt_reg[51]_i_5_n_1 ),
        .O52(\sect_cnt_reg[51]_i_5_n_2 ),
        .PROP(\sect_cnt_reg[51]_i_5_n_3 ));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[5]_i_2 
       (.GE(\sect_cnt_reg[5]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[5] ),
        .I4(\sect_cnt_reg[9]_i_3_n_1 ),
        .O51(sect_cnt0[5]),
        .O52(\sect_cnt_reg[5]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[5]_i_2_n_3 ));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[6]_i_2 
       (.GE(\sect_cnt_reg[6]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[6] ),
        .I4(\sect_cnt_reg[5]_i_2_n_2 ),
        .O51(sect_cnt0[6]),
        .O52(\sect_cnt_reg[6]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[6]_i_2_n_3 ));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[7]_i_2 
       (.GE(\sect_cnt_reg[7]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[7] ),
        .I4(\sect_cnt_reg[9]_i_3_n_2 ),
        .O51(sect_cnt0[7]),
        .O52(\sect_cnt_reg[7]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[7]_i_2_n_3 ));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[8]_i_2 
       (.GE(\sect_cnt_reg[8]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(\sect_cnt_reg[7]_i_2_n_2 ),
        .O51(sect_cnt0[8]),
        .O52(\sect_cnt_reg[8]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[8]_i_2_n_3 ));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[9]_i_2 
       (.GE(\sect_cnt_reg[9]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\sect_cnt_reg_n_0_[9] ),
        .I4(\sect_cnt_reg[9]_i_3_n_3 ),
        .O51(sect_cnt0[9]),
        .O52(\sect_cnt_reg[9]_i_2_n_2 ),
        .PROP(\sect_cnt_reg[9]_i_2_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[9]_i_3 
       (.CIN(\sect_cnt_reg_n_0_[0] ),
        .COUTB(\sect_cnt_reg[9]_i_3_n_0 ),
        .COUTD(\sect_cnt_reg[9]_i_3_n_1 ),
        .COUTF(\sect_cnt_reg[9]_i_3_n_2 ),
        .COUTH(\sect_cnt_reg[9]_i_3_n_3 ),
        .CYA(\sect_cnt_reg[1]_i_2_n_2 ),
        .CYB(\sect_cnt_reg[2]_i_2_n_2 ),
        .CYC(\sect_cnt_reg[3]_i_2_n_2 ),
        .CYD(\sect_cnt_reg[4]_i_2_n_2 ),
        .CYE(\sect_cnt_reg[5]_i_2_n_2 ),
        .CYF(\sect_cnt_reg[6]_i_2_n_2 ),
        .CYG(\sect_cnt_reg[7]_i_2_n_2 ),
        .CYH(\sect_cnt_reg[8]_i_2_n_2 ),
        .GEA(\sect_cnt_reg[1]_i_2_n_0 ),
        .GEB(\sect_cnt_reg[2]_i_2_n_0 ),
        .GEC(\sect_cnt_reg[3]_i_2_n_0 ),
        .GED(\sect_cnt_reg[4]_i_2_n_0 ),
        .GEE(\sect_cnt_reg[5]_i_2_n_0 ),
        .GEF(\sect_cnt_reg[6]_i_2_n_0 ),
        .GEG(\sect_cnt_reg[7]_i_2_n_0 ),
        .GEH(\sect_cnt_reg[8]_i_2_n_0 ),
        .PROPA(\sect_cnt_reg[1]_i_2_n_3 ),
        .PROPB(\sect_cnt_reg[2]_i_2_n_3 ),
        .PROPC(\sect_cnt_reg[3]_i_2_n_3 ),
        .PROPD(\sect_cnt_reg[4]_i_2_n_3 ),
        .PROPE(\sect_cnt_reg[5]_i_2_n_3 ),
        .PROPF(\sect_cnt_reg[6]_i_2_n_3 ),
        .PROPG(\sect_cnt_reg[7]_i_2_n_3 ),
        .PROPH(\sect_cnt_reg[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_10 
       (.GE(\sect_len_buf_reg[9]_i_10_n_0 ),
        .I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_1[37]),
        .I2(p_0_in_1[36]),
        .I3(\sect_cnt_reg_n_0_[36] ),
        .I4(\sect_len_buf_reg[9]_i_4_n_0 ),
        .O51(\sect_len_buf_reg[9]_i_10_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_10_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_10_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_11 
       (.GE(\sect_len_buf_reg[9]_i_11_n_0 ),
        .I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in_1[39]),
        .I2(p_0_in_1[38]),
        .I3(\sect_cnt_reg_n_0_[38] ),
        .I4(\sect_len_buf_reg[9]_i_10_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_11_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_11_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_11_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_12 
       (.GE(\sect_len_buf_reg[9]_i_12_n_0 ),
        .I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in_1[41]),
        .I2(p_0_in_1[40]),
        .I3(\sect_cnt_reg_n_0_[40] ),
        .I4(\sect_len_buf_reg[9]_i_4_n_1 ),
        .O51(\sect_len_buf_reg[9]_i_12_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_12_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_12_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_13 
       (.GE(\sect_len_buf_reg[9]_i_13_n_0 ),
        .I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_1[43]),
        .I2(p_0_in_1[42]),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(\sect_len_buf_reg[9]_i_12_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_13_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_13_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_13_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_14 
       (.GE(\sect_len_buf_reg[9]_i_14_n_0 ),
        .I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_1[45]),
        .I2(p_0_in_1[44]),
        .I3(\sect_cnt_reg_n_0_[44] ),
        .I4(\sect_len_buf_reg[9]_i_4_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_14_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_14_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_14_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_15 
       (.GE(\sect_len_buf_reg[9]_i_15_n_0 ),
        .I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in_1[47]),
        .I2(p_0_in_1[46]),
        .I3(\sect_cnt_reg_n_0_[46] ),
        .I4(\sect_len_buf_reg[9]_i_14_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_15_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_15_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_15_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_len_buf_reg[9]_i_16 
       (.CIN(1'b1),
        .COUTB(\sect_len_buf_reg[9]_i_16_n_0 ),
        .COUTD(\sect_len_buf_reg[9]_i_16_n_1 ),
        .COUTF(\sect_len_buf_reg[9]_i_16_n_2 ),
        .COUTH(\sect_len_buf_reg[9]_i_16_n_3 ),
        .CYA(\sect_len_buf_reg[9]_i_25_n_2 ),
        .CYB(\sect_len_buf_reg[9]_i_26_n_2 ),
        .CYC(\sect_len_buf_reg[9]_i_27_n_2 ),
        .CYD(\sect_len_buf_reg[9]_i_28_n_2 ),
        .CYE(\sect_len_buf_reg[9]_i_29_n_2 ),
        .CYF(\sect_len_buf_reg[9]_i_30_n_2 ),
        .CYG(\sect_len_buf_reg[9]_i_31_n_2 ),
        .CYH(\sect_len_buf_reg[9]_i_32_n_2 ),
        .GEA(\sect_len_buf_reg[9]_i_25_n_0 ),
        .GEB(\sect_len_buf_reg[9]_i_26_n_0 ),
        .GEC(\sect_len_buf_reg[9]_i_27_n_0 ),
        .GED(\sect_len_buf_reg[9]_i_28_n_0 ),
        .GEE(\sect_len_buf_reg[9]_i_29_n_0 ),
        .GEF(\sect_len_buf_reg[9]_i_30_n_0 ),
        .GEG(\sect_len_buf_reg[9]_i_31_n_0 ),
        .GEH(\sect_len_buf_reg[9]_i_32_n_0 ),
        .PROPA(\sect_len_buf_reg[9]_i_25_n_3 ),
        .PROPB(\sect_len_buf_reg[9]_i_26_n_3 ),
        .PROPC(\sect_len_buf_reg[9]_i_27_n_3 ),
        .PROPD(\sect_len_buf_reg[9]_i_28_n_3 ),
        .PROPE(\sect_len_buf_reg[9]_i_29_n_3 ),
        .PROPF(\sect_len_buf_reg[9]_i_30_n_3 ),
        .PROPG(\sect_len_buf_reg[9]_i_31_n_3 ),
        .PROPH(\sect_len_buf_reg[9]_i_32_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_17 
       (.GE(\sect_len_buf_reg[9]_i_17_n_0 ),
        .I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in_1[17]),
        .I2(p_0_in_1[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(\sect_len_buf_reg[9]_i_16_n_3 ),
        .O51(\sect_len_buf_reg[9]_i_17_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_17_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_17_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_18 
       (.GE(\sect_len_buf_reg[9]_i_18_n_0 ),
        .I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_1[19]),
        .I2(p_0_in_1[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .I4(\sect_len_buf_reg[9]_i_17_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_18_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_18_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_18_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_19 
       (.GE(\sect_len_buf_reg[9]_i_19_n_0 ),
        .I0(\sect_cnt_reg_n_0_[21] ),
        .I1(p_0_in_1[21]),
        .I2(p_0_in_1[20]),
        .I3(\sect_cnt_reg_n_0_[20] ),
        .I4(\sect_len_buf_reg[9]_i_7_n_0 ),
        .O51(\sect_len_buf_reg[9]_i_19_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_19_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_19_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_20 
       (.GE(\sect_len_buf_reg[9]_i_20_n_0 ),
        .I0(\sect_cnt_reg_n_0_[23] ),
        .I1(p_0_in_1[23]),
        .I2(p_0_in_1[22]),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(\sect_len_buf_reg[9]_i_19_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_20_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_20_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_20_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_21 
       (.GE(\sect_len_buf_reg[9]_i_21_n_0 ),
        .I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_1[25]),
        .I2(p_0_in_1[24]),
        .I3(\sect_cnt_reg_n_0_[24] ),
        .I4(\sect_len_buf_reg[9]_i_7_n_1 ),
        .O51(\sect_len_buf_reg[9]_i_21_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_21_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_21_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_22 
       (.GE(\sect_len_buf_reg[9]_i_22_n_0 ),
        .I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in_1[27]),
        .I2(p_0_in_1[26]),
        .I3(\sect_cnt_reg_n_0_[26] ),
        .I4(\sect_len_buf_reg[9]_i_21_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_22_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_22_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_22_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_23 
       (.GE(\sect_len_buf_reg[9]_i_23_n_0 ),
        .I0(\sect_cnt_reg_n_0_[29] ),
        .I1(p_0_in_1[29]),
        .I2(p_0_in_1[28]),
        .I3(\sect_cnt_reg_n_0_[28] ),
        .I4(\sect_len_buf_reg[9]_i_7_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_23_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_23_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_23_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_24 
       (.GE(\sect_len_buf_reg[9]_i_24_n_0 ),
        .I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_1[31]),
        .I2(p_0_in_1[30]),
        .I3(\sect_cnt_reg_n_0_[30] ),
        .I4(\sect_len_buf_reg[9]_i_23_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_24_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_24_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_24_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_25 
       (.GE(\sect_len_buf_reg[9]_i_25_n_0 ),
        .I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[0]),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .I4(1'b1),
        .O51(\sect_len_buf_reg[9]_i_25_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_25_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_25_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_26 
       (.GE(\sect_len_buf_reg[9]_i_26_n_0 ),
        .I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in_1[3]),
        .I2(p_0_in_1[2]),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .I4(\sect_len_buf_reg[9]_i_25_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_26_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_26_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_26_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_27 
       (.GE(\sect_len_buf_reg[9]_i_27_n_0 ),
        .I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_1[5]),
        .I2(p_0_in_1[4]),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(\sect_len_buf_reg[9]_i_16_n_0 ),
        .O51(\sect_len_buf_reg[9]_i_27_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_27_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_27_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_28 
       (.GE(\sect_len_buf_reg[9]_i_28_n_0 ),
        .I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_1[7]),
        .I2(p_0_in_1[6]),
        .I3(\sect_cnt_reg_n_0_[6] ),
        .I4(\sect_len_buf_reg[9]_i_27_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_28_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_28_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_28_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_29 
       (.GE(\sect_len_buf_reg[9]_i_29_n_0 ),
        .I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_1[9]),
        .I2(p_0_in_1[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(\sect_len_buf_reg[9]_i_16_n_1 ),
        .O51(\sect_len_buf_reg[9]_i_29_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_29_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_29_n_3 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("FALSE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    \sect_len_buf_reg[9]_i_3 
       (.CIN(\sect_len_buf_reg[9]_i_4_n_3 ),
        .COUTB(first_sect),
        .COUTD(\NLW_sect_len_buf_reg[9]_i_3_COUTD_UNCONNECTED ),
        .COUTF(\NLW_sect_len_buf_reg[9]_i_3_COUTF_UNCONNECTED ),
        .COUTH(\NLW_sect_len_buf_reg[9]_i_3_COUTH_UNCONNECTED ),
        .CYA(\sect_len_buf_reg[9]_i_5_n_2 ),
        .CYB(\sect_len_buf_reg[9]_i_6_n_2 ),
        .CYC(\NLW_sect_len_buf_reg[9]_i_3_CYC_UNCONNECTED ),
        .CYD(\NLW_sect_len_buf_reg[9]_i_3_CYD_UNCONNECTED ),
        .CYE(\NLW_sect_len_buf_reg[9]_i_3_CYE_UNCONNECTED ),
        .CYF(\NLW_sect_len_buf_reg[9]_i_3_CYF_UNCONNECTED ),
        .CYG(\NLW_sect_len_buf_reg[9]_i_3_CYG_UNCONNECTED ),
        .CYH(\NLW_sect_len_buf_reg[9]_i_3_CYH_UNCONNECTED ),
        .GEA(\sect_len_buf_reg[9]_i_5_n_0 ),
        .GEB(\sect_len_buf_reg[9]_i_6_n_0 ),
        .GEC(\NLW_sect_len_buf_reg[9]_i_3_GEC_UNCONNECTED ),
        .GED(\NLW_sect_len_buf_reg[9]_i_3_GED_UNCONNECTED ),
        .GEE(\NLW_sect_len_buf_reg[9]_i_3_GEE_UNCONNECTED ),
        .GEF(\NLW_sect_len_buf_reg[9]_i_3_GEF_UNCONNECTED ),
        .GEG(\NLW_sect_len_buf_reg[9]_i_3_GEG_UNCONNECTED ),
        .GEH(\NLW_sect_len_buf_reg[9]_i_3_GEH_UNCONNECTED ),
        .PROPA(\sect_len_buf_reg[9]_i_5_n_3 ),
        .PROPB(\sect_len_buf_reg[9]_i_6_n_3 ),
        .PROPC(\NLW_sect_len_buf_reg[9]_i_3_PROPC_UNCONNECTED ),
        .PROPD(\NLW_sect_len_buf_reg[9]_i_3_PROPD_UNCONNECTED ),
        .PROPE(\NLW_sect_len_buf_reg[9]_i_3_PROPE_UNCONNECTED ),
        .PROPF(\NLW_sect_len_buf_reg[9]_i_3_PROPF_UNCONNECTED ),
        .PROPG(\NLW_sect_len_buf_reg[9]_i_3_PROPG_UNCONNECTED ),
        .PROPH(\NLW_sect_len_buf_reg[9]_i_3_PROPH_UNCONNECTED ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_30 
       (.GE(\sect_len_buf_reg[9]_i_30_n_0 ),
        .I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_1[11]),
        .I2(p_0_in_1[10]),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(\sect_len_buf_reg[9]_i_29_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_30_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_30_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_30_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_31 
       (.GE(\sect_len_buf_reg[9]_i_31_n_0 ),
        .I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_1[13]),
        .I2(p_0_in_1[12]),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(\sect_len_buf_reg[9]_i_16_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_31_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_31_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_31_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_32 
       (.GE(\sect_len_buf_reg[9]_i_32_n_0 ),
        .I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_1[15]),
        .I2(p_0_in_1[14]),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(\sect_len_buf_reg[9]_i_31_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_32_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_32_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_32_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_len_buf_reg[9]_i_4 
       (.CIN(\sect_len_buf_reg[9]_i_7_n_3 ),
        .COUTB(\sect_len_buf_reg[9]_i_4_n_0 ),
        .COUTD(\sect_len_buf_reg[9]_i_4_n_1 ),
        .COUTF(\sect_len_buf_reg[9]_i_4_n_2 ),
        .COUTH(\sect_len_buf_reg[9]_i_4_n_3 ),
        .CYA(\sect_len_buf_reg[9]_i_8_n_2 ),
        .CYB(\sect_len_buf_reg[9]_i_9_n_2 ),
        .CYC(\sect_len_buf_reg[9]_i_10_n_2 ),
        .CYD(\sect_len_buf_reg[9]_i_11_n_2 ),
        .CYE(\sect_len_buf_reg[9]_i_12_n_2 ),
        .CYF(\sect_len_buf_reg[9]_i_13_n_2 ),
        .CYG(\sect_len_buf_reg[9]_i_14_n_2 ),
        .CYH(\sect_len_buf_reg[9]_i_15_n_2 ),
        .GEA(\sect_len_buf_reg[9]_i_8_n_0 ),
        .GEB(\sect_len_buf_reg[9]_i_9_n_0 ),
        .GEC(\sect_len_buf_reg[9]_i_10_n_0 ),
        .GED(\sect_len_buf_reg[9]_i_11_n_0 ),
        .GEE(\sect_len_buf_reg[9]_i_12_n_0 ),
        .GEF(\sect_len_buf_reg[9]_i_13_n_0 ),
        .GEG(\sect_len_buf_reg[9]_i_14_n_0 ),
        .GEH(\sect_len_buf_reg[9]_i_15_n_0 ),
        .PROPA(\sect_len_buf_reg[9]_i_8_n_3 ),
        .PROPB(\sect_len_buf_reg[9]_i_9_n_3 ),
        .PROPC(\sect_len_buf_reg[9]_i_10_n_3 ),
        .PROPD(\sect_len_buf_reg[9]_i_11_n_3 ),
        .PROPE(\sect_len_buf_reg[9]_i_12_n_3 ),
        .PROPF(\sect_len_buf_reg[9]_i_13_n_3 ),
        .PROPG(\sect_len_buf_reg[9]_i_14_n_3 ),
        .PROPH(\sect_len_buf_reg[9]_i_15_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_5 
       (.GE(\sect_len_buf_reg[9]_i_5_n_0 ),
        .I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_1[49]),
        .I2(p_0_in_1[48]),
        .I3(\sect_cnt_reg_n_0_[48] ),
        .I4(\sect_len_buf_reg[9]_i_4_n_3 ),
        .O51(\sect_len_buf_reg[9]_i_5_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_5_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_5_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_6 
       (.GE(\sect_len_buf_reg[9]_i_6_n_0 ),
        .I0(\sect_cnt_reg_n_0_[51] ),
        .I1(p_0_in_1[51]),
        .I2(p_0_in_1[50]),
        .I3(\sect_cnt_reg_n_0_[50] ),
        .I4(\sect_len_buf_reg[9]_i_5_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_6_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_6_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_6_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_len_buf_reg[9]_i_7 
       (.CIN(\sect_len_buf_reg[9]_i_16_n_3 ),
        .COUTB(\sect_len_buf_reg[9]_i_7_n_0 ),
        .COUTD(\sect_len_buf_reg[9]_i_7_n_1 ),
        .COUTF(\sect_len_buf_reg[9]_i_7_n_2 ),
        .COUTH(\sect_len_buf_reg[9]_i_7_n_3 ),
        .CYA(\sect_len_buf_reg[9]_i_17_n_2 ),
        .CYB(\sect_len_buf_reg[9]_i_18_n_2 ),
        .CYC(\sect_len_buf_reg[9]_i_19_n_2 ),
        .CYD(\sect_len_buf_reg[9]_i_20_n_2 ),
        .CYE(\sect_len_buf_reg[9]_i_21_n_2 ),
        .CYF(\sect_len_buf_reg[9]_i_22_n_2 ),
        .CYG(\sect_len_buf_reg[9]_i_23_n_2 ),
        .CYH(\sect_len_buf_reg[9]_i_24_n_2 ),
        .GEA(\sect_len_buf_reg[9]_i_17_n_0 ),
        .GEB(\sect_len_buf_reg[9]_i_18_n_0 ),
        .GEC(\sect_len_buf_reg[9]_i_19_n_0 ),
        .GED(\sect_len_buf_reg[9]_i_20_n_0 ),
        .GEE(\sect_len_buf_reg[9]_i_21_n_0 ),
        .GEF(\sect_len_buf_reg[9]_i_22_n_0 ),
        .GEG(\sect_len_buf_reg[9]_i_23_n_0 ),
        .GEH(\sect_len_buf_reg[9]_i_24_n_0 ),
        .PROPA(\sect_len_buf_reg[9]_i_17_n_3 ),
        .PROPB(\sect_len_buf_reg[9]_i_18_n_3 ),
        .PROPC(\sect_len_buf_reg[9]_i_19_n_3 ),
        .PROPD(\sect_len_buf_reg[9]_i_20_n_3 ),
        .PROPE(\sect_len_buf_reg[9]_i_21_n_3 ),
        .PROPF(\sect_len_buf_reg[9]_i_22_n_3 ),
        .PROPG(\sect_len_buf_reg[9]_i_23_n_3 ),
        .PROPH(\sect_len_buf_reg[9]_i_24_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_8 
       (.GE(\sect_len_buf_reg[9]_i_8_n_0 ),
        .I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in_1[33]),
        .I2(p_0_in_1[32]),
        .I3(\sect_cnt_reg_n_0_[32] ),
        .I4(\sect_len_buf_reg[9]_i_7_n_3 ),
        .O51(\sect_len_buf_reg[9]_i_8_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_8_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_8_n_3 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \sect_len_buf_reg[9]_i_9 
       (.GE(\sect_len_buf_reg[9]_i_9_n_0 ),
        .I0(\sect_cnt_reg_n_0_[35] ),
        .I1(p_0_in_1[35]),
        .I2(p_0_in_1[34]),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(\sect_len_buf_reg[9]_i_8_n_2 ),
        .O51(\sect_len_buf_reg[9]_i_9_n_1 ),
        .O52(\sect_len_buf_reg[9]_i_9_n_2 ),
        .PROP(\sect_len_buf_reg[9]_i_9_n_3 ));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in_1[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in_1[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in_1[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_19),
        .Q(wreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_gmem1_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .Q(Q),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[35] (in),
        .\dout_reg[36] (WLAST_Dummy_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(wreq_throttle_n_2),
        .full_n_reg_0(wreq_throttle_n_6),
        .full_n_reg_1(wreq_throttle_n_49),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\mOutPtr_reg[4] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\mOutPtr_reg[4]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .p_12_in(p_12_in_2),
        .p_12_in_0(p_12_in),
        .pop(pop_0),
        .pop_1(pop_1),
        .sel(push_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    input_stream_TVALID_int_regslice,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg,
    \B_V_data_1_payload_B_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    icmp_ln24_fu_116_p2,
    \B_V_data_1_state_reg[1]_1 ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg,
    input_stream_TVALID,
    ap_wait_0,
    input_stream_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output input_stream_TVALID_int_regslice;
  output grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input icmp_ln24_fu_116_p2;
  input \B_V_data_1_state_reg[1]_1 ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  input input_stream_TVALID;
  input ap_wait_0;
  input [31:0]input_stream_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire [31:0]B_V_data_1_payload_B;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[0]_i_2_n_0 ;
  wire \B_V_data_1_state[1]_i_3_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_wait_0;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg;
  wire icmp_ln24_fu_116_p2;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(input_stream_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(input_stream_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(icmp_ln24_fu_116_p2),
        .I4(Q),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(input_stream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAEEEEEEEEEEEEEEE)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state[0]_i_2_n_0 ),
        .I1(input_stream_TVALID_int_regslice),
        .I2(Q),
        .I3(icmp_ln24_fu_116_p2),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(input_stream_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(input_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5555555)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(Q),
        .I2(icmp_ln24_fu_116_p2),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I5(\B_V_data_1_state[1]_i_3_n_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(input_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_3_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(input_stream_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    ap_str_blocking_n_reg_i_1
       (.I0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I1(input_stream_TVALID_int_regslice),
        .I2(icmp_ln24_fu_116_p2),
        .I3(ap_wait_0),
        .O(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[31]_i_2 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_reg_142[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1
   (ap_loop_init_int_reg,
    ap_enable_reg_pp0_iter1,
    push,
    icmp_ln24_fu_116_p2,
    stall_start_ext,
    stall_done_ext,
    D,
    stall_done_str,
    stall_start_str,
    \int_size_reg[29] ,
    \i_fu_58_reg[30]_0 ,
    ap_rst_n_inv_reg,
    ap_rst_n_inv_reg_0,
    ap_rst_n_inv_reg_1,
    ap_rst_n_inv_reg_2,
    \x_reg_142_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \waddr_reg[0] ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg,
    input_stream_TVALID_int_regslice,
    gmem1_WREADY,
    ap_ext_blocking_n_reg,
    stall_start_ext_0,
    ap_wait_0,
    Q,
    \ap_CS_fsm_reg[4] ,
    ap_str_blocking_n_reg,
    \i_fu_58_reg[3]_0 ,
    \i_fu_58_reg[1]_0 ,
    \i_fu_58_reg[29]_0 ,
    \i_fu_58_reg[2]_0 ,
    stall_start_str_INST_0_i_1,
    stall_start_str_INST_0_i_3,
    stall_start_str_INST_0_i_3_0,
    stall_start_str_INST_0_i_3_1,
    stall_start_str_INST_0_i_3_2,
    stall_start_str_INST_0_i_3_3,
    stall_start_str_INST_0_i_3_4,
    \i_fu_58_reg[4]_0 ,
    \i_fu_58_reg[4]_1 ,
    \i_fu_58_reg[4]_2 ,
    \i_fu_58_reg[1]_1 ,
    grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret,
    \x_reg_142_reg[31]_1 );
  output ap_loop_init_int_reg;
  output ap_enable_reg_pp0_iter1;
  output push;
  output icmp_ln24_fu_116_p2;
  output stall_start_ext;
  output stall_done_ext;
  output [1:0]D;
  output stall_done_str;
  output stall_start_str;
  output \int_size_reg[29] ;
  output [0:0]\i_fu_58_reg[30]_0 ;
  output ap_rst_n_inv_reg;
  output ap_rst_n_inv_reg_0;
  output ap_rst_n_inv_reg_1;
  output ap_rst_n_inv_reg_2;
  output [31:0]\x_reg_142_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \waddr_reg[0] ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  input input_stream_TVALID_int_regslice;
  input gmem1_WREADY;
  input ap_ext_blocking_n_reg;
  input stall_start_ext_0;
  input ap_wait_0;
  input [1:0]Q;
  input \ap_CS_fsm_reg[4] ;
  input ap_str_blocking_n_reg;
  input \i_fu_58_reg[3]_0 ;
  input \i_fu_58_reg[1]_0 ;
  input \i_fu_58_reg[29]_0 ;
  input \i_fu_58_reg[2]_0 ;
  input [25:0]stall_start_str_INST_0_i_1;
  input stall_start_str_INST_0_i_3;
  input stall_start_str_INST_0_i_3_0;
  input stall_start_str_INST_0_i_3_1;
  input stall_start_str_INST_0_i_3_2;
  input stall_start_str_INST_0_i_3_3;
  input stall_start_str_INST_0_i_3_4;
  input \i_fu_58_reg[4]_0 ;
  input \i_fu_58_reg[4]_1 ;
  input \i_fu_58_reg[4]_2 ;
  input \i_fu_58_reg[1]_1 ;
  input grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret;
  input [31:0]\x_reg_142_reg[31]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [30:3]add_ln24_fu_100_p2;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_ext_blocking_n_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire ap_rst_n_inv_reg_1;
  wire ap_rst_n_inv_reg_2;
  wire ap_str_blocking_n_reg;
  wire ap_wait_0;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire gmem1_WREADY;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg;
  wire grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret;
  wire i_fu_58;
  wire \i_fu_58[30]_i_5_n_0 ;
  wire \i_fu_58[30]_i_9_n_0 ;
  wire \i_fu_58[8]_i_3_n_0 ;
  wire \i_fu_58_reg[1]_0 ;
  wire \i_fu_58_reg[1]_1 ;
  wire \i_fu_58_reg[29]_0 ;
  wire \i_fu_58_reg[2]_0 ;
  wire [0:0]\i_fu_58_reg[30]_0 ;
  wire \i_fu_58_reg[3]_0 ;
  wire \i_fu_58_reg[4]_0 ;
  wire \i_fu_58_reg[4]_1 ;
  wire \i_fu_58_reg[4]_2 ;
  wire \i_fu_58_reg_n_0_[0] ;
  wire \i_fu_58_reg_n_0_[10] ;
  wire \i_fu_58_reg_n_0_[11] ;
  wire \i_fu_58_reg_n_0_[12] ;
  wire \i_fu_58_reg_n_0_[13] ;
  wire \i_fu_58_reg_n_0_[14] ;
  wire \i_fu_58_reg_n_0_[15] ;
  wire \i_fu_58_reg_n_0_[16] ;
  wire \i_fu_58_reg_n_0_[17] ;
  wire \i_fu_58_reg_n_0_[18] ;
  wire \i_fu_58_reg_n_0_[19] ;
  wire \i_fu_58_reg_n_0_[1] ;
  wire \i_fu_58_reg_n_0_[20] ;
  wire \i_fu_58_reg_n_0_[21] ;
  wire \i_fu_58_reg_n_0_[22] ;
  wire \i_fu_58_reg_n_0_[23] ;
  wire \i_fu_58_reg_n_0_[24] ;
  wire \i_fu_58_reg_n_0_[25] ;
  wire \i_fu_58_reg_n_0_[26] ;
  wire \i_fu_58_reg_n_0_[27] ;
  wire \i_fu_58_reg_n_0_[28] ;
  wire \i_fu_58_reg_n_0_[29] ;
  wire \i_fu_58_reg_n_0_[2] ;
  wire \i_fu_58_reg_n_0_[3] ;
  wire \i_fu_58_reg_n_0_[4] ;
  wire \i_fu_58_reg_n_0_[5] ;
  wire \i_fu_58_reg_n_0_[6] ;
  wire \i_fu_58_reg_n_0_[7] ;
  wire \i_fu_58_reg_n_0_[8] ;
  wire \i_fu_58_reg_n_0_[9] ;
  wire icmp_ln24_fu_116_p2;
  wire input_stream_TVALID_int_regslice;
  wire \int_size_reg[29] ;
  wire p_2_in;
  wire push;
  wire stall_done_ext;
  wire stall_done_str;
  wire stall_start_ext;
  wire stall_start_ext_0;
  wire stall_start_str;
  wire [25:0]stall_start_str_INST_0_i_1;
  wire stall_start_str_INST_0_i_3;
  wire stall_start_str_INST_0_i_3_0;
  wire stall_start_str_INST_0_i_3_1;
  wire stall_start_str_INST_0_i_3_2;
  wire stall_start_str_INST_0_i_3_3;
  wire stall_start_str_INST_0_i_3_4;
  wire \waddr_reg[0] ;
  wire [31:0]\x_reg_142_reg[31]_0 ;
  wire [31:0]\x_reg_142_reg[31]_1 ;

  LUT4 #(
    .INIT(16'h2202)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .I1(icmp_ln24_fu_116_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem1_WREADY),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(p_2_in),
        .Q(Q),
        .add_ln24_fu_100_p2(add_ln24_fu_100_p2[3]),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[3]_i_2_n_0 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_38),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg_0),
        .ap_rst_n_inv_reg_1(ap_rst_n_inv_reg_1),
        .ap_rst_n_inv_reg_2(ap_rst_n_inv_reg_2),
        .ap_str_blocking_n_reg(ap_str_blocking_n_reg),
        .ap_wait_0(ap_wait_0),
        .gmem1_WREADY(gmem1_WREADY),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret(flow_control_loop_pipe_sequential_init_U_n_40),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret_0(grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret),
        .grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1(flow_control_loop_pipe_sequential_init_U_n_42),
        .i_fu_58(i_fu_58),
        .\i_fu_58_reg[0] (flow_control_loop_pipe_sequential_init_U_n_41),
        .\i_fu_58_reg[0]_0 (\i_fu_58_reg_n_0_[0] ),
        .\i_fu_58_reg[1] (\i_fu_58_reg[1]_1 ),
        .\i_fu_58_reg[1]_0 (\i_fu_58_reg[1]_0 ),
        .\i_fu_58_reg[1]_1 (\i_fu_58_reg_n_0_[1] ),
        .\i_fu_58_reg[27] (\i_fu_58[30]_i_9_n_0 ),
        .\i_fu_58_reg[28] (\i_fu_58[30]_i_5_n_0 ),
        .\i_fu_58_reg[29] ({add_ln24_fu_100_p2[30:29],flow_control_loop_pipe_sequential_init_U_n_12,add_ln24_fu_100_p2[27:26],flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,add_ln24_fu_100_p2[23:6],flow_control_loop_pipe_sequential_init_U_n_35,add_ln24_fu_100_p2[4]}),
        .\i_fu_58_reg[29]_0 (\i_fu_58_reg[29]_0 ),
        .\i_fu_58_reg[2] (\i_fu_58_reg[2]_0 ),
        .\i_fu_58_reg[2]_0 (\i_fu_58_reg_n_0_[2] ),
        .\i_fu_58_reg[30] ({\i_fu_58_reg[30]_0 ,\i_fu_58_reg_n_0_[29] ,\i_fu_58_reg_n_0_[28] ,\i_fu_58_reg_n_0_[27] ,\i_fu_58_reg_n_0_[26] ,\i_fu_58_reg_n_0_[25] ,\i_fu_58_reg_n_0_[24] ,\i_fu_58_reg_n_0_[23] ,\i_fu_58_reg_n_0_[22] ,\i_fu_58_reg_n_0_[21] ,\i_fu_58_reg_n_0_[20] ,\i_fu_58_reg_n_0_[19] ,\i_fu_58_reg_n_0_[18] ,\i_fu_58_reg_n_0_[17] ,\i_fu_58_reg_n_0_[16] ,\i_fu_58_reg_n_0_[15] ,\i_fu_58_reg_n_0_[14] ,\i_fu_58_reg_n_0_[13] ,\i_fu_58_reg_n_0_[12] ,\i_fu_58_reg_n_0_[11] ,\i_fu_58_reg_n_0_[10] ,\i_fu_58_reg_n_0_[9] ,\i_fu_58_reg_n_0_[8] ,\i_fu_58_reg_n_0_[7] ,\i_fu_58_reg_n_0_[6] ,\i_fu_58_reg_n_0_[5] ,\i_fu_58_reg_n_0_[4] }),
        .\i_fu_58_reg[3] (flow_control_loop_pipe_sequential_init_U_n_39),
        .\i_fu_58_reg[3]_0 (\i_fu_58_reg_n_0_[3] ),
        .\i_fu_58_reg[4] (ap_enable_reg_pp0_iter1),
        .\i_fu_58_reg[4]_0 (\i_fu_58_reg[4]_0 ),
        .\i_fu_58_reg[4]_1 (\i_fu_58_reg[4]_1 ),
        .\i_fu_58_reg[4]_2 (\i_fu_58_reg[4]_2 ),
        .\i_fu_58_reg[7] (\i_fu_58[8]_i_3_n_0 ),
        .input_stream_TVALID_int_regslice(input_stream_TVALID_int_regslice),
        .\int_size_reg[17] (icmp_ln24_fu_116_p2),
        .\int_size_reg[29] (\int_size_reg[29] ),
        .push(push),
        .stall_done_str(stall_done_str),
        .stall_start_str(stall_start_str),
        .stall_start_str_INST_0_i_1_0(stall_start_str_INST_0_i_1),
        .stall_start_str_INST_0_i_3_0(stall_start_str_INST_0_i_3),
        .stall_start_str_INST_0_i_3_1(stall_start_str_INST_0_i_3_0),
        .stall_start_str_INST_0_i_3_2(stall_start_str_INST_0_i_3_1),
        .stall_start_str_INST_0_i_3_3(stall_start_str_INST_0_i_3_2),
        .stall_start_str_INST_0_i_3_4(stall_start_str_INST_0_i_3_3),
        .stall_start_str_INST_0_i_3_5(stall_start_str_INST_0_i_3_4),
        .\waddr_reg[0] (\waddr_reg[0] ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \i_fu_58[30]_i_5 
       (.I0(\i_fu_58_reg[29]_0 ),
        .I1(\i_fu_58_reg_n_0_[25] ),
        .I2(\i_fu_58[30]_i_9_n_0 ),
        .I3(\i_fu_58_reg_n_0_[27] ),
        .I4(\i_fu_58_reg_n_0_[24] ),
        .I5(\i_fu_58_reg_n_0_[26] ),
        .O(\i_fu_58[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \i_fu_58[30]_i_9 
       (.I0(\i_fu_58_reg[29]_0 ),
        .I1(\i_fu_58_reg_n_0_[22] ),
        .I2(\i_fu_58_reg_n_0_[23] ),
        .I3(\i_fu_58_reg_n_0_[20] ),
        .I4(\i_fu_58_reg_n_0_[21] ),
        .O(\i_fu_58[30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_fu_58[3]_i_2 
       (.I0(\i_fu_58_reg[3]_0 ),
        .I1(\i_fu_58_reg[1]_0 ),
        .I2(\i_fu_58_reg_n_0_[0] ),
        .I3(\i_fu_58_reg_n_0_[2] ),
        .O(add_ln24_fu_100_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \i_fu_58[8]_i_3 
       (.I0(\i_fu_58_reg_n_0_[0] ),
        .I1(\i_fu_58_reg[1]_0 ),
        .I2(\i_fu_58_reg_n_0_[3] ),
        .I3(\i_fu_58_reg[2]_0 ),
        .O(\i_fu_58[8]_i_3_n_0 ));
  FDRE \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\i_fu_58_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[10]),
        .Q(\i_fu_58_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[11]),
        .Q(\i_fu_58_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[12]),
        .Q(\i_fu_58_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[13]),
        .Q(\i_fu_58_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[14]),
        .Q(\i_fu_58_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[15]),
        .Q(\i_fu_58_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[16]),
        .Q(\i_fu_58_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[17]),
        .Q(\i_fu_58_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[18]),
        .Q(\i_fu_58_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[19]),
        .Q(\i_fu_58_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\i_fu_58_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[20]),
        .Q(\i_fu_58_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[21]),
        .Q(\i_fu_58_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[22]),
        .Q(\i_fu_58_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[23]),
        .Q(\i_fu_58_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\i_fu_58_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\i_fu_58_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[26]),
        .Q(\i_fu_58_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[27]),
        .Q(\i_fu_58_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\i_fu_58_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[29]),
        .Q(\i_fu_58_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\i_fu_58_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[30]),
        .Q(\i_fu_58_reg[30]_0 ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\i_fu_58_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[4]),
        .Q(\i_fu_58_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\i_fu_58_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[6]),
        .Q(\i_fu_58_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[7]),
        .Q(\i_fu_58_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[8]),
        .Q(\i_fu_58_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE \i_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln24_fu_100_p2[9]),
        .Q(\i_fu_58_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h00005155)) 
    stall_done_ext_INST_0
       (.I0(stall_start_ext_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem1_WREADY),
        .I3(ap_wait_0),
        .I4(ap_ext_blocking_n_reg),
        .O(stall_done_ext));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h88A88888)) 
    stall_start_ext_INST_0
       (.I0(ap_ext_blocking_n_reg),
        .I1(stall_start_ext_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem1_WREADY),
        .I4(ap_wait_0),
        .O(stall_start_ext));
  FDRE \x_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [0]),
        .Q(\x_reg_142_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \x_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [10]),
        .Q(\x_reg_142_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \x_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [11]),
        .Q(\x_reg_142_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \x_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [12]),
        .Q(\x_reg_142_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \x_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [13]),
        .Q(\x_reg_142_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \x_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [14]),
        .Q(\x_reg_142_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \x_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [15]),
        .Q(\x_reg_142_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \x_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [16]),
        .Q(\x_reg_142_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \x_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [17]),
        .Q(\x_reg_142_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \x_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [18]),
        .Q(\x_reg_142_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \x_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [19]),
        .Q(\x_reg_142_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \x_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [1]),
        .Q(\x_reg_142_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \x_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [20]),
        .Q(\x_reg_142_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \x_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [21]),
        .Q(\x_reg_142_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \x_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [22]),
        .Q(\x_reg_142_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \x_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [23]),
        .Q(\x_reg_142_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \x_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [24]),
        .Q(\x_reg_142_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \x_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [25]),
        .Q(\x_reg_142_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \x_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [26]),
        .Q(\x_reg_142_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \x_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [27]),
        .Q(\x_reg_142_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \x_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [28]),
        .Q(\x_reg_142_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \x_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [29]),
        .Q(\x_reg_142_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \x_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [2]),
        .Q(\x_reg_142_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \x_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [30]),
        .Q(\x_reg_142_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \x_reg_142_reg[31] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [31]),
        .Q(\x_reg_142_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \x_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [3]),
        .Q(\x_reg_142_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \x_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [4]),
        .Q(\x_reg_142_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \x_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [5]),
        .Q(\x_reg_142_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \x_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [6]),
        .Q(\x_reg_142_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \x_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [7]),
        .Q(\x_reg_142_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \x_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [8]),
        .Q(\x_reg_142_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \x_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\x_reg_142_reg[31]_1 [9]),
        .Q(\x_reg_142_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "ulp_inst_0_sink_from_aie_0_0,sink_from_aie,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sink_from_aie,Vivado 2022.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (stall_start_ext,
    stall_done_ext,
    stall_start_str,
    stall_done_str,
    stall_start_int,
    stall_done_int,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    event_done,
    interrupt,
    event_start,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WID,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BID,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RID,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    input_stream_TVALID,
    input_stream_TREADY,
    input_stream_TDATA);
  output stall_start_ext;
  output stall_done_ext;
  output stall_start_str;
  output stall_done_str;
  output stall_start_int;
  output stall_done_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 299996999, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem1:input_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 299996999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 event_done DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME event_done, LAYERED_METADATA undef" *) output event_done;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 event_start DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME event_start, LAYERED_METADATA undef" *) output event_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID" *) output [0:0]m_axi_gmem1_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID" *) output [0:0]m_axi_gmem1_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID" *) input [0:0]m_axi_gmem1_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID" *) output [0:0]m_axi_gmem1_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID" *) input [0:0]m_axi_gmem1_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 299996999, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TVALID" *) input input_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TREADY" *) output input_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 299996999, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0" *) input [31:0]input_stream_TDATA;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire event_done;
  wire event_start;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire interrupt;
  wire [63:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire stall_done_ext;
  wire stall_done_str;
  wire stall_start_ext;
  wire stall_start_str;
  wire NLW_inst_m_axi_gmem1_ARVALID_UNCONNECTED;
  wire NLW_inst_stall_done_int_UNCONNECTED;
  wire NLW_inst_stall_start_int_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem1_ARADDR[63] = \<const0> ;
  assign m_axi_gmem1_ARADDR[62] = \<const0> ;
  assign m_axi_gmem1_ARADDR[61] = \<const0> ;
  assign m_axi_gmem1_ARADDR[60] = \<const0> ;
  assign m_axi_gmem1_ARADDR[59] = \<const0> ;
  assign m_axi_gmem1_ARADDR[58] = \<const0> ;
  assign m_axi_gmem1_ARADDR[57] = \<const0> ;
  assign m_axi_gmem1_ARADDR[56] = \<const0> ;
  assign m_axi_gmem1_ARADDR[55] = \<const0> ;
  assign m_axi_gmem1_ARADDR[54] = \<const0> ;
  assign m_axi_gmem1_ARADDR[53] = \<const0> ;
  assign m_axi_gmem1_ARADDR[52] = \<const0> ;
  assign m_axi_gmem1_ARADDR[51] = \<const0> ;
  assign m_axi_gmem1_ARADDR[50] = \<const0> ;
  assign m_axi_gmem1_ARADDR[49] = \<const0> ;
  assign m_axi_gmem1_ARADDR[48] = \<const0> ;
  assign m_axi_gmem1_ARADDR[47] = \<const0> ;
  assign m_axi_gmem1_ARADDR[46] = \<const0> ;
  assign m_axi_gmem1_ARADDR[45] = \<const0> ;
  assign m_axi_gmem1_ARADDR[44] = \<const0> ;
  assign m_axi_gmem1_ARADDR[43] = \<const0> ;
  assign m_axi_gmem1_ARADDR[42] = \<const0> ;
  assign m_axi_gmem1_ARADDR[41] = \<const0> ;
  assign m_axi_gmem1_ARADDR[40] = \<const0> ;
  assign m_axi_gmem1_ARADDR[39] = \<const0> ;
  assign m_axi_gmem1_ARADDR[38] = \<const0> ;
  assign m_axi_gmem1_ARADDR[37] = \<const0> ;
  assign m_axi_gmem1_ARADDR[36] = \<const0> ;
  assign m_axi_gmem1_ARADDR[35] = \<const0> ;
  assign m_axi_gmem1_ARADDR[34] = \<const0> ;
  assign m_axi_gmem1_ARADDR[33] = \<const0> ;
  assign m_axi_gmem1_ARADDR[32] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[63:2] = \^m_axi_gmem1_AWADDR [63:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stall_done_int = \<const0> ;
  assign stall_start_int = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "72'b000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "72'b000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "72'b000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "72'b000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "72'b000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "72'b000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "72'b000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "72'b000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "72'b000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "72'b000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "72'b000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "72'b000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "72'b000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "72'b000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "72'b000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "72'b000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "72'b000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "72'b000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "72'b000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "72'b000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "72'b000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "72'b000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "72'b000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "72'b000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "72'b000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "72'b000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "72'b000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "72'b000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "72'b000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "72'b000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "72'b000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "72'b000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "72'b000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "72'b000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "72'b000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "72'b000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "72'b000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "72'b000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "72'b000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "72'b000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "72'b000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "72'b000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "72'b000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "72'b000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "72'b000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "72'b000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "72'b000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "72'b000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "72'b000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "72'b000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "72'b000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "72'b000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "72'b000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "72'b000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "72'b000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "72'b000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "72'b000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "72'b000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "72'b000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "72'b000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "72'b000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "72'b000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "72'b000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "72'b000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "72'b000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "72'b000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "72'b000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "72'b001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "72'b010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "72'b100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "72'b000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "72'b000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sink_from_aie inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .event_done(event_done),
        .event_start(event_start),
        .input_stream_TDATA(input_stream_TDATA),
        .input_stream_TREADY(input_stream_TREADY),
        .input_stream_TVALID(input_stream_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem1_ARADDR(NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(1'b0),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(NLW_inst_m_axi_gmem1_ARVALID_UNCONNECTED),
        .m_axi_gmem1_AWADDR({\^m_axi_gmem1_AWADDR ,NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN({NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem1_AWLEN }),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(1'b0),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .stall_done_ext(stall_done_ext),
        .stall_done_int(NLW_inst_stall_done_int_UNCONNECTED),
        .stall_done_str(stall_done_str),
        .stall_start_ext(stall_start_ext),
        .stall_start_int(NLW_inst_stall_start_int_UNCONNECTED),
        .stall_start_str(stall_start_str));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
