#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul  6 11:28:05 2021
# Process ID: 4856
# Current directory: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {13}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top txem7310_pll__s3100_ms__top -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 594 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2112.230 ; gain = 504.641 ; free physical = 3092 ; free virtual = 6216
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_cores__none.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_cores__none.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'txem7310_pll__s3100_ms__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 2124.230 ; gain = 956.016 ; free physical = 3106 ; free virtual = 6230
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.246 ; gain = 32.016 ; free physical = 3099 ; free virtual = 6224
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15322fdb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3101 ; free virtual = 6226
INFO: [Opt 31-389] Phase Retarget created 153 cells and removed 304 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b1775d28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3101 ; free virtual = 6226
INFO: [Opt 31-389] Phase Constant propagation created 1794 cells and removed 3565 cells

Phase 3 Sweep
INFO: [Opt 31-120] Instance slave_spi_mth_brd__M1_inst (slave_spi_mth_brd_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 17a3fe9d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3087 ; free virtual = 6212
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3380 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17a3fe9d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3087 ; free virtual = 6212
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17a3fe9d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3086 ; free virtual = 6211
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3085 ; free virtual = 6210
Ending Logic Optimization Task | Checksum: 17a3fe9d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.246 ; gain = 0.000 ; free physical = 3085 ; free virtual = 6210

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.191 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1382c7b21

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3057 ; free virtual = 6186
Ending Power Optimization Task | Checksum: 1382c7b21

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.367 ; gain = 311.121 ; free physical = 3072 ; free virtual = 6201
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2467.367 ; gain = 343.137 ; free physical = 3072 ; free virtual = 6201
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3071 ; free virtual = 6200
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3066 ; free virtual = 6196
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e0b7c485

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3066 ; free virtual = 6196
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3061 ; free virtual = 6191

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d55f8e2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3048 ; free virtual = 6181

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ad3c510

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3015 ; free virtual = 6149

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ad3c510

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3015 ; free virtual = 6149
Phase 1 Placer Initialization | Checksum: 14ad3c510

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3015 ; free virtual = 6149

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 155bd6dd8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2980 ; free virtual = 6115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155bd6dd8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2980 ; free virtual = 6115

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c1c72dc9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2977 ; free virtual = 6112

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110e00a5a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2977 ; free virtual = 6112

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d438e7e1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2977 ; free virtual = 6112

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d110192a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2962 ; free virtual = 6098

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14badfa45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2963 ; free virtual = 6098

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14badfa45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2963 ; free virtual = 6098
Phase 3 Detail Placement | Checksum: 14badfa45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2963 ; free virtual = 6098

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16674b994

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_port_ti_40_reg[0]_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16674b994

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2967 ; free virtual = 6103
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.608. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a1906377

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2967 ; free virtual = 6103
Phase 4.1 Post Commit Optimization | Checksum: a1906377

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2967 ; free virtual = 6103
Post Placement Optimization Initialization | Checksum: 665042bb
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_port_ti_40_reg[0]_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.608. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12d2b221c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2966 ; free virtual = 6102

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12d2b221c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2967 ; free virtual = 6102

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e6c5d976

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2967 ; free virtual = 6102
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e6c5d976

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2967 ; free virtual = 6102
Ending Placer Task | Checksum: fdc1d11c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3000 ; free virtual = 6136
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 3000 ; free virtual = 6136
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2993 ; free virtual = 6129
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2997 ; free virtual = 6132
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_ms__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2985 ; free virtual = 6121
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_ms__top_utilization_placed.rpt -pb txem7310_pll__s3100_ms__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2996 ; free virtual = 6131
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_ms__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2996 ; free virtual = 6131
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6135

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.608 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1306c5f98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2985 ; free virtual = 6121
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.608 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2983 ; free virtual = 6120

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2983 ; free virtual = 6120

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6120

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.608 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.608 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2983 ; free virtual = 6120

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 1306c5f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2983 ; free virtual = 6120

Phase 27 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.608 | TNS=0.000 | WHS=-0.448 | THS=-5.152 |
INFO: [Physopt 32-45] Identified 36 candidate nets for hold slack optimization.
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Strobe' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[30]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/rd_en' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Addr_Strobe' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[31]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[29]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_5C/gv.gv4.VALID_reg' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[28]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_4_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_smp_frame_data_STA_reg[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/o_wi[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/o_wi[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[27]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/wr_en' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[25]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gv.gv4.VALID_reg_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[20]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_8_n_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/EEPROM_fifo_rd_inst_i_2_n_0' for hold slack optimization
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Strobe' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[30]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/rd_en' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Addr_Strobe' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[31]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_5C/gv.gv4.VALID_reg' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_4_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_smp_frame_data_STA_reg[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/o_wi[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[27]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/wr_en' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gv.gv4.VALID_reg_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[20]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst_i_8_n_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/EEPROM_fifo_rd_inst_i_2_n_0' for hold slack
INFO: [Physopt 32-234] Optimized 32 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 32 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.608 | TNS=0.000 | WHS=0.014 | THS=0.000 |
Phase 27 Hold Fix Optimization | Checksum: f61374c5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2979 ; free virtual = 6115
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2979 ; free virtual = 6115
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.608 | TNS=0.000 | WHS=0.014 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 208d70acc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2979 ; free virtual = 6115
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2991 ; free virtual = 6127
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2986 ; free virtual = 6122
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2972 ; free virtual = 6109
Command: route_design -directive AdvancedSkewModeling
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AdvancedSkewModeling'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bfe0cefd ConstDB: 0 ShapeSum: 9c01a114 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1163da2e3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2760 ; free virtual = 5897
Post Restoration Checksum: NetGraph: efe84b8c NumContArr: 26555757 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1163da2e3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2760 ; free virtual = 5897

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1163da2e3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2739 ; free virtual = 5876

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1163da2e3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2467.367 ; gain = 0.000 ; free physical = 2739 ; free virtual = 5876
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21ebad048

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2723 ; free virtual = 5860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=-0.347 | THS=-5.312 |

Phase 2 Router Initialization | Checksum: 1b5d142b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2717 ; free virtual = 5855

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1373bd033

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2708 ; free virtual = 5845

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1828
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.599  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15db1578f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:08 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2712 ; free virtual = 5849
Phase 4 Rip-up And Reroute | Checksum: 15db1578f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:08 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2712 ; free virtual = 5849

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15db1578f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2712 ; free virtual = 5849

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15db1578f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2712 ; free virtual = 5849
Phase 5 Delay and Skew Optimization | Checksum: 15db1578f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2712 ; free virtual = 5849

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e35cbd0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2710 ; free virtual = 5848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.599  | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18e35cbd0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2710 ; free virtual = 5847
Phase 6 Post Hold Fix | Checksum: 18e35cbd0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2710 ; free virtual = 5847

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.39881 %
  Global Horizontal Routing Utilization  = 1.89157 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17a1a836b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2708 ; free virtual = 5845

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17a1a836b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2707 ; free virtual = 5845

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dcd8b9ab

Time (s): cpu = 00:01:49 ; elapsed = 00:01:11 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2706 ; free virtual = 5844

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.599  | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dcd8b9ab

Time (s): cpu = 00:01:49 ; elapsed = 00:01:11 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2708 ; free virtual = 5845
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:01:11 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2740 ; free virtual = 5877

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:14 . Memory (MB): peak = 2522.324 ; gain = 54.957 ; free physical = 2740 ; free virtual = 5877
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2522.324 ; gain = 0.000 ; free physical = 2740 ; free virtual = 5878
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.324 ; gain = 0.000 ; free physical = 2715 ; free virtual = 5853
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.352 ; gain = 0.000 ; free physical = 2674 ; free virtual = 5812
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
200 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.395 ; gain = 5.043 ; free physical = 2659 ; free virtual = 5796
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_ms__top_route_status.rpt -pb txem7310_pll__s3100_ms__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_ms__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_ms__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_ms__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.395 ; gain = 0.000 ; free physical = 2651 ; free virtual = 5788
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
213 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2583.395 ; gain = 0.000 ; free physical = 2634 ; free virtual = 5772
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.395 ; gain = 0.000 ; free physical = 2605 ; free virtual = 5743
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file txem7310_pll__s3100_ms__top_timing_summary_postroute_physopted.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 11:32:43 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul  6 11:33:49 2021
# Process ID: 7348
# Current directory: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {13}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint txem7310_pll__s3100_ms__top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1160.195 ; gain = 0.000 ; free physical = 3924 ; free virtual = 7062
INFO: [Netlist 29-17] Analyzing 521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2044.184 ; gain = 529.641 ; free physical = 3118 ; free virtual = 6257
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7348-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:01 . Memory (MB): peak = 2078.855 ; gain = 21.672 ; free physical = 3086 ; free virtual = 6225
Restored from archive | CPU: 1.050000 secs | Memory: 19.592125 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:01 . Memory (MB): peak = 2078.855 ; gain = 21.672 ; free physical = 3086 ; free virtual = 6225
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 2078.855 ; gain = 918.660 ; free physical = 3090 ; free virtual = 6229
Command: write_bitstream -force txem7310_pll__s3100_ms__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD0___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD10__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD11__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD12__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD13__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD14__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD15__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD16__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD17__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD18__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD19__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD1___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD20__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD21__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD22__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD23__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD24__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD25__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD26__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD27__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD28__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD29__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD2___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD30__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD31__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD3___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD4___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD5___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD6___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD7___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD8___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD9___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__EXT_I2C_4_SDA__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__SCIO_1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDRC-153] Gated clock check: Net ok_endpoint_wrapper_inst/CLK is a gated clock net sourced by a combinational pin ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2/O, cell ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 63 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 57255904 bits.
Writing bitstream ./txem7310_pll__s3100_ms__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2604.129 ; gain = 524.273 ; free physical = 3006 ; free virtual = 6151
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 11:35:27 2021...
