// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/20/2022 13:54:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	clk,
	mdata,
	pc,
	wb_sel,
	w_addr,
	w_en,
	r_addr,
	en_A,
	en_B,
	shift_op,
	sel_A,
	sel_B,
	ALU_op,
	en_C,
	en_status,
	sximm8,
	sximm5,
	datapath_out,
	Z_out,
	N_out,
	V_out);
input 	clk;
input 	[15:0] mdata;
input 	[7:0] pc;
input 	[1:0] wb_sel;
input 	[2:0] w_addr;
input 	w_en;
input 	[2:0] r_addr;
input 	en_A;
input 	en_B;
input 	[1:0] shift_op;
input 	sel_A;
input 	sel_B;
input 	[1:0] ALU_op;
input 	en_C;
input 	en_status;
input 	[15:0] sximm8;
input 	[15:0] sximm5;
output 	[15:0] datapath_out;
output 	Z_out;
output 	N_out;
output 	V_out;

// Design Ports Information
// datapath_out[0]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[2]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[8]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[9]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[10]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[11]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[12]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[13]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[14]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z_out	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// N_out	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_out	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[0]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_A	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_B	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift_op[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift_op[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_C	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[4]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[6]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[7]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[8]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[9]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[10]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[11]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[12]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[13]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[15]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_status	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_A	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_B	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[1]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[0]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel[1]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_en	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[1]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[2]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[3]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[4]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[5]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[5]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[6]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[7]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[8]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[8]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[10]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[10]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[11]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[11]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[12]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[12]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[13]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[13]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[14]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[14]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[15]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \sel_A~input_o ;
wire \ALU_op[1]~input_o ;
wire \ALU_op[0]~input_o ;
wire \sel_B~input_o ;
wire \shift_op[1]~input_o ;
wire \mdata[1]~input_o ;
wire \sximm8[1]~input_o ;
wire \wb_sel[1]~input_o ;
wire \wb_sel[0]~input_o ;
wire \pc[1]~input_o ;
wire \val_B_wire[8]~2_combout ;
wire \sximm5[1]~input_o ;
wire \shift_op[0]~input_o ;
wire \val_B_wire[8]~1_combout ;
wire \mdata[2]~input_o ;
wire \sximm8[2]~input_o ;
wire \pc[2]~input_o ;
wire \sximm5[2]~input_o ;
wire \r_addr[2]~input_o ;
wire \mdata[3]~input_o ;
wire \sximm8[3]~input_o ;
wire \pc[3]~input_o ;
wire \arithmetic|Equal1~0_combout ;
wire \pc[0]~input_o ;
wire \sximm8[0]~input_o ;
wire \mdata[0]~input_o ;
wire \Mux15~0_combout ;
wire \w_addr[2]~input_o ;
wire \w_addr[1]~input_o ;
wire \w_en~input_o ;
wire \w_addr[0]~input_o ;
wire \register|m~256_combout ;
wire \register|m~80_q ;
wire \register|m~96feeder_combout ;
wire \register|m~259_combout ;
wire \register|m~96_q ;
wire \register|m~112feeder_combout ;
wire \register|m~257_combout ;
wire \register|m~112_q ;
wire \r_addr[1]~input_o ;
wire \r_addr[0]~input_o ;
wire \register|m~261_combout ;
wire \register|m~48_q ;
wire \register|m~263_combout ;
wire \register|m~32_q ;
wire \register|m~260_combout ;
wire \register|m~16_q ;
wire \register|m~262_combout ;
wire \register|m~0_q ;
wire \register|m~192_combout ;
wire \register|m~258_combout ;
wire \register|m~64_q ;
wire \register|m~128_combout ;
wire \en_A~input_o ;
wire \arithmetic|arithmetic|bit0|WideOr0~0_combout ;
wire \val_A_wire[2]~1_combout ;
wire \val_A_wire[1]~0_combout ;
wire \arithmetic|arithmetic|bit2|WideOr0~0_combout ;
wire \sximm5[3]~input_o ;
wire \mdata[4]~input_o ;
wire \pc[4]~input_o ;
wire \sximm8[4]~input_o ;
wire \val_A_wire[4]~3_combout ;
wire \sximm5[4]~input_o ;
wire \mdata[5]~input_o ;
wire \pc[5]~input_o ;
wire \sximm5[5]~input_o ;
wire \sximm5[6]~input_o ;
wire \pc[7]~input_o ;
wire \sximm8[7]~input_o ;
wire \mdata[7]~input_o ;
wire \sximm5[7]~input_o ;
wire \mdata[8]~input_o ;
wire \sximm8[8]~input_o ;
wire \val_A_wire[8]~7_combout ;
wire \sximm5[8]~input_o ;
wire \mdata[9]~input_o ;
wire \sximm8[9]~input_o ;
wire \sximm5[9]~input_o ;
wire \sximm8[10]~input_o ;
wire \mdata[10]~input_o ;
wire \arithmetic|arithmetic|bit9|WideOr0~0_combout ;
wire \val_A_wire[10]~8_combout ;
wire \sximm5[10]~input_o ;
wire \sximm8[11]~input_o ;
wire \mdata[11]~input_o ;
wire \arithmetic|arithmetic|bit10|WideOr0~0_combout ;
wire \sximm5[11]~input_o ;
wire \sximm8[12]~input_o ;
wire \val_A_wire[11]~9_combout ;
wire \val_A_wire[7]~6_combout ;
wire \arithmetic|arithmetic|bit9|WideOr0~1_combout ;
wire \arithmetic|arithmetic|bit4|WideOr0~0_combout ;
wire \val_A_wire[6]~5_combout ;
wire \val_A_wire[5]~4_combout ;
wire \arithmetic|arithmetic|bit5|WideOr0~0_combout ;
wire \arithmetic|arithmetic|bit5|WideOr0~1_combout ;
wire \val_A_wire[3]~2_combout ;
wire \arithmetic|arithmetic|bit4|WideOr0~1_combout ;
wire \arithmetic|arithmetic|bit1|WideOr0~0_combout ;
wire \arithmetic|arithmetic|bit4|WideOr0~2_combout ;
wire \arithmetic|arithmetic|bit6|WideOr0~0_combout ;
wire \arithmetic|arithmetic|bit9|WideOr0~2_combout ;
wire \arithmetic|arithmetic|bit11|WideOr0~0_combout ;
wire \val_A_wire[12]~10_combout ;
wire \sximm5[12]~input_o ;
wire \sximm8[13]~input_o ;
wire \mdata[13]~input_o ;
wire \sximm5[13]~input_o ;
wire \sximm8[14]~input_o ;
wire \mdata[14]~input_o ;
wire \sximm8[15]~input_o ;
wire \mdata[15]~input_o ;
wire \sximm5[15]~input_o ;
wire \val_B_wire[15]~17_combout ;
wire \val_A_wire[15]~12_combout ;
wire \arithmetic|arithmetic|bit14|WideOr0~0_combout ;
wire \val_A_wire[13]~11_combout ;
wire \arithmetic|arithmetic|bit14|WideOr0~1_combout ;
wire \arithmetic|arithmetic|bit14|WideOr0~2_combout ;
wire \arithmetic|Selector0~0_combout ;
wire \en_C~input_o ;
wire \Mux0~0_combout ;
wire \register|m~31feeder_combout ;
wire \register|m~31_q ;
wire \register|m~47feeder_combout ;
wire \register|m~47_q ;
wire \register|m~63_q ;
wire \register|m~15feeder_combout ;
wire \register|m~15_q ;
wire \register|m~252_combout ;
wire \register|m~111_q ;
wire \register|m~127feeder_combout ;
wire \register|m~127_q ;
wire \register|m~95_q ;
wire \register|m~79feeder_combout ;
wire \register|m~79_q ;
wire \register|m~188_combout ;
wire \en_B~input_o ;
wire \sximm5[14]~input_o ;
wire \val_B_wire[14]~16_combout ;
wire \arithmetic|arithmetic|bit13|WideOr0~0_combout ;
wire \arithmetic|Selector1~0_combout ;
wire \Mux1~0_combout ;
wire \register|m~62_q ;
wire \register|m~46_q ;
wire \register|m~30_q ;
wire \register|m~14_q ;
wire \register|m~248_combout ;
wire \register|m~110_q ;
wire \register|m~94feeder_combout ;
wire \register|m~94_q ;
wire \register|m~126feeder_combout ;
wire \register|m~126_q ;
wire \register|m~78feeder_combout ;
wire \register|m~78_q ;
wire \register|m~184_combout ;
wire \val_B_wire[13]~15_combout ;
wire \arithmetic|arithmetic|bit10|WideOr0~1_combout ;
wire \arithmetic|arithmetic|bit5|WideOr0~2_combout ;
wire \arithmetic|arithmetic|bit7|WideOr0~0_combout ;
wire \arithmetic|arithmetic|bit10|WideOr0~2_combout ;
wire \arithmetic|arithmetic|bit12|WideOr0~0_combout ;
wire \arithmetic|Selector2~0_combout ;
wire \Mux2~0_combout ;
wire \register|m~125_q ;
wire \register|m~109feeder_combout ;
wire \register|m~109_q ;
wire \register|m~93feeder_combout ;
wire \register|m~93_q ;
wire \register|m~61_q ;
wire \register|m~45feeder_combout ;
wire \register|m~45_q ;
wire \register|m~29feeder_combout ;
wire \register|m~29_q ;
wire \register|m~13feeder_combout ;
wire \register|m~13_q ;
wire \register|m~244_combout ;
wire \register|m~77_q ;
wire \register|m~180_combout ;
wire \val_B_wire[12]~14_combout ;
wire \arithmetic|Selector3~0_combout ;
wire \mdata[12]~input_o ;
wire \Mux3~0_combout ;
wire \register|m~124_q ;
wire \register|m~108_q ;
wire \register|m~92_q ;
wire \register|m~28_q ;
wire \register|m~44_q ;
wire \register|m~60_q ;
wire \register|m~12_q ;
wire \register|m~240_combout ;
wire \register|m~76feeder_combout ;
wire \register|m~76_q ;
wire \register|m~176_combout ;
wire \val_B_wire[11]~13_combout ;
wire \arithmetic|Selector4~0_combout ;
wire \Mux4~0_combout ;
wire \register|m~59_q ;
wire \register|m~43_q ;
wire \register|m~27feeder_combout ;
wire \register|m~27_q ;
wire \register|m~11feeder_combout ;
wire \register|m~11_q ;
wire \register|m~236_combout ;
wire \register|m~107feeder_combout ;
wire \register|m~107_q ;
wire \register|m~91_q ;
wire \register|m~123_q ;
wire \register|m~75_q ;
wire \register|m~172_combout ;
wire \val_B_wire[10]~12_combout ;
wire \arithmetic|Selector5~0_combout ;
wire \Mux5~0_combout ;
wire \register|m~122feeder_combout ;
wire \register|m~122_q ;
wire \register|m~106_q ;
wire \register|m~58_q ;
wire \register|m~42_q ;
wire \register|m~26feeder_combout ;
wire \register|m~26_q ;
wire \register|m~10_q ;
wire \register|m~232_combout ;
wire \register|m~90feeder_combout ;
wire \register|m~90_q ;
wire \register|m~74_q ;
wire \register|m~168_combout ;
wire \val_B_wire[9]~11_combout ;
wire \arithmetic|arithmetic|bit8|WideOr0~0_combout ;
wire \arithmetic|Selector6~0_combout ;
wire \Mux6~0_combout ;
wire \register|m~89feeder_combout ;
wire \register|m~89_q ;
wire \register|m~121feeder_combout ;
wire \register|m~121_q ;
wire \register|m~105_q ;
wire \register|m~25_q ;
wire \register|m~41feeder_combout ;
wire \register|m~41_q ;
wire \register|m~57_q ;
wire \register|m~9feeder_combout ;
wire \register|m~9_q ;
wire \register|m~228_combout ;
wire \register|m~73feeder_combout ;
wire \register|m~73_q ;
wire \register|m~164_combout ;
wire \val_B_wire[8]~10_combout ;
wire \arithmetic|Selector7~0_combout ;
wire \Mux7~0_combout ;
wire \register|m~88_q ;
wire \register|m~120_q ;
wire \register|m~104_q ;
wire \register|m~56_q ;
wire \register|m~40_q ;
wire \register|m~24_q ;
wire \register|m~8_q ;
wire \register|m~224_combout ;
wire \register|m~72feeder_combout ;
wire \register|m~72_q ;
wire \register|m~160_combout ;
wire \val_B_wire[7]~9_combout ;
wire \arithmetic|Selector8~0_combout ;
wire \Mux8~0_combout ;
wire \register|m~119_q ;
wire \register|m~87_q ;
wire \register|m~103_q ;
wire \register|m~39_q ;
wire \register|m~23feeder_combout ;
wire \register|m~23_q ;
wire \register|m~55_q ;
wire \register|m~7_q ;
wire \register|m~220_combout ;
wire \register|m~71feeder_combout ;
wire \register|m~71_q ;
wire \register|m~156_combout ;
wire \val_B_wire[6]~8_combout ;
wire \arithmetic|Selector9~0_combout ;
wire \sximm8[6]~input_o ;
wire \pc[6]~input_o ;
wire \mdata[6]~input_o ;
wire \Mux9~0_combout ;
wire \register|m~118feeder_combout ;
wire \register|m~118_q ;
wire \register|m~102feeder_combout ;
wire \register|m~102_q ;
wire \register|m~86feeder_combout ;
wire \register|m~86_q ;
wire \register|m~54_q ;
wire \register|m~38_q ;
wire \register|m~22feeder_combout ;
wire \register|m~22_q ;
wire \register|m~6_q ;
wire \register|m~216_combout ;
wire \register|m~70feeder_combout ;
wire \register|m~70_q ;
wire \register|m~152_combout ;
wire \val_B_wire[5]~7_combout ;
wire \arithmetic|Selector10~0_combout ;
wire \sximm8[5]~input_o ;
wire \Mux10~0_combout ;
wire \register|m~117feeder_combout ;
wire \register|m~117_q ;
wire \register|m~85feeder_combout ;
wire \register|m~85_q ;
wire \register|m~101feeder_combout ;
wire \register|m~101_q ;
wire \register|m~53_q ;
wire \register|m~37_q ;
wire \register|m~21feeder_combout ;
wire \register|m~21_q ;
wire \register|m~5feeder_combout ;
wire \register|m~5_q ;
wire \register|m~212_combout ;
wire \register|m~69feeder_combout ;
wire \register|m~69_q ;
wire \register|m~148_combout ;
wire \val_B_wire[4]~6_combout ;
wire \arithmetic|arithmetic|bit3|WideOr0~0_combout ;
wire \arithmetic|Selector11~0_combout ;
wire \Mux11~0_combout ;
wire \register|m~84_q ;
wire \register|m~100feeder_combout ;
wire \register|m~100_q ;
wire \register|m~116feeder_combout ;
wire \register|m~116_q ;
wire \register|m~36_q ;
wire \register|m~52_q ;
wire \register|m~20_q ;
wire \register|m~4feeder_combout ;
wire \register|m~4_q ;
wire \register|m~208_combout ;
wire \register|m~68feeder_combout ;
wire \register|m~68_q ;
wire \register|m~144_combout ;
wire \val_B_wire[3]~5_combout ;
wire \arithmetic|Selector12~0_combout ;
wire \Mux12~0_combout ;
wire \register|m~83_q ;
wire \register|m~99_q ;
wire \register|m~115feeder_combout ;
wire \register|m~115_q ;
wire \register|m~35feeder_combout ;
wire \register|m~35_q ;
wire \register|m~51_q ;
wire \register|m~19_q ;
wire \register|m~3feeder_combout ;
wire \register|m~3_q ;
wire \register|m~204_combout ;
wire \register|m~67_q ;
wire \register|m~140_combout ;
wire \val_B_wire[2]~4_combout ;
wire \arithmetic|Selector13~0_combout ;
wire \Mux13~0_combout ;
wire \register|m~114feeder_combout ;
wire \register|m~114_q ;
wire \register|m~82feeder_combout ;
wire \register|m~82_q ;
wire \register|m~98_q ;
wire \register|m~50_q ;
wire \register|m~34_q ;
wire \register|m~18_q ;
wire \register|m~2feeder_combout ;
wire \register|m~2_q ;
wire \register|m~200_combout ;
wire \register|m~66_q ;
wire \register|m~136_combout ;
wire \val_B_wire[1]~3_combout ;
wire \arithmetic|Selector14~0_combout ;
wire \Mux14~0_combout ;
wire \register|m~113_q ;
wire \register|m~81_q ;
wire \register|m~97_q ;
wire \register|m~49_q ;
wire \register|m~33_q ;
wire \register|m~17feeder_combout ;
wire \register|m~17_q ;
wire \register|m~1_q ;
wire \register|m~196_combout ;
wire \register|m~65_q ;
wire \register|m~132_combout ;
wire \sximm5[0]~input_o ;
wire \val_B_wire[0]~0_combout ;
wire \arithmetic|Selector15~0_combout ;
wire \arithmetic|Equal3~0_combout ;
wire \arithmetic|Equal3~1_combout ;
wire \arithmetic|Equal3~2_combout ;
wire \en_status~input_o ;
wire \arithmetic|Equal4~0_combout ;
wire [15:0] reg_C;
wire [2:0] status;
wire [15:0] reg_A;
wire [15:0] \arithmetic|arithmetic|b_new_wire ;
wire [15:0] reg_B;


// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \datapath_out[0]~output (
	.i(reg_C[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[0]),
	.obar());
// synopsys translate_off
defparam \datapath_out[0]~output .bus_hold = "false";
defparam \datapath_out[0]~output .open_drain_output = "false";
defparam \datapath_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \datapath_out[1]~output (
	.i(reg_C[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[1]),
	.obar());
// synopsys translate_off
defparam \datapath_out[1]~output .bus_hold = "false";
defparam \datapath_out[1]~output .open_drain_output = "false";
defparam \datapath_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \datapath_out[2]~output (
	.i(reg_C[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[2]),
	.obar());
// synopsys translate_off
defparam \datapath_out[2]~output .bus_hold = "false";
defparam \datapath_out[2]~output .open_drain_output = "false";
defparam \datapath_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \datapath_out[3]~output (
	.i(reg_C[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[3]),
	.obar());
// synopsys translate_off
defparam \datapath_out[3]~output .bus_hold = "false";
defparam \datapath_out[3]~output .open_drain_output = "false";
defparam \datapath_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \datapath_out[4]~output (
	.i(reg_C[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[4]),
	.obar());
// synopsys translate_off
defparam \datapath_out[4]~output .bus_hold = "false";
defparam \datapath_out[4]~output .open_drain_output = "false";
defparam \datapath_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \datapath_out[5]~output (
	.i(reg_C[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[5]),
	.obar());
// synopsys translate_off
defparam \datapath_out[5]~output .bus_hold = "false";
defparam \datapath_out[5]~output .open_drain_output = "false";
defparam \datapath_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \datapath_out[6]~output (
	.i(reg_C[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[6]),
	.obar());
// synopsys translate_off
defparam \datapath_out[6]~output .bus_hold = "false";
defparam \datapath_out[6]~output .open_drain_output = "false";
defparam \datapath_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \datapath_out[7]~output (
	.i(reg_C[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[7]),
	.obar());
// synopsys translate_off
defparam \datapath_out[7]~output .bus_hold = "false";
defparam \datapath_out[7]~output .open_drain_output = "false";
defparam \datapath_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \datapath_out[8]~output (
	.i(reg_C[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[8]),
	.obar());
// synopsys translate_off
defparam \datapath_out[8]~output .bus_hold = "false";
defparam \datapath_out[8]~output .open_drain_output = "false";
defparam \datapath_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \datapath_out[9]~output (
	.i(reg_C[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[9]),
	.obar());
// synopsys translate_off
defparam \datapath_out[9]~output .bus_hold = "false";
defparam \datapath_out[9]~output .open_drain_output = "false";
defparam \datapath_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \datapath_out[10]~output (
	.i(reg_C[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[10]),
	.obar());
// synopsys translate_off
defparam \datapath_out[10]~output .bus_hold = "false";
defparam \datapath_out[10]~output .open_drain_output = "false";
defparam \datapath_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \datapath_out[11]~output (
	.i(reg_C[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[11]),
	.obar());
// synopsys translate_off
defparam \datapath_out[11]~output .bus_hold = "false";
defparam \datapath_out[11]~output .open_drain_output = "false";
defparam \datapath_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \datapath_out[12]~output (
	.i(reg_C[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[12]),
	.obar());
// synopsys translate_off
defparam \datapath_out[12]~output .bus_hold = "false";
defparam \datapath_out[12]~output .open_drain_output = "false";
defparam \datapath_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \datapath_out[13]~output (
	.i(reg_C[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[13]),
	.obar());
// synopsys translate_off
defparam \datapath_out[13]~output .bus_hold = "false";
defparam \datapath_out[13]~output .open_drain_output = "false";
defparam \datapath_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \datapath_out[14]~output (
	.i(reg_C[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[14]),
	.obar());
// synopsys translate_off
defparam \datapath_out[14]~output .bus_hold = "false";
defparam \datapath_out[14]~output .open_drain_output = "false";
defparam \datapath_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \datapath_out[15]~output (
	.i(reg_C[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[15]),
	.obar());
// synopsys translate_off
defparam \datapath_out[15]~output .bus_hold = "false";
defparam \datapath_out[15]~output .open_drain_output = "false";
defparam \datapath_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \Z_out~output (
	.i(status[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Z_out),
	.obar());
// synopsys translate_off
defparam \Z_out~output .bus_hold = "false";
defparam \Z_out~output .open_drain_output = "false";
defparam \Z_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \N_out~output (
	.i(status[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_out),
	.obar());
// synopsys translate_off
defparam \N_out~output .bus_hold = "false";
defparam \N_out~output .open_drain_output = "false";
defparam \N_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \V_out~output (
	.i(status[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_out),
	.obar());
// synopsys translate_off
defparam \V_out~output .bus_hold = "false";
defparam \V_out~output .open_drain_output = "false";
defparam \V_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \sel_A~input (
	.i(sel_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel_A~input_o ));
// synopsys translate_off
defparam \sel_A~input .bus_hold = "false";
defparam \sel_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \ALU_op[1]~input (
	.i(ALU_op[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_op[1]~input_o ));
// synopsys translate_off
defparam \ALU_op[1]~input .bus_hold = "false";
defparam \ALU_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \ALU_op[0]~input (
	.i(ALU_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_op[0]~input_o ));
// synopsys translate_off
defparam \ALU_op[0]~input .bus_hold = "false";
defparam \ALU_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \sel_B~input (
	.i(sel_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel_B~input_o ));
// synopsys translate_off
defparam \sel_B~input .bus_hold = "false";
defparam \sel_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \shift_op[1]~input (
	.i(shift_op[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shift_op[1]~input_o ));
// synopsys translate_off
defparam \shift_op[1]~input .bus_hold = "false";
defparam \shift_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \mdata[1]~input (
	.i(mdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[1]~input_o ));
// synopsys translate_off
defparam \mdata[1]~input .bus_hold = "false";
defparam \mdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \sximm8[1]~input (
	.i(sximm8[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[1]~input_o ));
// synopsys translate_off
defparam \sximm8[1]~input .bus_hold = "false";
defparam \sximm8[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \wb_sel[1]~input (
	.i(wb_sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel[1]~input_o ));
// synopsys translate_off
defparam \wb_sel[1]~input .bus_hold = "false";
defparam \wb_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \wb_sel[0]~input (
	.i(wb_sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel[0]~input_o ));
// synopsys translate_off
defparam \wb_sel[0]~input .bus_hold = "false";
defparam \wb_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \pc[1]~input (
	.i(pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[1]~input_o ));
// synopsys translate_off
defparam \pc[1]~input .bus_hold = "false";
defparam \pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \val_B_wire[8]~2 (
// Equation(s):
// \val_B_wire[8]~2_combout  = ( !\shift_op[1]~input_o  & ( !\sel_B~input_o  ) )

	.dataa(gnd),
	.datab(!\sel_B~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\shift_op[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[8]~2 .extended_lut = "off";
defparam \val_B_wire[8]~2 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \val_B_wire[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \sximm5[1]~input (
	.i(sximm5[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[1]~input_o ));
// synopsys translate_off
defparam \sximm5[1]~input .bus_hold = "false";
defparam \sximm5[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \shift_op[0]~input (
	.i(shift_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shift_op[0]~input_o ));
// synopsys translate_off
defparam \shift_op[0]~input .bus_hold = "false";
defparam \shift_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \val_B_wire[8]~1 (
// Equation(s):
// \val_B_wire[8]~1_combout  = ( \shift_op[1]~input_o  & ( !\sel_B~input_o  ) ) # ( !\shift_op[1]~input_o  & ( (\shift_op[0]~input_o  & !\sel_B~input_o ) ) )

	.dataa(!\shift_op[0]~input_o ),
	.datab(gnd),
	.datac(!\sel_B~input_o ),
	.datad(gnd),
	.datae(!\shift_op[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[8]~1 .extended_lut = "off";
defparam \val_B_wire[8]~1 .lut_mask = 64'h5050F0F05050F0F0;
defparam \val_B_wire[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \mdata[2]~input (
	.i(mdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[2]~input_o ));
// synopsys translate_off
defparam \mdata[2]~input .bus_hold = "false";
defparam \mdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \sximm8[2]~input (
	.i(sximm8[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[2]~input_o ));
// synopsys translate_off
defparam \sximm8[2]~input .bus_hold = "false";
defparam \sximm8[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \pc[2]~input (
	.i(pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[2]~input_o ));
// synopsys translate_off
defparam \pc[2]~input .bus_hold = "false";
defparam \pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \sximm5[2]~input (
	.i(sximm5[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[2]~input_o ));
// synopsys translate_off
defparam \sximm5[2]~input .bus_hold = "false";
defparam \sximm5[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \r_addr[2]~input (
	.i(r_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[2]~input_o ));
// synopsys translate_off
defparam \r_addr[2]~input .bus_hold = "false";
defparam \r_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \mdata[3]~input (
	.i(mdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[3]~input_o ));
// synopsys translate_off
defparam \mdata[3]~input .bus_hold = "false";
defparam \mdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \sximm8[3]~input (
	.i(sximm8[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[3]~input_o ));
// synopsys translate_off
defparam \sximm8[3]~input .bus_hold = "false";
defparam \sximm8[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \pc[3]~input (
	.i(pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[3]~input_o ));
// synopsys translate_off
defparam \pc[3]~input .bus_hold = "false";
defparam \pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \arithmetic|Equal1~0 (
// Equation(s):
// \arithmetic|Equal1~0_combout  = ( !\ALU_op[1]~input_o  & ( \ALU_op[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_op[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Equal1~0 .extended_lut = "off";
defparam \arithmetic|Equal1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \arithmetic|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \pc[0]~input (
	.i(pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[0]~input_o ));
// synopsys translate_off
defparam \pc[0]~input .bus_hold = "false";
defparam \pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \sximm8[0]~input (
	.i(sximm8[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[0]~input_o ));
// synopsys translate_off
defparam \sximm8[0]~input .bus_hold = "false";
defparam \sximm8[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \mdata[0]~input (
	.i(mdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[0]~input_o ));
// synopsys translate_off
defparam \mdata[0]~input .bus_hold = "false";
defparam \mdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \mdata[0]~input_o  & ( reg_C[0] & ( (!\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o )) # (\pc[0]~input_o ))) # (\wb_sel[1]~input_o  & (((\sximm8[0]~input_o ) # (\wb_sel[0]~input_o )))) ) ) ) # ( !\mdata[0]~input_o  & ( reg_C[0] & ( 
// (!\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o )) # (\pc[0]~input_o ))) # (\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o  & \sximm8[0]~input_o )))) ) ) ) # ( \mdata[0]~input_o  & ( !reg_C[0] & ( (!\wb_sel[1]~input_o  & (\pc[0]~input_o  & 
// (\wb_sel[0]~input_o ))) # (\wb_sel[1]~input_o  & (((\sximm8[0]~input_o ) # (\wb_sel[0]~input_o )))) ) ) ) # ( !\mdata[0]~input_o  & ( !reg_C[0] & ( (!\wb_sel[1]~input_o  & (\pc[0]~input_o  & (\wb_sel[0]~input_o ))) # (\wb_sel[1]~input_o  & 
// (((!\wb_sel[0]~input_o  & \sximm8[0]~input_o )))) ) ) )

	.dataa(!\pc[0]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\wb_sel[0]~input_o ),
	.datad(!\sximm8[0]~input_o ),
	.datae(!\mdata[0]~input_o ),
	.dataf(!reg_C[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \w_addr[2]~input (
	.i(w_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[2]~input_o ));
// synopsys translate_off
defparam \w_addr[2]~input .bus_hold = "false";
defparam \w_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \w_addr[1]~input (
	.i(w_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[1]~input_o ));
// synopsys translate_off
defparam \w_addr[1]~input .bus_hold = "false";
defparam \w_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \w_en~input (
	.i(w_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_en~input_o ));
// synopsys translate_off
defparam \w_en~input .bus_hold = "false";
defparam \w_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \w_addr[0]~input (
	.i(w_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[0]~input_o ));
// synopsys translate_off
defparam \w_addr[0]~input .bus_hold = "false";
defparam \w_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \register|m~256 (
// Equation(s):
// \register|m~256_combout  = ( \w_addr[0]~input_o  & ( (\w_addr[2]~input_o  & (!\w_addr[1]~input_o  & \w_en~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(gnd),
	.datac(!\w_addr[1]~input_o ),
	.datad(!\w_en~input_o ),
	.datae(!\w_addr[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~256 .extended_lut = "off";
defparam \register|m~256 .lut_mask = 64'h0000005000000050;
defparam \register|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \register|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~80 .is_wysiwyg = "true";
defparam \register|m~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \register|m~96feeder (
// Equation(s):
// \register|m~96feeder_combout  = ( \Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~96feeder .extended_lut = "off";
defparam \register|m~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \register|m~259 (
// Equation(s):
// \register|m~259_combout  = ( \w_addr[1]~input_o  & ( (\w_addr[2]~input_o  & (!\w_addr[0]~input_o  & \w_en~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_en~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~259 .extended_lut = "off";
defparam \register|m~259 .lut_mask = 64'h0000000004040404;
defparam \register|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \register|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~96 .is_wysiwyg = "true";
defparam \register|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \register|m~112feeder (
// Equation(s):
// \register|m~112feeder_combout  = ( \Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~112feeder .extended_lut = "off";
defparam \register|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \register|m~257 (
// Equation(s):
// \register|m~257_combout  = ( \w_addr[0]~input_o  & ( (\w_addr[2]~input_o  & (\w_addr[1]~input_o  & \w_en~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_addr[1]~input_o ),
	.datac(!\w_en~input_o ),
	.datad(gnd),
	.datae(!\w_addr[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~257 .extended_lut = "off";
defparam \register|m~257 .lut_mask = 64'h0000010100000101;
defparam \register|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N22
dffeas \register|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~112 .is_wysiwyg = "true";
defparam \register|m~112 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \r_addr[1]~input (
	.i(r_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[1]~input_o ));
// synopsys translate_off
defparam \r_addr[1]~input .bus_hold = "false";
defparam \r_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \r_addr[0]~input (
	.i(r_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[0]~input_o ));
// synopsys translate_off
defparam \r_addr[0]~input .bus_hold = "false";
defparam \r_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \register|m~261 (
// Equation(s):
// \register|m~261_combout  = ( !\w_addr[2]~input_o  & ( (\w_en~input_o  & (\w_addr[0]~input_o  & \w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~261 .extended_lut = "off";
defparam \register|m~261 .lut_mask = 64'h0101010100000000;
defparam \register|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N32
dffeas \register|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~48 .is_wysiwyg = "true";
defparam \register|m~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \register|m~263 (
// Equation(s):
// \register|m~263_combout  = ( \w_en~input_o  & ( (!\w_addr[2]~input_o  & (!\w_addr[0]~input_o  & \w_addr[1]~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_en~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~263 .extended_lut = "off";
defparam \register|m~263 .lut_mask = 64'h0000000008080808;
defparam \register|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \register|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~32 .is_wysiwyg = "true";
defparam \register|m~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \register|m~260 (
// Equation(s):
// \register|m~260_combout  = ( \w_en~input_o  & ( (!\w_addr[2]~input_o  & (\w_addr[0]~input_o  & !\w_addr[1]~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_en~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~260 .extended_lut = "off";
defparam \register|m~260 .lut_mask = 64'h0000000020202020;
defparam \register|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N34
dffeas \register|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~16 .is_wysiwyg = "true";
defparam \register|m~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \register|m~262 (
// Equation(s):
// \register|m~262_combout  = ( !\w_addr[2]~input_o  & ( (\w_en~input_o  & (!\w_addr[0]~input_o  & !\w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~262 .extended_lut = "off";
defparam \register|m~262 .lut_mask = 64'h4040404000000000;
defparam \register|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \register|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~0 .is_wysiwyg = "true";
defparam \register|m~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N30
cyclonev_lcell_comb \register|m~192 (
// Equation(s):
// \register|m~192_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\register|m~0_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\register|m~16_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o 
//  & (((\register|m~32_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~48_q ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\register|m~48_q ),
	.datac(!\register|m~32_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~16_q ),
	.datag(!\register|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~192 .extended_lut = "on";
defparam \register|m~192 .lut_mask = 64'h0A551B555F551B55;
defparam \register|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \register|m~258 (
// Equation(s):
// \register|m~258_combout  = ( \w_addr[2]~input_o  & ( (\w_en~input_o  & (!\w_addr[0]~input_o  & !\w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~258 .extended_lut = "off";
defparam \register|m~258 .lut_mask = 64'h0000000040404040;
defparam \register|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N38
dffeas \register|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~64 .is_wysiwyg = "true";
defparam \register|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \register|m~128 (
// Equation(s):
// \register|m~128_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~192_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~192_combout  & ((\register|m~64_q ))) # (\register|m~192_combout  & (\register|m~80_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~192_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~192_combout  & (\register|m~96_q )) # (\register|m~192_combout  & ((\register|m~112_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~80_q ),
	.datac(!\register|m~96_q ),
	.datad(!\register|m~112_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~192_combout ),
	.datag(!\register|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~128 .extended_lut = "on";
defparam \register|m~128 .lut_mask = 64'h05050505BBBBAAFF;
defparam \register|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \en_A~input (
	.i(en_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_A~input_o ));
// synopsys translate_off
defparam \en_A~input .bus_hold = "false";
defparam \en_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \reg_A[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[0] .is_wysiwyg = "true";
defparam \reg_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \arithmetic|arithmetic|bit0|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit0|WideOr0~0_combout  = ( \val_B_wire[0]~0_combout  & ( (!\sel_A~input_o  & reg_A[0]) ) ) # ( !\val_B_wire[0]~0_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(!\sel_A~input_o ),
	.datad(!reg_A[0]),
	.datae(gnd),
	.dataf(!\val_B_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit0|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit0|WideOr0~0 .lut_mask = 64'h3333333300F000F0;
defparam \arithmetic|arithmetic|bit0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \reg_A[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[2] .is_wysiwyg = "true";
defparam \reg_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \val_A_wire[2]~1 (
// Equation(s):
// \val_A_wire[2]~1_combout  = ( reg_A[2] & ( !\sel_A~input_o  ) )

	.dataa(!\sel_A~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[2]~1 .extended_lut = "off";
defparam \val_A_wire[2]~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \val_A_wire[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \reg_A[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[1] .is_wysiwyg = "true";
defparam \reg_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \val_A_wire[1]~0 (
// Equation(s):
// \val_A_wire[1]~0_combout  = ( reg_A[1] & ( !\sel_A~input_o  ) )

	.dataa(!\sel_A~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!reg_A[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[1]~0 .extended_lut = "off";
defparam \val_A_wire[1]~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \val_A_wire[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \arithmetic|arithmetic|bit2|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit2|WideOr0~0_combout  = ( \val_A_wire[2]~1_combout  & ( \val_A_wire[1]~0_combout  & ( ((!\val_B_wire[2]~4_combout  & ((\val_B_wire[1]~3_combout ) # (\arithmetic|Equal1~0_combout ))) # (\val_B_wire[2]~4_combout  & 
// ((!\arithmetic|Equal1~0_combout ) # (!\val_B_wire[1]~3_combout )))) # (\arithmetic|arithmetic|bit0|WideOr0~0_combout ) ) ) ) # ( !\val_A_wire[2]~1_combout  & ( \val_A_wire[1]~0_combout  & ( (!\val_B_wire[2]~4_combout  & (\arithmetic|Equal1~0_combout  & 
// ((!\val_B_wire[1]~3_combout ) # (\arithmetic|arithmetic|bit0|WideOr0~0_combout )))) # (\val_B_wire[2]~4_combout  & (!\arithmetic|Equal1~0_combout  & ((\val_B_wire[1]~3_combout ) # (\arithmetic|arithmetic|bit0|WideOr0~0_combout )))) ) ) ) # ( 
// \val_A_wire[2]~1_combout  & ( !\val_A_wire[1]~0_combout  & ( (!\val_B_wire[2]~4_combout  & (((\arithmetic|arithmetic|bit0|WideOr0~0_combout  & \val_B_wire[1]~3_combout )) # (\arithmetic|Equal1~0_combout ))) # (\val_B_wire[2]~4_combout  & 
// ((!\arithmetic|Equal1~0_combout ) # ((\arithmetic|arithmetic|bit0|WideOr0~0_combout  & !\val_B_wire[1]~3_combout )))) ) ) ) # ( !\val_A_wire[2]~1_combout  & ( !\val_A_wire[1]~0_combout  & ( (\arithmetic|arithmetic|bit0|WideOr0~0_combout  & 
// ((!\val_B_wire[2]~4_combout  & (\arithmetic|Equal1~0_combout  & !\val_B_wire[1]~3_combout )) # (\val_B_wire[2]~4_combout  & (!\arithmetic|Equal1~0_combout  & \val_B_wire[1]~3_combout )))) ) ) )

	.dataa(!\val_B_wire[2]~4_combout ),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(!\arithmetic|arithmetic|bit0|WideOr0~0_combout ),
	.datad(!\val_B_wire[1]~3_combout ),
	.datae(!\val_A_wire[2]~1_combout ),
	.dataf(!\val_A_wire[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit2|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit2|WideOr0~0 .lut_mask = 64'h0204676E26467FEF;
defparam \arithmetic|arithmetic|bit2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \sximm5[3]~input (
	.i(sximm5[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[3]~input_o ));
// synopsys translate_off
defparam \sximm5[3]~input .bus_hold = "false";
defparam \sximm5[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \mdata[4]~input (
	.i(mdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[4]~input_o ));
// synopsys translate_off
defparam \mdata[4]~input .bus_hold = "false";
defparam \mdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \pc[4]~input (
	.i(pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[4]~input_o ));
// synopsys translate_off
defparam \pc[4]~input .bus_hold = "false";
defparam \pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \sximm8[4]~input (
	.i(sximm8[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[4]~input_o ));
// synopsys translate_off
defparam \sximm8[4]~input .bus_hold = "false";
defparam \sximm8[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N53
dffeas \reg_A[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[4] .is_wysiwyg = "true";
defparam \reg_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \val_A_wire[4]~3 (
// Equation(s):
// \val_A_wire[4]~3_combout  = ( reg_A[4] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[4]~3 .extended_lut = "off";
defparam \val_A_wire[4]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \val_A_wire[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \sximm5[4]~input (
	.i(sximm5[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[4]~input_o ));
// synopsys translate_off
defparam \sximm5[4]~input .bus_hold = "false";
defparam \sximm5[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \mdata[5]~input (
	.i(mdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[5]~input_o ));
// synopsys translate_off
defparam \mdata[5]~input .bus_hold = "false";
defparam \mdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \pc[5]~input (
	.i(pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[5]~input_o ));
// synopsys translate_off
defparam \pc[5]~input .bus_hold = "false";
defparam \pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \sximm5[5]~input (
	.i(sximm5[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[5]~input_o ));
// synopsys translate_off
defparam \sximm5[5]~input .bus_hold = "false";
defparam \sximm5[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \sximm5[6]~input (
	.i(sximm5[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[6]~input_o ));
// synopsys translate_off
defparam \sximm5[6]~input .bus_hold = "false";
defparam \sximm5[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \pc[7]~input (
	.i(pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[7]~input_o ));
// synopsys translate_off
defparam \pc[7]~input .bus_hold = "false";
defparam \pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \sximm8[7]~input (
	.i(sximm8[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[7]~input_o ));
// synopsys translate_off
defparam \sximm8[7]~input .bus_hold = "false";
defparam \sximm8[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \mdata[7]~input (
	.i(mdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[7]~input_o ));
// synopsys translate_off
defparam \mdata[7]~input .bus_hold = "false";
defparam \mdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \sximm5[7]~input (
	.i(sximm5[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[7]~input_o ));
// synopsys translate_off
defparam \sximm5[7]~input .bus_hold = "false";
defparam \sximm5[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \mdata[8]~input (
	.i(mdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[8]~input_o ));
// synopsys translate_off
defparam \mdata[8]~input .bus_hold = "false";
defparam \mdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \sximm8[8]~input (
	.i(sximm8[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[8]~input_o ));
// synopsys translate_off
defparam \sximm8[8]~input .bus_hold = "false";
defparam \sximm8[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \reg_A[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[8] .is_wysiwyg = "true";
defparam \reg_A[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \val_A_wire[8]~7 (
// Equation(s):
// \val_A_wire[8]~7_combout  = ( reg_A[8] & ( !\sel_A~input_o  ) )

	.dataa(!\sel_A~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!reg_A[8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[8]~7 .extended_lut = "off";
defparam \val_A_wire[8]~7 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \val_A_wire[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \sximm5[8]~input (
	.i(sximm5[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[8]~input_o ));
// synopsys translate_off
defparam \sximm5[8]~input .bus_hold = "false";
defparam \sximm5[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \mdata[9]~input (
	.i(mdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[9]~input_o ));
// synopsys translate_off
defparam \mdata[9]~input .bus_hold = "false";
defparam \mdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \sximm8[9]~input (
	.i(sximm8[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[9]~input_o ));
// synopsys translate_off
defparam \sximm8[9]~input .bus_hold = "false";
defparam \sximm8[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \sximm5[9]~input (
	.i(sximm5[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[9]~input_o ));
// synopsys translate_off
defparam \sximm5[9]~input .bus_hold = "false";
defparam \sximm5[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \sximm8[10]~input (
	.i(sximm8[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[10]~input_o ));
// synopsys translate_off
defparam \sximm8[10]~input .bus_hold = "false";
defparam \sximm8[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \mdata[10]~input (
	.i(mdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[10]~input_o ));
// synopsys translate_off
defparam \mdata[10]~input .bus_hold = "false";
defparam \mdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \reg_A[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[9] .is_wysiwyg = "true";
defparam \reg_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \arithmetic|arithmetic|bit9|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit9|WideOr0~0_combout  = ( \val_B_wire[9]~11_combout  & ( reg_A[9] & ( (!\sel_A~input_o  & !\arithmetic|Equal1~0_combout ) ) ) ) # ( !\val_B_wire[9]~11_combout  & ( reg_A[9] & ( (!\sel_A~input_o  & \arithmetic|Equal1~0_combout ) ) 
// ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\arithmetic|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\val_B_wire[9]~11_combout ),
	.dataf(!reg_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit9|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit9|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit9|WideOr0~0 .lut_mask = 64'h000000000C0CC0C0;
defparam \arithmetic|arithmetic|bit9|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \reg_A[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[10] .is_wysiwyg = "true";
defparam \reg_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \val_A_wire[10]~8 (
// Equation(s):
// \val_A_wire[10]~8_combout  = ( reg_A[10] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!reg_A[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[10]~8 .extended_lut = "off";
defparam \val_A_wire[10]~8 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \val_A_wire[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \sximm5[10]~input (
	.i(sximm5[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[10]~input_o ));
// synopsys translate_off
defparam \sximm5[10]~input .bus_hold = "false";
defparam \sximm5[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \sximm8[11]~input (
	.i(sximm8[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[11]~input_o ));
// synopsys translate_off
defparam \sximm8[11]~input .bus_hold = "false";
defparam \sximm8[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \mdata[11]~input (
	.i(mdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[11]~input_o ));
// synopsys translate_off
defparam \mdata[11]~input .bus_hold = "false";
defparam \mdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[10] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [10] = ( !\arithmetic|Equal1~0_combout  & ( \val_B_wire[10]~12_combout  ) ) # ( \arithmetic|Equal1~0_combout  & ( !\val_B_wire[10]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\arithmetic|Equal1~0_combout ),
	.dataf(!\val_B_wire[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[10] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[10] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \arithmetic|arithmetic|b_new_wire[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \arithmetic|arithmetic|bit10|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit10|WideOr0~0_combout  = ( \arithmetic|arithmetic|b_new_wire [10] & ( \val_A_wire[10]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\val_A_wire[10]~8_combout ),
	.datad(gnd),
	.datae(!\arithmetic|arithmetic|b_new_wire [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit10|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit10|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit10|WideOr0~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \arithmetic|arithmetic|bit10|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \sximm5[11]~input (
	.i(sximm5[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[11]~input_o ));
// synopsys translate_off
defparam \sximm5[11]~input .bus_hold = "false";
defparam \sximm5[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \sximm8[12]~input (
	.i(sximm8[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[12]~input_o ));
// synopsys translate_off
defparam \sximm8[12]~input .bus_hold = "false";
defparam \sximm8[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[11] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [11] = ( \arithmetic|Equal1~0_combout  & ( !\val_B_wire[11]~13_combout  ) ) # ( !\arithmetic|Equal1~0_combout  & ( \val_B_wire[11]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\val_B_wire[11]~13_combout ),
	.datad(gnd),
	.datae(!\arithmetic|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[11] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[11] .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \arithmetic|arithmetic|b_new_wire[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N53
dffeas \reg_A[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[11] .is_wysiwyg = "true";
defparam \reg_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \val_A_wire[11]~9 (
// Equation(s):
// \val_A_wire[11]~9_combout  = ( !\sel_A~input_o  & ( reg_A[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sel_A~input_o ),
	.dataf(!reg_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[11]~9 .extended_lut = "off";
defparam \val_A_wire[11]~9 .lut_mask = 64'h00000000FFFF0000;
defparam \val_A_wire[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N20
dffeas \reg_A[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[7] .is_wysiwyg = "true";
defparam \reg_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \val_A_wire[7]~6 (
// Equation(s):
// \val_A_wire[7]~6_combout  = ( !\sel_A~input_o  & ( reg_A[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sel_A~input_o ),
	.dataf(!reg_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[7]~6 .extended_lut = "off";
defparam \val_A_wire[7]~6 .lut_mask = 64'h00000000FFFF0000;
defparam \val_A_wire[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \arithmetic|arithmetic|bit9|WideOr0~1 (
// Equation(s):
// \arithmetic|arithmetic|bit9|WideOr0~1_combout  = ( reg_A[9] & ( (\sel_A~input_o  & (!\arithmetic|Equal1~0_combout  $ (\val_B_wire[9]~11_combout ))) ) ) # ( !reg_A[9] & ( !\arithmetic|Equal1~0_combout  $ (\val_B_wire[9]~11_combout ) ) )

	.dataa(!\arithmetic|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B_wire[9]~11_combout ),
	.datae(gnd),
	.dataf(!reg_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit9|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit9|WideOr0~1 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit9|WideOr0~1 .lut_mask = 64'hAA55AA550A050A05;
defparam \arithmetic|arithmetic|bit9|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[8] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [8] = ( \val_B_wire[8]~10_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[8]~10_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arithmetic|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\val_B_wire[8]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[8] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[8] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \arithmetic|arithmetic|b_new_wire[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[7] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [7] = ( \val_B_wire[7]~9_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[7]~9_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arithmetic|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[7] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[7] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \arithmetic|arithmetic|b_new_wire[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \arithmetic|arithmetic|bit4|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit4|WideOr0~0_combout  = ( \val_B_wire[4]~6_combout  & ( (\val_A_wire[4]~3_combout  & !\arithmetic|Equal1~0_combout ) ) ) # ( !\val_B_wire[4]~6_combout  & ( (\val_A_wire[4]~3_combout  & \arithmetic|Equal1~0_combout ) ) )

	.dataa(!\val_A_wire[4]~3_combout ),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit4|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit4|WideOr0~0 .lut_mask = 64'h1111111144444444;
defparam \arithmetic|arithmetic|bit4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N32
dffeas \reg_A[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[6] .is_wysiwyg = "true";
defparam \reg_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \val_A_wire[6]~5 (
// Equation(s):
// \val_A_wire[6]~5_combout  = ( !\sel_A~input_o  & ( reg_A[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sel_A~input_o ),
	.dataf(!reg_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[6]~5 .extended_lut = "off";
defparam \val_A_wire[6]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \val_A_wire[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N14
dffeas \reg_A[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[5] .is_wysiwyg = "true";
defparam \reg_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \val_A_wire[5]~4 (
// Equation(s):
// \val_A_wire[5]~4_combout  = ( reg_A[5] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel_A~input_o ),
	.datae(gnd),
	.dataf(!reg_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[5]~4 .extended_lut = "off";
defparam \val_A_wire[5]~4 .lut_mask = 64'h00000000FF00FF00;
defparam \val_A_wire[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \arithmetic|arithmetic|bit5|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit5|WideOr0~0_combout  = ( \val_B_wire[5]~7_combout  & ( (!\arithmetic|Equal1~0_combout  & \val_A_wire[5]~4_combout ) ) ) # ( !\val_B_wire[5]~7_combout  & ( (\arithmetic|Equal1~0_combout  & \val_A_wire[5]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arithmetic|Equal1~0_combout ),
	.datad(!\val_A_wire[5]~4_combout ),
	.datae(gnd),
	.dataf(!\val_B_wire[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit5|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit5|WideOr0~0 .lut_mask = 64'h000F000F00F000F0;
defparam \arithmetic|arithmetic|bit5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \arithmetic|arithmetic|bit5|WideOr0~1 (
// Equation(s):
// \arithmetic|arithmetic|bit5|WideOr0~1_combout  = ( \val_B_wire[5]~7_combout  & ( (\arithmetic|Equal1~0_combout  & !\val_A_wire[5]~4_combout ) ) ) # ( !\val_B_wire[5]~7_combout  & ( (!\arithmetic|Equal1~0_combout  & !\val_A_wire[5]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\val_A_wire[5]~4_combout ),
	.datae(gnd),
	.dataf(!\val_B_wire[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit5|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit5|WideOr0~1 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit5|WideOr0~1 .lut_mask = 64'hCC00CC0033003300;
defparam \arithmetic|arithmetic|bit5|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[6] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [6] = ( !\arithmetic|Equal1~0_combout  & ( \val_B_wire[6]~8_combout  ) ) # ( \arithmetic|Equal1~0_combout  & ( !\val_B_wire[6]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\arithmetic|Equal1~0_combout ),
	.dataf(!\val_B_wire[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[6] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[6] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \arithmetic|arithmetic|b_new_wire[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[2] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [2] = ( \val_B_wire[2]~4_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[2]~4_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(!\arithmetic|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[2] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[2] .lut_mask = 64'h55555555AAAAAAAA;
defparam \arithmetic|arithmetic|b_new_wire[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \reg_A[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[3] .is_wysiwyg = "true";
defparam \reg_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N39
cyclonev_lcell_comb \val_A_wire[3]~2 (
// Equation(s):
// \val_A_wire[3]~2_combout  = ( reg_A[3] & ( !\sel_A~input_o  ) )

	.dataa(!\sel_A~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!reg_A[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[3]~2 .extended_lut = "off";
defparam \val_A_wire[3]~2 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \val_A_wire[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \arithmetic|arithmetic|bit4|WideOr0~1 (
// Equation(s):
// \arithmetic|arithmetic|bit4|WideOr0~1_combout  = ( \val_B_wire[4]~6_combout  & ( (\arithmetic|Equal1~0_combout  & !\val_A_wire[4]~3_combout ) ) ) # ( !\val_B_wire[4]~6_combout  & ( (!\arithmetic|Equal1~0_combout  & !\val_A_wire[4]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(!\val_A_wire[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit4|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit4|WideOr0~1 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit4|WideOr0~1 .lut_mask = 64'hC0C0C0C030303030;
defparam \arithmetic|arithmetic|bit4|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[3] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [3] = ( \val_B_wire[3]~5_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[3]~5_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(!\arithmetic|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[3] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[3] .lut_mask = 64'h55555555AAAAAAAA;
defparam \arithmetic|arithmetic|b_new_wire[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \arithmetic|arithmetic|bit1|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit1|WideOr0~0_combout  = ( \val_B_wire[1]~3_combout  & ( \val_B_wire[0]~0_combout  & ( (!\sel_A~input_o  & ((!reg_A[0] & (!\arithmetic|Equal1~0_combout  & reg_A[1])) # (reg_A[0] & ((!\arithmetic|Equal1~0_combout ) # (reg_A[1]))))) 
// ) ) ) # ( !\val_B_wire[1]~3_combout  & ( \val_B_wire[0]~0_combout  & ( (!\sel_A~input_o  & ((!reg_A[0] & (\arithmetic|Equal1~0_combout  & reg_A[1])) # (reg_A[0] & ((reg_A[1]) # (\arithmetic|Equal1~0_combout ))))) ) ) ) # ( \val_B_wire[1]~3_combout  & ( 
// !\val_B_wire[0]~0_combout  & ( (!\sel_A~input_o  & reg_A[1]) ) ) ) # ( !\val_B_wire[1]~3_combout  & ( !\val_B_wire[0]~0_combout  & ( \arithmetic|Equal1~0_combout  ) ) )

	.dataa(!reg_A[0]),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(!\sel_A~input_o ),
	.datad(!reg_A[1]),
	.datae(!\val_B_wire[1]~3_combout ),
	.dataf(!\val_B_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit1|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit1|WideOr0~0 .lut_mask = 64'h333300F0107040D0;
defparam \arithmetic|arithmetic|bit1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \arithmetic|arithmetic|bit4|WideOr0~2 (
// Equation(s):
// \arithmetic|arithmetic|bit4|WideOr0~2_combout  = ( \arithmetic|arithmetic|b_new_wire [3] & ( \arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|bit4|WideOr0~1_combout  & (((\val_A_wire[2]~1_combout ) # (\val_A_wire[3]~2_combout )) 
// # (\arithmetic|arithmetic|b_new_wire [2]))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [3] & ( \arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( (\val_A_wire[3]~2_combout  & (!\arithmetic|arithmetic|bit4|WideOr0~1_combout  & ((\val_A_wire[2]~1_combout 
// ) # (\arithmetic|arithmetic|b_new_wire [2])))) ) ) ) # ( \arithmetic|arithmetic|b_new_wire [3] & ( !\arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|bit4|WideOr0~1_combout  & (((\arithmetic|arithmetic|b_new_wire [2] & 
// \val_A_wire[2]~1_combout )) # (\val_A_wire[3]~2_combout ))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [3] & ( !\arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( (\arithmetic|arithmetic|b_new_wire [2] & (\val_A_wire[3]~2_combout  & 
// (!\arithmetic|arithmetic|bit4|WideOr0~1_combout  & \val_A_wire[2]~1_combout ))) ) ) )

	.dataa(!\arithmetic|arithmetic|b_new_wire [2]),
	.datab(!\val_A_wire[3]~2_combout ),
	.datac(!\arithmetic|arithmetic|bit4|WideOr0~1_combout ),
	.datad(!\val_A_wire[2]~1_combout ),
	.datae(!\arithmetic|arithmetic|b_new_wire [3]),
	.dataf(!\arithmetic|arithmetic|bit1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit4|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit4|WideOr0~2 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit4|WideOr0~2 .lut_mask = 64'h00103070103070F0;
defparam \arithmetic|arithmetic|bit4|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \arithmetic|arithmetic|bit6|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit6|WideOr0~0_combout  = ( \arithmetic|arithmetic|b_new_wire [6] & ( \arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_A_wire[6]~5_combout  & (!\arithmetic|arithmetic|bit5|WideOr0~0_combout  & 
// \arithmetic|arithmetic|bit5|WideOr0~1_combout )) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [6] & ( \arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_A_wire[6]~5_combout ) # ((!\arithmetic|arithmetic|bit5|WideOr0~0_combout  & 
// \arithmetic|arithmetic|bit5|WideOr0~1_combout )) ) ) ) # ( \arithmetic|arithmetic|b_new_wire [6] & ( !\arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_A_wire[6]~5_combout  & (!\arithmetic|arithmetic|bit5|WideOr0~0_combout  & 
// ((!\arithmetic|arithmetic|bit4|WideOr0~0_combout ) # (\arithmetic|arithmetic|bit5|WideOr0~1_combout )))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [6] & ( !\arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_A_wire[6]~5_combout ) # 
// ((!\arithmetic|arithmetic|bit5|WideOr0~0_combout  & ((!\arithmetic|arithmetic|bit4|WideOr0~0_combout ) # (\arithmetic|arithmetic|bit5|WideOr0~1_combout )))) ) ) )

	.dataa(!\arithmetic|arithmetic|bit4|WideOr0~0_combout ),
	.datab(!\val_A_wire[6]~5_combout ),
	.datac(!\arithmetic|arithmetic|bit5|WideOr0~0_combout ),
	.datad(!\arithmetic|arithmetic|bit5|WideOr0~1_combout ),
	.datae(!\arithmetic|arithmetic|b_new_wire [6]),
	.dataf(!\arithmetic|arithmetic|bit4|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit6|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit6|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit6|WideOr0~0 .lut_mask = 64'hECFC80C0CCFC00C0;
defparam \arithmetic|arithmetic|bit6|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \arithmetic|arithmetic|bit9|WideOr0~2 (
// Equation(s):
// \arithmetic|arithmetic|bit9|WideOr0~2_combout  = ( \arithmetic|arithmetic|b_new_wire [7] & ( \arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|bit9|WideOr0~1_combout  & ((!\val_A_wire[8]~7_combout  & (\val_A_wire[7]~6_combout  & 
// \arithmetic|arithmetic|b_new_wire [8])) # (\val_A_wire[8]~7_combout  & ((\arithmetic|arithmetic|b_new_wire [8]) # (\val_A_wire[7]~6_combout ))))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [7] & ( \arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( 
// (\val_A_wire[8]~7_combout  & (!\arithmetic|arithmetic|bit9|WideOr0~1_combout  & \arithmetic|arithmetic|b_new_wire [8])) ) ) ) # ( \arithmetic|arithmetic|b_new_wire [7] & ( !\arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( 
// (!\arithmetic|arithmetic|bit9|WideOr0~1_combout  & ((\arithmetic|arithmetic|b_new_wire [8]) # (\val_A_wire[8]~7_combout ))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [7] & ( !\arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( 
// (!\arithmetic|arithmetic|bit9|WideOr0~1_combout  & ((!\val_A_wire[8]~7_combout  & (\val_A_wire[7]~6_combout  & \arithmetic|arithmetic|b_new_wire [8])) # (\val_A_wire[8]~7_combout  & ((\arithmetic|arithmetic|b_new_wire [8]) # (\val_A_wire[7]~6_combout 
// ))))) ) ) )

	.dataa(!\val_A_wire[8]~7_combout ),
	.datab(!\val_A_wire[7]~6_combout ),
	.datac(!\arithmetic|arithmetic|bit9|WideOr0~1_combout ),
	.datad(!\arithmetic|arithmetic|b_new_wire [8]),
	.datae(!\arithmetic|arithmetic|b_new_wire [7]),
	.dataf(!\arithmetic|arithmetic|bit6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit9|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit9|WideOr0~2 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit9|WideOr0~2 .lut_mask = 64'h107050F000501070;
defparam \arithmetic|arithmetic|bit9|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \arithmetic|arithmetic|bit11|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit11|WideOr0~0_combout  = ( \arithmetic|arithmetic|b_new_wire [10] & ( \arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( (!\arithmetic|arithmetic|b_new_wire [11] & !\val_A_wire[11]~9_combout ) ) ) ) # ( 
// !\arithmetic|arithmetic|b_new_wire [10] & ( \arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( (!\val_A_wire[10]~8_combout  & ((!\arithmetic|arithmetic|b_new_wire [11]) # (!\val_A_wire[11]~9_combout ))) # (\val_A_wire[10]~8_combout  & 
// (!\arithmetic|arithmetic|b_new_wire [11] & !\val_A_wire[11]~9_combout )) ) ) ) # ( \arithmetic|arithmetic|b_new_wire [10] & ( !\arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( (!\arithmetic|arithmetic|b_new_wire [11] & ((!\val_A_wire[11]~9_combout ) # 
// ((!\val_A_wire[10]~8_combout  & !\arithmetic|arithmetic|bit9|WideOr0~0_combout )))) # (\arithmetic|arithmetic|b_new_wire [11] & (!\val_A_wire[10]~8_combout  & (!\val_A_wire[11]~9_combout  & !\arithmetic|arithmetic|bit9|WideOr0~0_combout ))) ) ) ) # ( 
// !\arithmetic|arithmetic|b_new_wire [10] & ( !\arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( (!\arithmetic|arithmetic|b_new_wire [11] & ((!\val_A_wire[10]~8_combout ) # ((!\val_A_wire[11]~9_combout ) # (!\arithmetic|arithmetic|bit9|WideOr0~0_combout 
// )))) # (\arithmetic|arithmetic|b_new_wire [11] & (!\val_A_wire[11]~9_combout  & ((!\val_A_wire[10]~8_combout ) # (!\arithmetic|arithmetic|bit9|WideOr0~0_combout )))) ) ) )

	.dataa(!\val_A_wire[10]~8_combout ),
	.datab(!\arithmetic|arithmetic|b_new_wire [11]),
	.datac(!\val_A_wire[11]~9_combout ),
	.datad(!\arithmetic|arithmetic|bit9|WideOr0~0_combout ),
	.datae(!\arithmetic|arithmetic|b_new_wire [10]),
	.dataf(!\arithmetic|arithmetic|bit9|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit11|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit11|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit11|WideOr0~0 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \arithmetic|arithmetic|bit11|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N50
dffeas \reg_A[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[12] .is_wysiwyg = "true";
defparam \reg_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \val_A_wire[12]~10 (
// Equation(s):
// \val_A_wire[12]~10_combout  = ( reg_A[12] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[12]~10 .extended_lut = "off";
defparam \val_A_wire[12]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \val_A_wire[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \sximm5[12]~input (
	.i(sximm5[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[12]~input_o ));
// synopsys translate_off
defparam \sximm5[12]~input .bus_hold = "false";
defparam \sximm5[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \sximm8[13]~input (
	.i(sximm8[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[13]~input_o ));
// synopsys translate_off
defparam \sximm8[13]~input .bus_hold = "false";
defparam \sximm8[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \mdata[13]~input (
	.i(mdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[13]~input_o ));
// synopsys translate_off
defparam \mdata[13]~input .bus_hold = "false";
defparam \mdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \sximm5[13]~input (
	.i(sximm5[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[13]~input_o ));
// synopsys translate_off
defparam \sximm5[13]~input .bus_hold = "false";
defparam \sximm5[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \sximm8[14]~input (
	.i(sximm8[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[14]~input_o ));
// synopsys translate_off
defparam \sximm8[14]~input .bus_hold = "false";
defparam \sximm8[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \mdata[14]~input (
	.i(mdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[14]~input_o ));
// synopsys translate_off
defparam \mdata[14]~input .bus_hold = "false";
defparam \mdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \sximm8[15]~input (
	.i(sximm8[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[15]~input_o ));
// synopsys translate_off
defparam \sximm8[15]~input .bus_hold = "false";
defparam \sximm8[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \mdata[15]~input (
	.i(mdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[15]~input_o ));
// synopsys translate_off
defparam \mdata[15]~input .bus_hold = "false";
defparam \mdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \sximm5[15]~input (
	.i(sximm5[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[15]~input_o ));
// synopsys translate_off
defparam \sximm5[15]~input .bus_hold = "false";
defparam \sximm5[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \val_B_wire[15]~17 (
// Equation(s):
// \val_B_wire[15]~17_combout  = ( reg_B[15] & ( \sximm5[15]~input_o  & ( ((!\shift_op[0]~input_o  & (!\shift_op[1]~input_o )) # (\shift_op[0]~input_o  & ((reg_B[14]) # (\shift_op[1]~input_o )))) # (\sel_B~input_o ) ) ) ) # ( !reg_B[15] & ( 
// \sximm5[15]~input_o  & ( ((\shift_op[0]~input_o  & (!\shift_op[1]~input_o  & reg_B[14]))) # (\sel_B~input_o ) ) ) ) # ( reg_B[15] & ( !\sximm5[15]~input_o  & ( (!\sel_B~input_o  & ((!\shift_op[0]~input_o  & (!\shift_op[1]~input_o )) # 
// (\shift_op[0]~input_o  & ((reg_B[14]) # (\shift_op[1]~input_o ))))) ) ) ) # ( !reg_B[15] & ( !\sximm5[15]~input_o  & ( (\shift_op[0]~input_o  & (!\sel_B~input_o  & (!\shift_op[1]~input_o  & reg_B[14]))) ) ) )

	.dataa(!\shift_op[0]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\shift_op[1]~input_o ),
	.datad(!reg_B[14]),
	.datae(!reg_B[15]),
	.dataf(!\sximm5[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[15]~17 .extended_lut = "off";
defparam \val_B_wire[15]~17 .lut_mask = 64'h004084C43373B7F7;
defparam \val_B_wire[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N43
dffeas \reg_A[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[15] .is_wysiwyg = "true";
defparam \reg_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \val_A_wire[15]~12 (
// Equation(s):
// \val_A_wire[15]~12_combout  = ( reg_A[15] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!reg_A[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[15]~12 .extended_lut = "off";
defparam \val_A_wire[15]~12 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \val_A_wire[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N14
dffeas \reg_A[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[14] .is_wysiwyg = "true";
defparam \reg_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[14] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [14] = ( \val_B_wire[14]~16_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[14]~16_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\arithmetic|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[14] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[14] .lut_mask = 64'h33333333CCCCCCCC;
defparam \arithmetic|arithmetic|b_new_wire[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \arithmetic|arithmetic|bit14|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit14|WideOr0~0_combout  = ( \arithmetic|arithmetic|b_new_wire [14] & ( (!\sel_A~input_o  & reg_A[14]) ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!reg_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|b_new_wire [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit14|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit14|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit14|WideOr0~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \arithmetic|arithmetic|bit14|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N26
dffeas \reg_A[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[13] .is_wysiwyg = "true";
defparam \reg_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \val_A_wire[13]~11 (
// Equation(s):
// \val_A_wire[13]~11_combout  = ( reg_A[13] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(!reg_A[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A_wire[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A_wire[13]~11 .extended_lut = "off";
defparam \val_A_wire[13]~11 .lut_mask = 64'h0000F0F00000F0F0;
defparam \val_A_wire[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[13] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [13] = ( \val_B_wire[13]~15_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[13]~15_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(!\arithmetic|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[13]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[13] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[13] .lut_mask = 64'h55555555AAAAAAAA;
defparam \arithmetic|arithmetic|b_new_wire[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \arithmetic|arithmetic|b_new_wire[12] (
// Equation(s):
// \arithmetic|arithmetic|b_new_wire [12] = ( \val_B_wire[12]~14_combout  & ( !\arithmetic|Equal1~0_combout  ) ) # ( !\val_B_wire[12]~14_combout  & ( \arithmetic|Equal1~0_combout  ) )

	.dataa(!\arithmetic|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B_wire[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|b_new_wire [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|b_new_wire[12] .extended_lut = "off";
defparam \arithmetic|arithmetic|b_new_wire[12] .lut_mask = 64'h55555555AAAAAAAA;
defparam \arithmetic|arithmetic|b_new_wire[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \arithmetic|arithmetic|bit14|WideOr0~1 (
// Equation(s):
// \arithmetic|arithmetic|bit14|WideOr0~1_combout  = ( !\arithmetic|arithmetic|b_new_wire [14] & ( (!reg_A[14]) # (\sel_A~input_o ) ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!reg_A[14]),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|b_new_wire [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit14|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit14|WideOr0~1 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit14|WideOr0~1 .lut_mask = 64'hFF33FF3300000000;
defparam \arithmetic|arithmetic|bit14|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \arithmetic|arithmetic|bit14|WideOr0~2 (
// Equation(s):
// \arithmetic|arithmetic|bit14|WideOr0~2_combout  = ( !\arithmetic|arithmetic|bit14|WideOr0~1_combout  & ( \arithmetic|arithmetic|bit11|WideOr0~0_combout  & ( (!\val_A_wire[13]~11_combout  & (\arithmetic|arithmetic|b_new_wire [13] & 
// (\arithmetic|arithmetic|b_new_wire [12] & \val_A_wire[12]~10_combout ))) # (\val_A_wire[13]~11_combout  & (((\arithmetic|arithmetic|b_new_wire [12] & \val_A_wire[12]~10_combout )) # (\arithmetic|arithmetic|b_new_wire [13]))) ) ) ) # ( 
// !\arithmetic|arithmetic|bit14|WideOr0~1_combout  & ( !\arithmetic|arithmetic|bit11|WideOr0~0_combout  & ( (!\val_A_wire[13]~11_combout  & (\arithmetic|arithmetic|b_new_wire [13] & ((\val_A_wire[12]~10_combout ) # (\arithmetic|arithmetic|b_new_wire 
// [12])))) # (\val_A_wire[13]~11_combout  & (((\val_A_wire[12]~10_combout ) # (\arithmetic|arithmetic|b_new_wire [12])) # (\arithmetic|arithmetic|b_new_wire [13]))) ) ) )

	.dataa(!\val_A_wire[13]~11_combout ),
	.datab(!\arithmetic|arithmetic|b_new_wire [13]),
	.datac(!\arithmetic|arithmetic|b_new_wire [12]),
	.datad(!\val_A_wire[12]~10_combout ),
	.datae(!\arithmetic|arithmetic|bit14|WideOr0~1_combout ),
	.dataf(!\arithmetic|arithmetic|bit11|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit14|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit14|WideOr0~2 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit14|WideOr0~2 .lut_mask = 64'h1777000011170000;
defparam \arithmetic|arithmetic|bit14|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \arithmetic|Selector0~0 (
// Equation(s):
// \arithmetic|Selector0~0_combout  = ( \arithmetic|arithmetic|bit14|WideOr0~0_combout  & ( \arithmetic|arithmetic|bit14|WideOr0~2_combout  & ( (!\ALU_op[1]~input_o  & (!\val_B_wire[15]~17_combout  $ (!\val_A_wire[15]~12_combout  $ (!\ALU_op[0]~input_o )))) 
// # (\ALU_op[1]~input_o  & ((!\val_B_wire[15]~17_combout  & ((\ALU_op[0]~input_o ))) # (\val_B_wire[15]~17_combout  & (\val_A_wire[15]~12_combout  & !\ALU_op[0]~input_o )))) ) ) ) # ( !\arithmetic|arithmetic|bit14|WideOr0~0_combout  & ( 
// \arithmetic|arithmetic|bit14|WideOr0~2_combout  & ( (!\ALU_op[1]~input_o  & (!\val_B_wire[15]~17_combout  $ (!\val_A_wire[15]~12_combout  $ (!\ALU_op[0]~input_o )))) # (\ALU_op[1]~input_o  & ((!\val_B_wire[15]~17_combout  & ((\ALU_op[0]~input_o ))) # 
// (\val_B_wire[15]~17_combout  & (\val_A_wire[15]~12_combout  & !\ALU_op[0]~input_o )))) ) ) ) # ( \arithmetic|arithmetic|bit14|WideOr0~0_combout  & ( !\arithmetic|arithmetic|bit14|WideOr0~2_combout  & ( (!\ALU_op[1]~input_o  & (!\val_B_wire[15]~17_combout  
// $ (!\val_A_wire[15]~12_combout  $ (!\ALU_op[0]~input_o )))) # (\ALU_op[1]~input_o  & ((!\val_B_wire[15]~17_combout  & ((\ALU_op[0]~input_o ))) # (\val_B_wire[15]~17_combout  & (\val_A_wire[15]~12_combout  & !\ALU_op[0]~input_o )))) ) ) ) # ( 
// !\arithmetic|arithmetic|bit14|WideOr0~0_combout  & ( !\arithmetic|arithmetic|bit14|WideOr0~2_combout  & ( (!\ALU_op[1]~input_o  & (!\val_B_wire[15]~17_combout  $ (!\val_A_wire[15]~12_combout  $ (\ALU_op[0]~input_o )))) # (\ALU_op[1]~input_o  & 
// ((!\val_B_wire[15]~17_combout  & ((\ALU_op[0]~input_o ))) # (\val_B_wire[15]~17_combout  & (\val_A_wire[15]~12_combout  & !\ALU_op[0]~input_o )))) ) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\val_B_wire[15]~17_combout ),
	.datac(!\val_A_wire[15]~12_combout ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(!\arithmetic|arithmetic|bit14|WideOr0~0_combout ),
	.dataf(!\arithmetic|arithmetic|bit14|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector0~0 .extended_lut = "off";
defparam \arithmetic|Selector0~0 .lut_mask = 64'h29C6836C836C836C;
defparam \arithmetic|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \en_C~input (
	.i(en_C),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_C~input_o ));
// synopsys translate_off
defparam \en_C~input .bus_hold = "false";
defparam \en_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y7_N53
dffeas \reg_C[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\arithmetic|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[15] .is_wysiwyg = "true";
defparam \reg_C[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \mdata[15]~input_o  & ( reg_C[15] & ( (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o ) # (\sximm8[15]~input_o ))) # (\wb_sel[0]~input_o  & ((\wb_sel[1]~input_o ))) ) ) ) # ( !\mdata[15]~input_o  & ( reg_C[15] & ( (!\wb_sel[0]~input_o  
// & ((!\wb_sel[1]~input_o ) # (\sximm8[15]~input_o ))) ) ) ) # ( \mdata[15]~input_o  & ( !reg_C[15] & ( (\wb_sel[1]~input_o  & ((\sximm8[15]~input_o ) # (\wb_sel[0]~input_o ))) ) ) ) # ( !\mdata[15]~input_o  & ( !reg_C[15] & ( (!\wb_sel[0]~input_o  & 
// (\sximm8[15]~input_o  & \wb_sel[1]~input_o )) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\sximm8[15]~input_o ),
	.datac(!\wb_sel[1]~input_o ),
	.datad(gnd),
	.datae(!\mdata[15]~input_o ),
	.dataf(!reg_C[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h02020707A2A2A7A7;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \register|m~31feeder (
// Equation(s):
// \register|m~31feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~31feeder .extended_lut = "off";
defparam \register|m~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N58
dffeas \register|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~31 .is_wysiwyg = "true";
defparam \register|m~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \register|m~47feeder (
// Equation(s):
// \register|m~47feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~47feeder .extended_lut = "off";
defparam \register|m~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N37
dffeas \register|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~47 .is_wysiwyg = "true";
defparam \register|m~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \register|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~63 .is_wysiwyg = "true";
defparam \register|m~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \register|m~15feeder (
// Equation(s):
// \register|m~15feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~15feeder .extended_lut = "off";
defparam \register|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \register|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~15 .is_wysiwyg = "true";
defparam \register|m~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \register|m~252 (
// Equation(s):
// \register|m~252_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\register|m~15_q )))) # (\r_addr[0]~input_o  & (\register|m~31_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\register|m~47_q )) # (\r_addr[0]~input_o  & ((\register|m~63_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~31_q ),
	.datac(!\register|m~47_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~63_q ),
	.datag(!\register|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~252 .extended_lut = "on";
defparam \register|m~252 .lut_mask = 64'h0A770A550A770AFF;
defparam \register|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N58
dffeas \register|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~111 .is_wysiwyg = "true";
defparam \register|m~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \register|m~127feeder (
// Equation(s):
// \register|m~127feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~127feeder .extended_lut = "off";
defparam \register|m~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \register|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~127 .is_wysiwyg = "true";
defparam \register|m~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \register|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~95 .is_wysiwyg = "true";
defparam \register|m~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \register|m~79feeder (
// Equation(s):
// \register|m~79feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~79feeder .extended_lut = "off";
defparam \register|m~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N16
dffeas \register|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~79 .is_wysiwyg = "true";
defparam \register|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \register|m~188 (
// Equation(s):
// \register|m~188_combout  = ( !\r_addr[1]~input_o  & ( (!\register|m~252_combout  & (\r_addr[2]~input_o  & (\register|m~79_q ))) # (\register|m~252_combout  & ((!\r_addr[2]~input_o ) # (((\register|m~95_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\register|m~252_combout  & (\r_addr[2]~input_o  & (\register|m~111_q ))) # (\register|m~252_combout  & ((!\r_addr[2]~input_o ) # (((\register|m~127_q ))))) ) )

	.dataa(!\register|m~252_combout ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~111_q ),
	.datad(!\register|m~127_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~95_q ),
	.datag(!\register|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~188 .extended_lut = "on";
defparam \register|m~188 .lut_mask = 64'h4646465757574657;
defparam \register|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \en_B~input (
	.i(en_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_B~input_o ));
// synopsys translate_off
defparam \en_B~input .bus_hold = "false";
defparam \en_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y5_N20
dffeas \reg_B[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[15] .is_wysiwyg = "true";
defparam \reg_B[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \sximm5[14]~input (
	.i(sximm5[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[14]~input_o ));
// synopsys translate_off
defparam \sximm5[14]~input .bus_hold = "false";
defparam \sximm5[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \val_B_wire[14]~16 (
// Equation(s):
// \val_B_wire[14]~16_combout  = ( \sximm5[14]~input_o  & ( reg_B[13] & ( (!\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[14])))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (reg_B[15]))) ) ) ) # ( 
// !\sximm5[14]~input_o  & ( reg_B[13] & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout  & reg_B[14])))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (reg_B[15]))) ) ) ) # ( \sximm5[14]~input_o  & ( !reg_B[13] & ( 
// (!\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[14])))) # (\val_B_wire[8]~1_combout  & (reg_B[15] & (!\val_B_wire[8]~2_combout ))) ) ) ) # ( !\sximm5[14]~input_o  & ( !reg_B[13] & ( (!\val_B_wire[8]~1_combout  & 
// (((\val_B_wire[8]~2_combout  & reg_B[14])))) # (\val_B_wire[8]~1_combout  & (reg_B[15] & (!\val_B_wire[8]~2_combout ))) ) ) )

	.dataa(!reg_B[15]),
	.datab(!\val_B_wire[8]~1_combout ),
	.datac(!\val_B_wire[8]~2_combout ),
	.datad(!reg_B[14]),
	.datae(!\sximm5[14]~input_o ),
	.dataf(!reg_B[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[14]~16 .extended_lut = "off";
defparam \val_B_wire[14]~16 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \val_B_wire[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \arithmetic|arithmetic|bit13|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit13|WideOr0~0_combout  = ( \arithmetic|arithmetic|b_new_wire [13] & ( ((!\arithmetic|arithmetic|bit11|WideOr0~0_combout  & ((\arithmetic|arithmetic|b_new_wire [12]) # (\val_A_wire[12]~10_combout ))) # 
// (\arithmetic|arithmetic|bit11|WideOr0~0_combout  & (\val_A_wire[12]~10_combout  & \arithmetic|arithmetic|b_new_wire [12]))) # (\val_A_wire[13]~11_combout ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [13] & ( (\val_A_wire[13]~11_combout  & 
// ((!\arithmetic|arithmetic|bit11|WideOr0~0_combout  & ((\arithmetic|arithmetic|b_new_wire [12]) # (\val_A_wire[12]~10_combout ))) # (\arithmetic|arithmetic|bit11|WideOr0~0_combout  & (\val_A_wire[12]~10_combout  & \arithmetic|arithmetic|b_new_wire [12])))) 
// ) )

	.dataa(!\arithmetic|arithmetic|bit11|WideOr0~0_combout ),
	.datab(!\val_A_wire[12]~10_combout ),
	.datac(!\arithmetic|arithmetic|b_new_wire [12]),
	.datad(!\val_A_wire[13]~11_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|b_new_wire [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit13|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit13|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit13|WideOr0~0 .lut_mask = 64'h002B002B2BFF2BFF;
defparam \arithmetic|arithmetic|bit13|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \arithmetic|Selector1~0 (
// Equation(s):
// \arithmetic|Selector1~0_combout  = ( reg_A[14] & ( \arithmetic|arithmetic|bit13|WideOr0~0_combout  & ( (!\sel_A~input_o  & (!\ALU_op[0]~input_o  $ (((!\val_B_wire[14]~16_combout ))))) # (\sel_A~input_o  & ((!\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & 
// !\val_B_wire[14]~16_combout )) # (\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  $ (!\val_B_wire[14]~16_combout ))))) ) ) ) # ( !reg_A[14] & ( \arithmetic|arithmetic|bit13|WideOr0~0_combout  & ( (!\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & 
// !\val_B_wire[14]~16_combout )) # (\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  $ (!\val_B_wire[14]~16_combout ))) ) ) ) # ( reg_A[14] & ( !\arithmetic|arithmetic|bit13|WideOr0~0_combout  & ( (!\sel_A~input_o  & (!\ALU_op[0]~input_o  $ (!\ALU_op[1]~input_o  
// $ (!\val_B_wire[14]~16_combout )))) # (\sel_A~input_o  & ((!\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & \val_B_wire[14]~16_combout )) # (\ALU_op[0]~input_o  & ((!\val_B_wire[14]~16_combout ))))) ) ) ) # ( !reg_A[14] & ( 
// !\arithmetic|arithmetic|bit13|WideOr0~0_combout  & ( (!\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & \val_B_wire[14]~16_combout )) # (\ALU_op[0]~input_o  & ((!\val_B_wire[14]~16_combout ))) ) ) )

	.dataa(!\sel_A~input_o ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\ALU_op[1]~input_o ),
	.datad(!\val_B_wire[14]~16_combout ),
	.datae(!reg_A[14]),
	.dataf(!\arithmetic|arithmetic|bit13|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector1~0 .extended_lut = "off";
defparam \arithmetic|Selector1~0 .lut_mask = 64'h33C09368C3306398;
defparam \arithmetic|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N2
dffeas \reg_C[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[14] .is_wysiwyg = "true";
defparam \reg_C[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( reg_C[14] & ( (!\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o )))) # (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & (\sximm8[14]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[14]~input_o ))))) ) ) # ( !reg_C[14] & ( (\wb_sel[1]~input_o 
//  & ((!\wb_sel[0]~input_o  & (\sximm8[14]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[14]~input_o ))))) ) )

	.dataa(!\sximm8[14]~input_o ),
	.datab(!\mdata[14]~input_o ),
	.datac(!\wb_sel[1]~input_o ),
	.datad(!\wb_sel[0]~input_o ),
	.datae(gnd),
	.dataf(!reg_C[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h05030503F503F503;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N38
dffeas \register|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~62 .is_wysiwyg = "true";
defparam \register|m~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N59
dffeas \register|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~46 .is_wysiwyg = "true";
defparam \register|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \register|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~30 .is_wysiwyg = "true";
defparam \register|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \register|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~14 .is_wysiwyg = "true";
defparam \register|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \register|m~248 (
// Equation(s):
// \register|m~248_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\register|m~14_q  & ((!\r_addr[2]~input_o )))) # (\r_addr[0]~input_o  & (((\r_addr[2]~input_o ) # (\register|m~30_q ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  
// & (((\register|m~46_q  & ((!\r_addr[2]~input_o )))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~62_q ))) ) )

	.dataa(!\register|m~62_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~46_q ),
	.datad(!\register|m~30_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\r_addr[2]~input_o ),
	.datag(!\register|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~248 .extended_lut = "on";
defparam \register|m~248 .lut_mask = 64'h0C3F1D1D33333333;
defparam \register|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \register|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~110 .is_wysiwyg = "true";
defparam \register|m~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \register|m~94feeder (
// Equation(s):
// \register|m~94feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~94feeder .extended_lut = "off";
defparam \register|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N49
dffeas \register|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~94 .is_wysiwyg = "true";
defparam \register|m~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \register|m~126feeder (
// Equation(s):
// \register|m~126feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~126feeder .extended_lut = "off";
defparam \register|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N28
dffeas \register|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~126 .is_wysiwyg = "true";
defparam \register|m~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \register|m~78feeder (
// Equation(s):
// \register|m~78feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~78feeder .extended_lut = "off";
defparam \register|m~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \register|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~78 .is_wysiwyg = "true";
defparam \register|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \register|m~184 (
// Equation(s):
// \register|m~184_combout  = ( !\r_addr[1]~input_o  & ( (!\register|m~248_combout  & (\r_addr[2]~input_o  & (\register|m~78_q ))) # (\register|m~248_combout  & ((!\r_addr[2]~input_o ) # (((\register|m~94_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\register|m~248_combout  & (\r_addr[2]~input_o  & (\register|m~110_q ))) # (\register|m~248_combout  & ((!\r_addr[2]~input_o ) # (((\register|m~126_q ))))) ) )

	.dataa(!\register|m~248_combout ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~110_q ),
	.datad(!\register|m~94_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~126_q ),
	.datag(!\register|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~184 .extended_lut = "on";
defparam \register|m~184 .lut_mask = 64'h4657464646575757;
defparam \register|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N8
dffeas \reg_B[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[14] .is_wysiwyg = "true";
defparam \reg_B[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \val_B_wire[13]~15 (
// Equation(s):
// \val_B_wire[13]~15_combout  = ( reg_B[13] & ( reg_B[14] & ( (!\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout )) # (\sximm5[13]~input_o ))) # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout ) # (reg_B[12])))) ) ) ) # ( !reg_B[13] & ( 
// reg_B[14] & ( (!\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout )) # (\sximm5[13]~input_o ))) # (\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout  & reg_B[12])))) ) ) ) # ( reg_B[13] & ( !reg_B[14] & ( (!\val_B_wire[8]~2_combout  & 
// (\sximm5[13]~input_o  & (!\val_B_wire[8]~1_combout ))) # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout ) # (reg_B[12])))) ) ) ) # ( !reg_B[13] & ( !reg_B[14] & ( (!\val_B_wire[8]~2_combout  & (\sximm5[13]~input_o  & (!\val_B_wire[8]~1_combout 
// ))) # (\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout  & reg_B[12])))) ) ) )

	.dataa(!\sximm5[13]~input_o ),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!\val_B_wire[8]~1_combout ),
	.datad(!reg_B[12]),
	.datae(!reg_B[13]),
	.dataf(!reg_B[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[13]~15 .extended_lut = "off";
defparam \val_B_wire[13]~15 .lut_mask = 64'h404370734C4F7C7F;
defparam \val_B_wire[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \arithmetic|arithmetic|bit10|WideOr0~1 (
// Equation(s):
// \arithmetic|arithmetic|bit10|WideOr0~1_combout  = ( !\arithmetic|arithmetic|b_new_wire [10] & ( !\val_A_wire[10]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\val_A_wire[10]~8_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|b_new_wire [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit10|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit10|WideOr0~1 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit10|WideOr0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \arithmetic|arithmetic|bit10|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \arithmetic|arithmetic|bit5|WideOr0~2 (
// Equation(s):
// \arithmetic|arithmetic|bit5|WideOr0~2_combout  = ( \arithmetic|arithmetic|b_new_wire [3] & ( \arithmetic|arithmetic|bit2|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|bit5|WideOr0~1_combout  & ((!\arithmetic|arithmetic|bit4|WideOr0~1_combout ) # 
// (\arithmetic|arithmetic|bit4|WideOr0~0_combout ))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [3] & ( \arithmetic|arithmetic|bit2|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|bit5|WideOr0~1_combout  & (((\val_A_wire[3]~2_combout  & 
// !\arithmetic|arithmetic|bit4|WideOr0~1_combout )) # (\arithmetic|arithmetic|bit4|WideOr0~0_combout ))) ) ) ) # ( \arithmetic|arithmetic|b_new_wire [3] & ( !\arithmetic|arithmetic|bit2|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|bit5|WideOr0~1_combout  
// & (((\val_A_wire[3]~2_combout  & !\arithmetic|arithmetic|bit4|WideOr0~1_combout )) # (\arithmetic|arithmetic|bit4|WideOr0~0_combout ))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [3] & ( !\arithmetic|arithmetic|bit2|WideOr0~0_combout  & ( 
// (\arithmetic|arithmetic|bit4|WideOr0~0_combout  & !\arithmetic|arithmetic|bit5|WideOr0~1_combout ) ) ) )

	.dataa(!\val_A_wire[3]~2_combout ),
	.datab(!\arithmetic|arithmetic|bit4|WideOr0~1_combout ),
	.datac(!\arithmetic|arithmetic|bit4|WideOr0~0_combout ),
	.datad(!\arithmetic|arithmetic|bit5|WideOr0~1_combout ),
	.datae(!\arithmetic|arithmetic|b_new_wire [3]),
	.dataf(!\arithmetic|arithmetic|bit2|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit5|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit5|WideOr0~2 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit5|WideOr0~2 .lut_mask = 64'h0F004F004F00CF00;
defparam \arithmetic|arithmetic|bit5|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \arithmetic|arithmetic|bit7|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit7|WideOr0~0_combout  = ( \arithmetic|arithmetic|b_new_wire [7] & ( \arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( (!\val_A_wire[7]~6_combout  & (!\val_A_wire[6]~5_combout  & !\arithmetic|arithmetic|b_new_wire [6])) ) ) ) # ( 
// !\arithmetic|arithmetic|b_new_wire [7] & ( \arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( (!\val_A_wire[7]~6_combout ) # ((!\val_A_wire[6]~5_combout  & !\arithmetic|arithmetic|b_new_wire [6])) ) ) ) # ( \arithmetic|arithmetic|b_new_wire [7] & ( 
// !\arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( (!\val_A_wire[7]~6_combout  & ((!\val_A_wire[6]~5_combout  & ((!\arithmetic|arithmetic|bit5|WideOr0~0_combout ) # (!\arithmetic|arithmetic|b_new_wire [6]))) # (\val_A_wire[6]~5_combout  & 
// (!\arithmetic|arithmetic|bit5|WideOr0~0_combout  & !\arithmetic|arithmetic|b_new_wire [6])))) ) ) ) # ( !\arithmetic|arithmetic|b_new_wire [7] & ( !\arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( (!\val_A_wire[7]~6_combout ) # 
// ((!\val_A_wire[6]~5_combout  & ((!\arithmetic|arithmetic|bit5|WideOr0~0_combout ) # (!\arithmetic|arithmetic|b_new_wire [6]))) # (\val_A_wire[6]~5_combout  & (!\arithmetic|arithmetic|bit5|WideOr0~0_combout  & !\arithmetic|arithmetic|b_new_wire [6]))) ) ) 
// )

	.dataa(!\val_A_wire[7]~6_combout ),
	.datab(!\val_A_wire[6]~5_combout ),
	.datac(!\arithmetic|arithmetic|bit5|WideOr0~0_combout ),
	.datad(!\arithmetic|arithmetic|b_new_wire [6]),
	.datae(!\arithmetic|arithmetic|b_new_wire [7]),
	.dataf(!\arithmetic|arithmetic|bit5|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit7|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit7|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit7|WideOr0~0 .lut_mask = 64'hFEEAA880EEAA8800;
defparam \arithmetic|arithmetic|bit7|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \arithmetic|arithmetic|bit10|WideOr0~2 (
// Equation(s):
// \arithmetic|arithmetic|bit10|WideOr0~2_combout  = ( !\arithmetic|arithmetic|bit10|WideOr0~1_combout  & ( \arithmetic|arithmetic|bit7|WideOr0~0_combout  & ( ((!\arithmetic|arithmetic|bit9|WideOr0~1_combout  & (\arithmetic|arithmetic|b_new_wire [8] & 
// \val_A_wire[8]~7_combout ))) # (\arithmetic|arithmetic|bit9|WideOr0~0_combout ) ) ) ) # ( !\arithmetic|arithmetic|bit10|WideOr0~1_combout  & ( !\arithmetic|arithmetic|bit7|WideOr0~0_combout  & ( ((!\arithmetic|arithmetic|bit9|WideOr0~1_combout  & 
// ((\val_A_wire[8]~7_combout ) # (\arithmetic|arithmetic|b_new_wire [8])))) # (\arithmetic|arithmetic|bit9|WideOr0~0_combout ) ) ) )

	.dataa(!\arithmetic|arithmetic|bit9|WideOr0~1_combout ),
	.datab(!\arithmetic|arithmetic|b_new_wire [8]),
	.datac(!\arithmetic|arithmetic|bit9|WideOr0~0_combout ),
	.datad(!\val_A_wire[8]~7_combout ),
	.datae(!\arithmetic|arithmetic|bit10|WideOr0~1_combout ),
	.dataf(!\arithmetic|arithmetic|bit7|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit10|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit10|WideOr0~2 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit10|WideOr0~2 .lut_mask = 64'h2FAF00000F2F0000;
defparam \arithmetic|arithmetic|bit10|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \arithmetic|arithmetic|bit12|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit12|WideOr0~0_combout  = ( \arithmetic|arithmetic|bit10|WideOr0~0_combout  & ( \arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( (!\val_A_wire[12]~10_combout  & ((!\arithmetic|arithmetic|b_new_wire [12]) # 
// ((!\val_A_wire[11]~9_combout  & !\arithmetic|arithmetic|b_new_wire [11])))) # (\val_A_wire[12]~10_combout  & (!\val_A_wire[11]~9_combout  & (!\arithmetic|arithmetic|b_new_wire [12] & !\arithmetic|arithmetic|b_new_wire [11]))) ) ) ) # ( 
// !\arithmetic|arithmetic|bit10|WideOr0~0_combout  & ( \arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( (!\val_A_wire[12]~10_combout  & ((!\arithmetic|arithmetic|b_new_wire [12]) # ((!\val_A_wire[11]~9_combout  & !\arithmetic|arithmetic|b_new_wire 
// [11])))) # (\val_A_wire[12]~10_combout  & (!\val_A_wire[11]~9_combout  & (!\arithmetic|arithmetic|b_new_wire [12] & !\arithmetic|arithmetic|b_new_wire [11]))) ) ) ) # ( \arithmetic|arithmetic|bit10|WideOr0~0_combout  & ( 
// !\arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( (!\val_A_wire[12]~10_combout  & ((!\arithmetic|arithmetic|b_new_wire [12]) # ((!\val_A_wire[11]~9_combout  & !\arithmetic|arithmetic|b_new_wire [11])))) # (\val_A_wire[12]~10_combout  & 
// (!\val_A_wire[11]~9_combout  & (!\arithmetic|arithmetic|b_new_wire [12] & !\arithmetic|arithmetic|b_new_wire [11]))) ) ) ) # ( !\arithmetic|arithmetic|bit10|WideOr0~0_combout  & ( !\arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( 
// (!\val_A_wire[12]~10_combout  & ((!\val_A_wire[11]~9_combout ) # ((!\arithmetic|arithmetic|b_new_wire [12]) # (!\arithmetic|arithmetic|b_new_wire [11])))) # (\val_A_wire[12]~10_combout  & (!\arithmetic|arithmetic|b_new_wire [12] & 
// ((!\val_A_wire[11]~9_combout ) # (!\arithmetic|arithmetic|b_new_wire [11])))) ) ) )

	.dataa(!\val_A_wire[12]~10_combout ),
	.datab(!\val_A_wire[11]~9_combout ),
	.datac(!\arithmetic|arithmetic|b_new_wire [12]),
	.datad(!\arithmetic|arithmetic|b_new_wire [11]),
	.datae(!\arithmetic|arithmetic|bit10|WideOr0~0_combout ),
	.dataf(!\arithmetic|arithmetic|bit10|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit12|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit12|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit12|WideOr0~0 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \arithmetic|arithmetic|bit12|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \arithmetic|Selector2~0 (
// Equation(s):
// \arithmetic|Selector2~0_combout  = ( \arithmetic|arithmetic|bit12|WideOr0~0_combout  & ( (!\ALU_op[1]~input_o  & (!\ALU_op[0]~input_o  $ (!\val_B_wire[13]~15_combout  $ (\val_A_wire[13]~11_combout )))) # (\ALU_op[1]~input_o  & ((!\ALU_op[0]~input_o  & 
// (\val_B_wire[13]~15_combout  & \val_A_wire[13]~11_combout )) # (\ALU_op[0]~input_o  & (!\val_B_wire[13]~15_combout )))) ) ) # ( !\arithmetic|arithmetic|bit12|WideOr0~0_combout  & ( (!\ALU_op[1]~input_o  & (!\ALU_op[0]~input_o  $ 
// (!\val_B_wire[13]~15_combout  $ (!\val_A_wire[13]~11_combout )))) # (\ALU_op[1]~input_o  & ((!\ALU_op[0]~input_o  & (\val_B_wire[13]~15_combout  & \val_A_wire[13]~11_combout )) # (\ALU_op[0]~input_o  & (!\val_B_wire[13]~15_combout )))) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\val_B_wire[13]~15_combout ),
	.datad(!\val_A_wire[13]~11_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit12|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector2~0 .extended_lut = "off";
defparam \arithmetic|Selector2~0 .lut_mask = 64'h923C923C38963896;
defparam \arithmetic|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N56
dffeas \reg_C[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[13] .is_wysiwyg = "true";
defparam \reg_C[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( reg_C[13] & ( (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o ) # ((\sximm8[13]~input_o )))) # (\wb_sel[0]~input_o  & (\wb_sel[1]~input_o  & ((\mdata[13]~input_o )))) ) ) # ( !reg_C[13] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  
// & (\sximm8[13]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[13]~input_o ))))) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\sximm8[13]~input_o ),
	.datad(!\mdata[13]~input_o ),
	.datae(gnd),
	.dataf(!reg_C[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h021302138A9B8A9B;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N59
dffeas \register|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~125 .is_wysiwyg = "true";
defparam \register|m~125 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N21
cyclonev_lcell_comb \register|m~109feeder (
// Equation(s):
// \register|m~109feeder_combout  = ( \Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~109feeder .extended_lut = "off";
defparam \register|m~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N22
dffeas \register|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~109 .is_wysiwyg = "true";
defparam \register|m~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \register|m~93feeder (
// Equation(s):
// \register|m~93feeder_combout  = ( \Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~93feeder .extended_lut = "off";
defparam \register|m~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \register|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~93 .is_wysiwyg = "true";
defparam \register|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N14
dffeas \register|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~61 .is_wysiwyg = "true";
defparam \register|m~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \register|m~45feeder (
// Equation(s):
// \register|m~45feeder_combout  = ( \Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~45feeder .extended_lut = "off";
defparam \register|m~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \register|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~45 .is_wysiwyg = "true";
defparam \register|m~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \register|m~29feeder (
// Equation(s):
// \register|m~29feeder_combout  = ( \Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~29feeder .extended_lut = "off";
defparam \register|m~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N58
dffeas \register|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~29 .is_wysiwyg = "true";
defparam \register|m~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \register|m~13feeder (
// Equation(s):
// \register|m~13feeder_combout  = ( \Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~13feeder .extended_lut = "off";
defparam \register|m~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \register|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~13 .is_wysiwyg = "true";
defparam \register|m~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \register|m~244 (
// Equation(s):
// \register|m~244_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\register|m~13_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\register|m~29_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[0]~input_o  & (((\register|m~45_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~61_q ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\register|m~61_q ),
	.datac(!\register|m~45_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~29_q ),
	.datag(!\register|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~244 .extended_lut = "on";
defparam \register|m~244 .lut_mask = 64'h0A551B555F551B55;
defparam \register|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \register|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~77 .is_wysiwyg = "true";
defparam \register|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \register|m~180 (
// Equation(s):
// \register|m~180_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~244_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~244_combout  & (\register|m~77_q )) # (\register|m~244_combout  & ((\register|m~93_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~244_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~244_combout  & ((\register|m~109_q ))) # (\register|m~244_combout  & (\register|m~125_q ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~125_q ),
	.datac(!\register|m~109_q ),
	.datad(!\register|m~93_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~244_combout ),
	.datag(!\register|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~180 .extended_lut = "on";
defparam \register|m~180 .lut_mask = 64'h05050505AAFFBBBB;
defparam \register|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \reg_B[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[13] .is_wysiwyg = "true";
defparam \reg_B[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \val_B_wire[12]~14 (
// Equation(s):
// \val_B_wire[12]~14_combout  = ( reg_B[13] & ( reg_B[12] & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (\sximm5[12]~input_o ))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[11])))) ) ) ) # ( !reg_B[13] & ( 
// reg_B[12] & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (\sximm5[12]~input_o ))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout  & reg_B[11])))) ) ) ) # ( reg_B[13] & ( !reg_B[12] & ( (!\val_B_wire[8]~1_combout  & 
// (\sximm5[12]~input_o  & (!\val_B_wire[8]~2_combout ))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[11])))) ) ) ) # ( !reg_B[13] & ( !reg_B[12] & ( (!\val_B_wire[8]~1_combout  & (\sximm5[12]~input_o  & (!\val_B_wire[8]~2_combout 
// ))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout  & reg_B[11])))) ) ) )

	.dataa(!\val_B_wire[8]~1_combout ),
	.datab(!\sximm5[12]~input_o ),
	.datac(!\val_B_wire[8]~2_combout ),
	.datad(!reg_B[11]),
	.datae(!reg_B[13]),
	.dataf(!reg_B[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[12]~14 .extended_lut = "off";
defparam \val_B_wire[12]~14 .lut_mask = 64'h202570752A2F7A7F;
defparam \val_B_wire[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N33
cyclonev_lcell_comb \arithmetic|Selector3~0 (
// Equation(s):
// \arithmetic|Selector3~0_combout  = ( \val_B_wire[12]~14_combout  & ( (!\ALU_op[1]~input_o  & (!\arithmetic|arithmetic|bit11|WideOr0~0_combout  $ (!\val_A_wire[12]~10_combout  $ (\ALU_op[0]~input_o )))) # (\ALU_op[1]~input_o  & 
// (((\val_A_wire[12]~10_combout  & !\ALU_op[0]~input_o )))) ) ) # ( !\val_B_wire[12]~14_combout  & ( !\ALU_op[0]~input_o  $ (((!\arithmetic|arithmetic|bit11|WideOr0~0_combout  $ (!\val_A_wire[12]~10_combout )) # (\ALU_op[1]~input_o ))) ) )

	.dataa(!\arithmetic|arithmetic|bit11|WideOr0~0_combout ),
	.datab(!\val_A_wire[12]~10_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(gnd),
	.dataf(!\val_B_wire[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector3~0 .extended_lut = "off";
defparam \arithmetic|Selector3~0 .lut_mask = 64'h960F960F69306930;
defparam \arithmetic|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N35
dffeas \reg_C[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[12] .is_wysiwyg = "true";
defparam \reg_C[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \mdata[12]~input (
	.i(mdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[12]~input_o ));
// synopsys translate_off
defparam \mdata[12]~input .bus_hold = "false";
defparam \mdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \mdata[12]~input_o  & ( (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o  & ((reg_C[12]))) # (\wb_sel[1]~input_o  & (\sximm8[12]~input_o )))) # (\wb_sel[0]~input_o  & (\wb_sel[1]~input_o )) ) ) # ( !\mdata[12]~input_o  & ( 
// (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o  & ((reg_C[12]))) # (\wb_sel[1]~input_o  & (\sximm8[12]~input_o )))) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\sximm8[12]~input_o ),
	.datad(!reg_C[12]),
	.datae(gnd),
	.dataf(!\mdata[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h028A028A139B139B;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N32
dffeas \register|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~124 .is_wysiwyg = "true";
defparam \register|m~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \register|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~108 .is_wysiwyg = "true";
defparam \register|m~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \register|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~92 .is_wysiwyg = "true";
defparam \register|m~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \register|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~28 .is_wysiwyg = "true";
defparam \register|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \register|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~44 .is_wysiwyg = "true";
defparam \register|m~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N32
dffeas \register|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~60 .is_wysiwyg = "true";
defparam \register|m~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \register|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~12 .is_wysiwyg = "true";
defparam \register|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \register|m~240 (
// Equation(s):
// \register|m~240_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\register|m~12_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~28_q ))) ) ) # ( \r_addr[1]~input_o  & ( 
// ((!\r_addr[0]~input_o  & (\register|m~44_q  & (!\r_addr[2]~input_o ))) # (\r_addr[0]~input_o  & (((\register|m~60_q ) # (\r_addr[2]~input_o ))))) ) )

	.dataa(!\register|m~28_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~44_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~60_q ),
	.datag(!\register|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~240 .extended_lut = "on";
defparam \register|m~240 .lut_mask = 64'h1D330C331D333F33;
defparam \register|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \register|m~76feeder (
// Equation(s):
// \register|m~76feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~76feeder .extended_lut = "off";
defparam \register|m~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N34
dffeas \register|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~76 .is_wysiwyg = "true";
defparam \register|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \register|m~176 (
// Equation(s):
// \register|m~176_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~240_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~240_combout  & (\register|m~76_q )) # (\register|m~240_combout  & ((\register|m~92_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~240_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~240_combout  & ((\register|m~108_q ))) # (\register|m~240_combout  & (\register|m~124_q ))))) ) )

	.dataa(!\register|m~124_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~108_q ),
	.datad(!\register|m~92_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~240_combout ),
	.datag(!\register|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~176 .extended_lut = "on";
defparam \register|m~176 .lut_mask = 64'h03030303CCFFDDDD;
defparam \register|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \reg_B[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[12] .is_wysiwyg = "true";
defparam \reg_B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \val_B_wire[11]~13 (
// Equation(s):
// \val_B_wire[11]~13_combout  = ( reg_B[12] & ( reg_B[11] & ( (!\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout ) # (\sximm5[11]~input_o )))) # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout )) # (reg_B[10]))) ) ) ) # ( !reg_B[12] & ( 
// reg_B[11] & ( (!\val_B_wire[8]~2_combout  & (((\sximm5[11]~input_o  & !\val_B_wire[8]~1_combout )))) # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout )) # (reg_B[10]))) ) ) ) # ( reg_B[12] & ( !reg_B[11] & ( (!\val_B_wire[8]~2_combout  & 
// (((\val_B_wire[8]~1_combout ) # (\sximm5[11]~input_o )))) # (\val_B_wire[8]~2_combout  & (reg_B[10] & ((\val_B_wire[8]~1_combout )))) ) ) ) # ( !reg_B[12] & ( !reg_B[11] & ( (!\val_B_wire[8]~2_combout  & (((\sximm5[11]~input_o  & !\val_B_wire[8]~1_combout 
// )))) # (\val_B_wire[8]~2_combout  & (reg_B[10] & ((\val_B_wire[8]~1_combout )))) ) ) )

	.dataa(!reg_B[10]),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!\sximm5[11]~input_o ),
	.datad(!\val_B_wire[8]~1_combout ),
	.datae(!reg_B[12]),
	.dataf(!reg_B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[11]~13 .extended_lut = "off";
defparam \val_B_wire[11]~13 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \val_B_wire[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \arithmetic|Selector4~0 (
// Equation(s):
// \arithmetic|Selector4~0_combout  = ( \val_A_wire[11]~9_combout  & ( \arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B_wire[11]~13_combout ) ) ) ) # ( !\val_A_wire[11]~9_combout  & ( 
// \arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( (!\ALU_op[0]~input_o  & (!\val_B_wire[11]~13_combout  & !\ALU_op[1]~input_o )) # (\ALU_op[0]~input_o  & (!\val_B_wire[11]~13_combout  $ (!\ALU_op[1]~input_o ))) ) ) ) # ( \val_A_wire[11]~9_combout  & ( 
// !\arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B_wire[11]~13_combout  $ (((!\arithmetic|arithmetic|bit10|WideOr0~0_combout  & !\ALU_op[1]~input_o )))) ) ) ) # ( !\val_A_wire[11]~9_combout  & ( 
// !\arithmetic|arithmetic|bit10|WideOr0~2_combout  & ( (!\ALU_op[1]~input_o  & (!\arithmetic|arithmetic|bit10|WideOr0~0_combout  $ (!\ALU_op[0]~input_o  $ (\val_B_wire[11]~13_combout )))) # (\ALU_op[1]~input_o  & (((\ALU_op[0]~input_o  & 
// !\val_B_wire[11]~13_combout )))) ) ) )

	.dataa(!\arithmetic|arithmetic|bit10|WideOr0~0_combout ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\val_B_wire[11]~13_combout ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(!\val_A_wire[11]~9_combout ),
	.dataf(!\arithmetic|arithmetic|bit10|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector4~0 .extended_lut = "off";
defparam \arithmetic|Selector4~0 .lut_mask = 64'h6930963CC3303C3C;
defparam \arithmetic|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N14
dffeas \reg_C[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[11] .is_wysiwyg = "true";
defparam \reg_C[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \mdata[11]~input_o  & ( reg_C[11] & ( (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o ) # (\sximm8[11]~input_o ))) # (\wb_sel[0]~input_o  & (\wb_sel[1]~input_o )) ) ) ) # ( !\mdata[11]~input_o  & ( reg_C[11] & ( (!\wb_sel[0]~input_o  & 
// ((!\wb_sel[1]~input_o ) # (\sximm8[11]~input_o ))) ) ) ) # ( \mdata[11]~input_o  & ( !reg_C[11] & ( (\wb_sel[1]~input_o  & ((\sximm8[11]~input_o ) # (\wb_sel[0]~input_o ))) ) ) ) # ( !\mdata[11]~input_o  & ( !reg_C[11] & ( (!\wb_sel[0]~input_o  & 
// (\wb_sel[1]~input_o  & \sximm8[11]~input_o )) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\sximm8[11]~input_o ),
	.datad(gnd),
	.datae(!\mdata[11]~input_o ),
	.dataf(!reg_C[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h020213138A8A9B9B;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N44
dffeas \register|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~59 .is_wysiwyg = "true";
defparam \register|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \register|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~43 .is_wysiwyg = "true";
defparam \register|m~43 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \register|m~27feeder (
// Equation(s):
// \register|m~27feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~27feeder .extended_lut = "off";
defparam \register|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \register|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~27 .is_wysiwyg = "true";
defparam \register|m~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \register|m~11feeder (
// Equation(s):
// \register|m~11feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~11feeder .extended_lut = "off";
defparam \register|m~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \register|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~11 .is_wysiwyg = "true";
defparam \register|m~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \register|m~236 (
// Equation(s):
// \register|m~236_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\register|m~11_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\register|m~27_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[0]~input_o  & (((\register|m~43_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~59_q ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\register|m~59_q ),
	.datac(!\register|m~43_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~27_q ),
	.datag(!\register|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~236 .extended_lut = "on";
defparam \register|m~236 .lut_mask = 64'h0A551B555F551B55;
defparam \register|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N27
cyclonev_lcell_comb \register|m~107feeder (
// Equation(s):
// \register|m~107feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~107feeder .extended_lut = "off";
defparam \register|m~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N28
dffeas \register|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~107 .is_wysiwyg = "true";
defparam \register|m~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \register|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~91 .is_wysiwyg = "true";
defparam \register|m~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N34
dffeas \register|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~123 .is_wysiwyg = "true";
defparam \register|m~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \register|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~75 .is_wysiwyg = "true";
defparam \register|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N51
cyclonev_lcell_comb \register|m~172 (
// Equation(s):
// \register|m~172_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\register|m~236_combout )) # (\r_addr[2]~input_o  & ((!\register|m~236_combout  & (\register|m~75_q )) # (\register|m~236_combout  & (((\register|m~91_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\register|m~236_combout )) # (\r_addr[2]~input_o  & ((!\register|m~236_combout  & (\register|m~107_q )) # (\register|m~236_combout  & (((\register|m~123_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~236_combout ),
	.datac(!\register|m~107_q ),
	.datad(!\register|m~91_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~123_q ),
	.datag(!\register|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~172 .extended_lut = "on";
defparam \register|m~172 .lut_mask = 64'h2637262626373737;
defparam \register|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N53
dffeas \reg_B[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[11] .is_wysiwyg = "true";
defparam \reg_B[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \val_B_wire[10]~12 (
// Equation(s):
// \val_B_wire[10]~12_combout  = ( reg_B[10] & ( reg_B[11] & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (\sximm5[10]~input_o ))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[9])))) ) ) ) # ( !reg_B[10] & ( 
// reg_B[11] & ( (!\val_B_wire[8]~1_combout  & (\sximm5[10]~input_o  & (!\val_B_wire[8]~2_combout ))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[9])))) ) ) ) # ( reg_B[10] & ( !reg_B[11] & ( (!\val_B_wire[8]~1_combout  & 
// (((\val_B_wire[8]~2_combout )) # (\sximm5[10]~input_o ))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout  & reg_B[9])))) ) ) ) # ( !reg_B[10] & ( !reg_B[11] & ( (!\val_B_wire[8]~1_combout  & (\sximm5[10]~input_o  & (!\val_B_wire[8]~2_combout 
// ))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout  & reg_B[9])))) ) ) )

	.dataa(!\sximm5[10]~input_o ),
	.datab(!\val_B_wire[8]~1_combout ),
	.datac(!\val_B_wire[8]~2_combout ),
	.datad(!reg_B[9]),
	.datae(!reg_B[10]),
	.dataf(!reg_B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[10]~12 .extended_lut = "off";
defparam \val_B_wire[10]~12 .lut_mask = 64'h40434C4F70737C7F;
defparam \val_B_wire[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \arithmetic|Selector5~0 (
// Equation(s):
// \arithmetic|Selector5~0_combout  = ( \ALU_op[0]~input_o  & ( \arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( !\val_B_wire[10]~12_combout  $ (((!\val_A_wire[10]~8_combout  & !\ALU_op[1]~input_o ))) ) ) ) # ( !\ALU_op[0]~input_o  & ( 
// \arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( (!\val_A_wire[10]~8_combout  & (!\val_B_wire[10]~12_combout  & !\ALU_op[1]~input_o )) # (\val_A_wire[10]~8_combout  & (\val_B_wire[10]~12_combout )) ) ) ) # ( \ALU_op[0]~input_o  & ( 
// !\arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( !\val_B_wire[10]~12_combout  $ (((!\ALU_op[1]~input_o  & (!\arithmetic|arithmetic|bit9|WideOr0~0_combout  $ (!\val_A_wire[10]~8_combout ))))) ) ) ) # ( !\ALU_op[0]~input_o  & ( 
// !\arithmetic|arithmetic|bit9|WideOr0~2_combout  & ( (!\ALU_op[1]~input_o  & (!\arithmetic|arithmetic|bit9|WideOr0~0_combout  $ (!\val_A_wire[10]~8_combout  $ (\val_B_wire[10]~12_combout )))) # (\ALU_op[1]~input_o  & (((\val_A_wire[10]~8_combout  & 
// \val_B_wire[10]~12_combout )))) ) ) )

	.dataa(!\arithmetic|arithmetic|bit9|WideOr0~0_combout ),
	.datab(!\val_A_wire[10]~8_combout ),
	.datac(!\val_B_wire[10]~12_combout ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(!\ALU_op[0]~input_o ),
	.dataf(!\arithmetic|arithmetic|bit9|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector5~0 .extended_lut = "off";
defparam \arithmetic|Selector5~0 .lut_mask = 64'h690396F0C3033CF0;
defparam \arithmetic|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N20
dffeas \reg_C[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[10] .is_wysiwyg = "true";
defparam \reg_C[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \mdata[10]~input_o  & ( reg_C[10] & ( (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o ) # (\sximm8[10]~input_o ))) # (\wb_sel[0]~input_o  & (\wb_sel[1]~input_o )) ) ) ) # ( !\mdata[10]~input_o  & ( reg_C[10] & ( (!\wb_sel[0]~input_o  & 
// ((!\wb_sel[1]~input_o ) # (\sximm8[10]~input_o ))) ) ) ) # ( \mdata[10]~input_o  & ( !reg_C[10] & ( (\wb_sel[1]~input_o  & ((\sximm8[10]~input_o ) # (\wb_sel[0]~input_o ))) ) ) ) # ( !\mdata[10]~input_o  & ( !reg_C[10] & ( (!\wb_sel[0]~input_o  & 
// (\wb_sel[1]~input_o  & \sximm8[10]~input_o )) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\sximm8[10]~input_o ),
	.datad(gnd),
	.datae(!\mdata[10]~input_o ),
	.dataf(!reg_C[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h020213138A8A9B9B;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \register|m~122feeder (
// Equation(s):
// \register|m~122feeder_combout  = \Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~122feeder .extended_lut = "off";
defparam \register|m~122feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \register|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \register|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~122 .is_wysiwyg = "true";
defparam \register|m~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N35
dffeas \register|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~106 .is_wysiwyg = "true";
defparam \register|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N26
dffeas \register|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~58 .is_wysiwyg = "true";
defparam \register|m~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \register|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~42 .is_wysiwyg = "true";
defparam \register|m~42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \register|m~26feeder (
// Equation(s):
// \register|m~26feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~26feeder .extended_lut = "off";
defparam \register|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \register|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~26 .is_wysiwyg = "true";
defparam \register|m~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \register|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~10 .is_wysiwyg = "true";
defparam \register|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \register|m~232 (
// Equation(s):
// \register|m~232_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\register|m~10_q  & ((!\r_addr[2]~input_o )))) # (\r_addr[0]~input_o  & (((\r_addr[2]~input_o ) # (\register|m~26_q ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  
// & (((\register|m~42_q  & ((!\r_addr[2]~input_o )))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~58_q ))) ) )

	.dataa(!\register|m~58_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~42_q ),
	.datad(!\register|m~26_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\r_addr[2]~input_o ),
	.datag(!\register|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~232 .extended_lut = "on";
defparam \register|m~232 .lut_mask = 64'h0C3F1D1D33333333;
defparam \register|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \register|m~90feeder (
// Equation(s):
// \register|m~90feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~90feeder .extended_lut = "off";
defparam \register|m~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N52
dffeas \register|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~90 .is_wysiwyg = "true";
defparam \register|m~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N52
dffeas \register|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~74 .is_wysiwyg = "true";
defparam \register|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \register|m~168 (
// Equation(s):
// \register|m~168_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~232_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~232_combout  & (\register|m~74_q )) # (\register|m~232_combout  & ((\register|m~90_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~232_combout ))))) # (\r_addr[2]~input_o  & ((!\register|m~232_combout  & (((\register|m~106_q )))) # (\register|m~232_combout  & (\register|m~122_q )))) ) )

	.dataa(!\register|m~122_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~106_q ),
	.datad(!\register|m~232_combout ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~90_q ),
	.datag(!\register|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~168 .extended_lut = "on";
defparam \register|m~168 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \register|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \reg_B[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[10] .is_wysiwyg = "true";
defparam \reg_B[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \val_B_wire[9]~11 (
// Equation(s):
// \val_B_wire[9]~11_combout  = ( reg_B[9] & ( reg_B[8] & ( ((!\val_B_wire[8]~1_combout  & (\sximm5[9]~input_o )) # (\val_B_wire[8]~1_combout  & ((reg_B[10])))) # (\val_B_wire[8]~2_combout ) ) ) ) # ( !reg_B[9] & ( reg_B[8] & ( (!\val_B_wire[8]~1_combout  & 
// (\sximm5[9]~input_o  & ((!\val_B_wire[8]~2_combout )))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout ) # (reg_B[10])))) ) ) ) # ( reg_B[9] & ( !reg_B[8] & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (\sximm5[9]~input_o 
// ))) # (\val_B_wire[8]~1_combout  & (((reg_B[10] & !\val_B_wire[8]~2_combout )))) ) ) ) # ( !reg_B[9] & ( !reg_B[8] & ( (!\val_B_wire[8]~2_combout  & ((!\val_B_wire[8]~1_combout  & (\sximm5[9]~input_o )) # (\val_B_wire[8]~1_combout  & ((reg_B[10]))))) ) ) 
// )

	.dataa(!\val_B_wire[8]~1_combout ),
	.datab(!\sximm5[9]~input_o ),
	.datac(!reg_B[10]),
	.datad(!\val_B_wire[8]~2_combout ),
	.datae(!reg_B[9]),
	.dataf(!reg_B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[9]~11 .extended_lut = "off";
defparam \val_B_wire[9]~11 .lut_mask = 64'h270027AA275527FF;
defparam \val_B_wire[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \arithmetic|arithmetic|bit8|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit8|WideOr0~0_combout  = ( \arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( (!\val_A_wire[8]~7_combout  & (\arithmetic|arithmetic|b_new_wire [8] & (\arithmetic|arithmetic|b_new_wire [7] & \val_A_wire[7]~6_combout ))) # 
// (\val_A_wire[8]~7_combout  & (((\arithmetic|arithmetic|b_new_wire [7] & \val_A_wire[7]~6_combout )) # (\arithmetic|arithmetic|b_new_wire [8]))) ) ) # ( !\arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( (!\val_A_wire[8]~7_combout  & 
// (\arithmetic|arithmetic|b_new_wire [8] & ((\val_A_wire[7]~6_combout ) # (\arithmetic|arithmetic|b_new_wire [7])))) # (\val_A_wire[8]~7_combout  & (((\val_A_wire[7]~6_combout ) # (\arithmetic|arithmetic|b_new_wire [7])) # (\arithmetic|arithmetic|b_new_wire 
// [8]))) ) )

	.dataa(!\val_A_wire[8]~7_combout ),
	.datab(!\arithmetic|arithmetic|b_new_wire [8]),
	.datac(!\arithmetic|arithmetic|b_new_wire [7]),
	.datad(!\val_A_wire[7]~6_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit8|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit8|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit8|WideOr0~0 .lut_mask = 64'h1777177711171117;
defparam \arithmetic|arithmetic|bit8|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \arithmetic|Selector6~0 (
// Equation(s):
// \arithmetic|Selector6~0_combout  = ( \ALU_op[0]~input_o  & ( \arithmetic|arithmetic|bit8|WideOr0~0_combout  & ( !\val_B_wire[9]~11_combout  $ (((!\ALU_op[1]~input_o  & ((!reg_A[9]) # (\sel_A~input_o ))))) ) ) ) # ( !\ALU_op[0]~input_o  & ( 
// \arithmetic|arithmetic|bit8|WideOr0~0_combout  & ( (!\val_B_wire[9]~11_combout  & (!\ALU_op[1]~input_o  & ((!reg_A[9]) # (\sel_A~input_o )))) # (\val_B_wire[9]~11_combout  & (!\sel_A~input_o  & ((reg_A[9])))) ) ) ) # ( \ALU_op[0]~input_o  & ( 
// !\arithmetic|arithmetic|bit8|WideOr0~0_combout  & ( !\val_B_wire[9]~11_combout  $ (((!\sel_A~input_o  & (!\ALU_op[1]~input_o  & reg_A[9])))) ) ) ) # ( !\ALU_op[0]~input_o  & ( !\arithmetic|arithmetic|bit8|WideOr0~0_combout  & ( (!\val_B_wire[9]~11_combout 
//  & (!\sel_A~input_o  & (!\ALU_op[1]~input_o  & reg_A[9]))) # (\val_B_wire[9]~11_combout  & (!\ALU_op[1]~input_o  $ (((!\sel_A~input_o  & reg_A[9]))))) ) ) )

	.dataa(!\sel_A~input_o ),
	.datab(!\val_B_wire[9]~11_combout ),
	.datac(!\ALU_op[1]~input_o ),
	.datad(!reg_A[9]),
	.datae(!\ALU_op[0]~input_o ),
	.dataf(!\arithmetic|arithmetic|bit8|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector6~0 .extended_lut = "off";
defparam \arithmetic|Selector6~0 .lut_mask = 64'h3092CC6CC0623C9C;
defparam \arithmetic|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N26
dffeas \reg_C[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[9] .is_wysiwyg = "true";
defparam \reg_C[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( reg_C[9] & ( (!\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o )))) # (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & ((\sximm8[9]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[9]~input_o )))) ) ) # ( !reg_C[9] & ( (\wb_sel[1]~input_o  & 
// ((!\wb_sel[0]~input_o  & ((\sximm8[9]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[9]~input_o )))) ) )

	.dataa(!\mdata[9]~input_o ),
	.datab(!\sximm8[9]~input_o ),
	.datac(!\wb_sel[1]~input_o ),
	.datad(!\wb_sel[0]~input_o ),
	.datae(!reg_C[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0305F3050305F305;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \register|m~89feeder (
// Equation(s):
// \register|m~89feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~89feeder .extended_lut = "off";
defparam \register|m~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N43
dffeas \register|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~89 .is_wysiwyg = "true";
defparam \register|m~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \register|m~121feeder (
// Equation(s):
// \register|m~121feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~121feeder .extended_lut = "off";
defparam \register|m~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \register|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~121 .is_wysiwyg = "true";
defparam \register|m~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \register|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~105 .is_wysiwyg = "true";
defparam \register|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N16
dffeas \register|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~25 .is_wysiwyg = "true";
defparam \register|m~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \register|m~41feeder (
// Equation(s):
// \register|m~41feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~41feeder .extended_lut = "off";
defparam \register|m~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \register|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~41 .is_wysiwyg = "true";
defparam \register|m~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \register|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~57 .is_wysiwyg = "true";
defparam \register|m~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \register|m~9feeder (
// Equation(s):
// \register|m~9feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~9feeder .extended_lut = "off";
defparam \register|m~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N43
dffeas \register|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~9 .is_wysiwyg = "true";
defparam \register|m~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \register|m~228 (
// Equation(s):
// \register|m~228_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\register|m~9_q )))) # (\r_addr[0]~input_o  & (\register|m~25_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( \r_addr[1]~input_o 
//  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\register|m~41_q )) # (\r_addr[0]~input_o  & ((\register|m~57_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~25_q ),
	.datac(!\register|m~41_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~57_q ),
	.datag(!\register|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~228 .extended_lut = "on";
defparam \register|m~228 .lut_mask = 64'h0A770A550A770AFF;
defparam \register|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \register|m~73feeder (
// Equation(s):
// \register|m~73feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~73feeder .extended_lut = "off";
defparam \register|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \register|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~73 .is_wysiwyg = "true";
defparam \register|m~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \register|m~164 (
// Equation(s):
// \register|m~164_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~228_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~228_combout  & ((\register|m~73_q ))) # (\register|m~228_combout  & (\register|m~89_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~228_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~228_combout  & ((\register|m~105_q ))) # (\register|m~228_combout  & (\register|m~121_q ))))) ) )

	.dataa(!\register|m~89_q ),
	.datab(!\register|m~121_q ),
	.datac(!\register|m~105_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~228_combout ),
	.datag(!\register|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~164 .extended_lut = "on";
defparam \register|m~164 .lut_mask = 64'h000F000FFF55FF33;
defparam \register|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \reg_B[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[9] .is_wysiwyg = "true";
defparam \reg_B[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \val_B_wire[8]~10 (
// Equation(s):
// \val_B_wire[8]~10_combout  = ( reg_B[9] & ( reg_B[8] & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (\sximm5[8]~input_o ))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[7])))) ) ) ) # ( !reg_B[9] & ( reg_B[8] 
// & ( (!\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )) # (\sximm5[8]~input_o ))) # (\val_B_wire[8]~1_combout  & (((reg_B[7] & \val_B_wire[8]~2_combout )))) ) ) ) # ( reg_B[9] & ( !reg_B[8] & ( (!\val_B_wire[8]~1_combout  & (\sximm5[8]~input_o  & 
// ((!\val_B_wire[8]~2_combout )))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout ) # (reg_B[7])))) ) ) ) # ( !reg_B[9] & ( !reg_B[8] & ( (!\val_B_wire[8]~1_combout  & (\sximm5[8]~input_o  & ((!\val_B_wire[8]~2_combout )))) # 
// (\val_B_wire[8]~1_combout  & (((reg_B[7] & \val_B_wire[8]~2_combout )))) ) ) )

	.dataa(!\sximm5[8]~input_o ),
	.datab(!\val_B_wire[8]~1_combout ),
	.datac(!reg_B[7]),
	.datad(!\val_B_wire[8]~2_combout ),
	.datae(!reg_B[9]),
	.dataf(!reg_B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[8]~10 .extended_lut = "off";
defparam \val_B_wire[8]~10 .lut_mask = 64'h4403770344CF77CF;
defparam \val_B_wire[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N57
cyclonev_lcell_comb \arithmetic|Selector7~0 (
// Equation(s):
// \arithmetic|Selector7~0_combout  = ( \arithmetic|arithmetic|bit7|WideOr0~0_combout  & ( (!\ALU_op[1]~input_o  & (!\ALU_op[0]~input_o  $ (!\val_A_wire[8]~7_combout  $ (\val_B_wire[8]~10_combout )))) # (\ALU_op[1]~input_o  & ((!\ALU_op[0]~input_o  & 
// (\val_A_wire[8]~7_combout  & \val_B_wire[8]~10_combout )) # (\ALU_op[0]~input_o  & ((!\val_B_wire[8]~10_combout ))))) ) ) # ( !\arithmetic|arithmetic|bit7|WideOr0~0_combout  & ( (!\ALU_op[1]~input_o  & (!\ALU_op[0]~input_o  $ (!\val_A_wire[8]~7_combout  $ 
// (!\val_B_wire[8]~10_combout )))) # (\ALU_op[1]~input_o  & ((!\ALU_op[0]~input_o  & (\val_A_wire[8]~7_combout  & \val_B_wire[8]~10_combout )) # (\ALU_op[0]~input_o  & ((!\val_B_wire[8]~10_combout ))))) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\val_A_wire[8]~7_combout ),
	.datad(!\val_B_wire[8]~10_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit7|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector7~0 .extended_lut = "off";
defparam \arithmetic|Selector7~0 .lut_mask = 64'h932C932C39863986;
defparam \arithmetic|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N59
dffeas \reg_C[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[8] .is_wysiwyg = "true";
defparam \reg_C[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \sximm8[8]~input_o  & ( reg_C[8] & ( (!\wb_sel[0]~input_o ) # ((\mdata[8]~input_o  & \wb_sel[1]~input_o )) ) ) ) # ( !\sximm8[8]~input_o  & ( reg_C[8] & ( (!\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o ))) # (\wb_sel[1]~input_o  & 
// (\mdata[8]~input_o  & \wb_sel[0]~input_o )) ) ) ) # ( \sximm8[8]~input_o  & ( !reg_C[8] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o ) # (\mdata[8]~input_o ))) ) ) ) # ( !\sximm8[8]~input_o  & ( !reg_C[8] & ( (\mdata[8]~input_o  & (\wb_sel[1]~input_o  
// & \wb_sel[0]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\mdata[8]~input_o ),
	.datac(!\wb_sel[1]~input_o ),
	.datad(!\wb_sel[0]~input_o ),
	.datae(!\sximm8[8]~input_o ),
	.dataf(!reg_C[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h00030F03F003FF03;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N37
dffeas \register|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~88 .is_wysiwyg = "true";
defparam \register|m~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \register|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~120 .is_wysiwyg = "true";
defparam \register|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \register|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~104 .is_wysiwyg = "true";
defparam \register|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \register|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~56 .is_wysiwyg = "true";
defparam \register|m~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \register|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~40 .is_wysiwyg = "true";
defparam \register|m~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N55
dffeas \register|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~24 .is_wysiwyg = "true";
defparam \register|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N47
dffeas \register|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~8 .is_wysiwyg = "true";
defparam \register|m~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \register|m~224 (
// Equation(s):
// \register|m~224_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\register|m~8_q )) # (\r_addr[0]~input_o  & ((\register|m~24_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( \r_addr[1]~input_o 
//  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\register|m~40_q )))) # (\r_addr[0]~input_o  & (\register|m~56_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~56_q ),
	.datac(!\register|m~40_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~24_q ),
	.datag(!\register|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~224 .extended_lut = "on";
defparam \register|m~224 .lut_mask = 64'h0A550A770AFF0A77;
defparam \register|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \register|m~72feeder (
// Equation(s):
// \register|m~72feeder_combout  = ( \Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~72feeder .extended_lut = "off";
defparam \register|m~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N58
dffeas \register|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~72 .is_wysiwyg = "true";
defparam \register|m~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \register|m~160 (
// Equation(s):
// \register|m~160_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~224_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~224_combout  & ((\register|m~72_q ))) # (\register|m~224_combout  & (\register|m~88_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~224_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~224_combout  & ((\register|m~104_q ))) # (\register|m~224_combout  & (\register|m~120_q ))))) ) )

	.dataa(!\register|m~88_q ),
	.datab(!\register|m~120_q ),
	.datac(!\register|m~104_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~224_combout ),
	.datag(!\register|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~160 .extended_lut = "on";
defparam \register|m~160 .lut_mask = 64'h000F000FFF55FF33;
defparam \register|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \reg_B[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[8] .is_wysiwyg = "true";
defparam \reg_B[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \val_B_wire[7]~9 (
// Equation(s):
// \val_B_wire[7]~9_combout  = ( reg_B[6] & ( reg_B[8] & ( ((!\val_B_wire[8]~2_combout  & (\sximm5[7]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[7])))) # (\val_B_wire[8]~1_combout ) ) ) ) # ( !reg_B[6] & ( reg_B[8] & ( (!\val_B_wire[8]~1_combout  & 
// ((!\val_B_wire[8]~2_combout  & (\sximm5[7]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[7]))))) # (\val_B_wire[8]~1_combout  & (((!\val_B_wire[8]~2_combout )))) ) ) ) # ( reg_B[6] & ( !reg_B[8] & ( (!\val_B_wire[8]~1_combout  & 
// ((!\val_B_wire[8]~2_combout  & (\sximm5[7]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[7]))))) # (\val_B_wire[8]~1_combout  & (((\val_B_wire[8]~2_combout )))) ) ) ) # ( !reg_B[6] & ( !reg_B[8] & ( (!\val_B_wire[8]~1_combout  & 
// ((!\val_B_wire[8]~2_combout  & (\sximm5[7]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[7]))))) ) ) )

	.dataa(!\sximm5[7]~input_o ),
	.datab(!\val_B_wire[8]~1_combout ),
	.datac(!\val_B_wire[8]~2_combout ),
	.datad(!reg_B[7]),
	.datae(!reg_B[6]),
	.dataf(!reg_B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[7]~9 .extended_lut = "off";
defparam \val_B_wire[7]~9 .lut_mask = 64'h404C434F707C737F;
defparam \val_B_wire[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \arithmetic|Selector8~0 (
// Equation(s):
// \arithmetic|Selector8~0_combout  = ( \arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( (!\ALU_op[1]~input_o  & (!\val_B_wire[7]~9_combout  $ (!\ALU_op[0]~input_o  $ (\val_A_wire[7]~6_combout )))) # (\ALU_op[1]~input_o  & ((!\val_B_wire[7]~9_combout  & 
// (\ALU_op[0]~input_o )) # (\val_B_wire[7]~9_combout  & (!\ALU_op[0]~input_o  & \val_A_wire[7]~6_combout )))) ) ) # ( !\arithmetic|arithmetic|bit6|WideOr0~0_combout  & ( (!\val_B_wire[7]~9_combout  & (!\ALU_op[0]~input_o  $ (((\val_A_wire[7]~6_combout ) # 
// (\ALU_op[1]~input_o ))))) # (\val_B_wire[7]~9_combout  & ((!\ALU_op[0]~input_o  & ((\val_A_wire[7]~6_combout ))) # (\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & !\val_A_wire[7]~6_combout )))) ) )

	.dataa(!\val_B_wire[7]~9_combout ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\ALU_op[1]~input_o ),
	.datad(!\val_A_wire[7]~6_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector8~0 .extended_lut = "off";
defparam \arithmetic|Selector8~0 .lut_mask = 64'h9266926662966296;
defparam \arithmetic|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \reg_C[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[7] .is_wysiwyg = "true";
defparam \reg_C[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \mdata[7]~input_o  & ( reg_C[7] & ( (!\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o ) # (\sximm8[7]~input_o )))) # (\wb_sel[0]~input_o  & (((\wb_sel[1]~input_o )) # (\pc[7]~input_o ))) ) ) ) # ( !\mdata[7]~input_o  & ( reg_C[7] & ( 
// (!\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o ) # (\sximm8[7]~input_o )))) # (\wb_sel[0]~input_o  & (\pc[7]~input_o  & ((!\wb_sel[1]~input_o )))) ) ) ) # ( \mdata[7]~input_o  & ( !reg_C[7] & ( (!\wb_sel[0]~input_o  & (((\sximm8[7]~input_o  & 
// \wb_sel[1]~input_o )))) # (\wb_sel[0]~input_o  & (((\wb_sel[1]~input_o )) # (\pc[7]~input_o ))) ) ) ) # ( !\mdata[7]~input_o  & ( !reg_C[7] & ( (!\wb_sel[0]~input_o  & (((\sximm8[7]~input_o  & \wb_sel[1]~input_o )))) # (\wb_sel[0]~input_o  & 
// (\pc[7]~input_o  & ((!\wb_sel[1]~input_o )))) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\pc[7]~input_o ),
	.datac(!\sximm8[7]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!\mdata[7]~input_o ),
	.dataf(!reg_C[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N52
dffeas \register|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~119 .is_wysiwyg = "true";
defparam \register|m~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \register|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~87 .is_wysiwyg = "true";
defparam \register|m~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N35
dffeas \register|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~103 .is_wysiwyg = "true";
defparam \register|m~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N55
dffeas \register|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~39 .is_wysiwyg = "true";
defparam \register|m~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \register|m~23feeder (
// Equation(s):
// \register|m~23feeder_combout  = \Mux8~0_combout 

	.dataa(!\Mux8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~23feeder .extended_lut = "off";
defparam \register|m~23feeder .lut_mask = 64'h5555555555555555;
defparam \register|m~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \register|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~23 .is_wysiwyg = "true";
defparam \register|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \register|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~55 .is_wysiwyg = "true";
defparam \register|m~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \register|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~7 .is_wysiwyg = "true";
defparam \register|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \register|m~220 (
// Equation(s):
// \register|m~220_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\register|m~7_q )) # (\r_addr[0]~input_o  & (((\register|m~23_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\register|m~39_q )) # (\r_addr[0]~input_o  & (((\register|m~55_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~39_q ),
	.datad(!\register|m~23_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~55_q ),
	.datag(!\register|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~220 .extended_lut = "on";
defparam \register|m~220 .lut_mask = 64'h193B1919193B3B3B;
defparam \register|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \register|m~71feeder (
// Equation(s):
// \register|m~71feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~71feeder .extended_lut = "off";
defparam \register|m~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N52
dffeas \register|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~71 .is_wysiwyg = "true";
defparam \register|m~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \register|m~156 (
// Equation(s):
// \register|m~156_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~220_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~220_combout  & ((\register|m~71_q ))) # (\register|m~220_combout  & (\register|m~87_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~220_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~220_combout  & ((\register|m~103_q ))) # (\register|m~220_combout  & (\register|m~119_q ))))) ) )

	.dataa(!\register|m~119_q ),
	.datab(!\register|m~87_q ),
	.datac(!\register|m~103_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~220_combout ),
	.datag(!\register|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~156 .extended_lut = "on";
defparam \register|m~156 .lut_mask = 64'h000F000FFF33FF55;
defparam \register|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \reg_B[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[7] .is_wysiwyg = "true";
defparam \reg_B[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \val_B_wire[6]~8 (
// Equation(s):
// \val_B_wire[6]~8_combout  = ( \val_B_wire[8]~1_combout  & ( reg_B[6] & ( (!\val_B_wire[8]~2_combout  & ((reg_B[7]))) # (\val_B_wire[8]~2_combout  & (reg_B[5])) ) ) ) # ( !\val_B_wire[8]~1_combout  & ( reg_B[6] & ( (\val_B_wire[8]~2_combout ) # 
// (\sximm5[6]~input_o ) ) ) ) # ( \val_B_wire[8]~1_combout  & ( !reg_B[6] & ( (!\val_B_wire[8]~2_combout  & ((reg_B[7]))) # (\val_B_wire[8]~2_combout  & (reg_B[5])) ) ) ) # ( !\val_B_wire[8]~1_combout  & ( !reg_B[6] & ( (\sximm5[6]~input_o  & 
// !\val_B_wire[8]~2_combout ) ) ) )

	.dataa(!\sximm5[6]~input_o ),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!reg_B[5]),
	.datad(!reg_B[7]),
	.datae(!\val_B_wire[8]~1_combout ),
	.dataf(!reg_B[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[6]~8 .extended_lut = "off";
defparam \val_B_wire[6]~8 .lut_mask = 64'h444403CF777703CF;
defparam \val_B_wire[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \arithmetic|Selector9~0 (
// Equation(s):
// \arithmetic|Selector9~0_combout  = ( \arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( \val_A_wire[6]~5_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B_wire[6]~8_combout ) ) ) ) # ( !\arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( 
// \val_A_wire[6]~5_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B_wire[6]~8_combout  $ (((!\ALU_op[1]~input_o  & !\arithmetic|arithmetic|bit5|WideOr0~0_combout )))) ) ) ) # ( \arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( !\val_A_wire[6]~5_combout  & ( 
// (!\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & !\val_B_wire[6]~8_combout )) # (\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  $ (!\val_B_wire[6]~8_combout ))) ) ) ) # ( !\arithmetic|arithmetic|bit5|WideOr0~2_combout  & ( !\val_A_wire[6]~5_combout  & ( 
// (!\ALU_op[1]~input_o  & (!\ALU_op[0]~input_o  $ (!\val_B_wire[6]~8_combout  $ (\arithmetic|arithmetic|bit5|WideOr0~0_combout )))) # (\ALU_op[1]~input_o  & (\ALU_op[0]~input_o  & (!\val_B_wire[6]~8_combout ))) ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\val_B_wire[6]~8_combout ),
	.datad(!\arithmetic|arithmetic|bit5|WideOr0~0_combout ),
	.datae(!\arithmetic|arithmetic|bit5|WideOr0~2_combout ),
	.dataf(!\val_A_wire[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector9~0 .extended_lut = "off";
defparam \arithmetic|Selector9~0 .lut_mask = 64'h58949494965A5A5A;
defparam \arithmetic|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N2
dffeas \reg_C[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[6] .is_wysiwyg = "true";
defparam \reg_C[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \sximm8[6]~input (
	.i(sximm8[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[6]~input_o ));
// synopsys translate_off
defparam \sximm8[6]~input .bus_hold = "false";
defparam \sximm8[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \pc[6]~input (
	.i(pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[6]~input_o ));
// synopsys translate_off
defparam \pc[6]~input .bus_hold = "false";
defparam \pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \mdata[6]~input (
	.i(mdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[6]~input_o ));
// synopsys translate_off
defparam \mdata[6]~input .bus_hold = "false";
defparam \mdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \mdata[6]~input_o  & ( \wb_sel[0]~input_o  & ( (\wb_sel[1]~input_o ) # (\pc[6]~input_o ) ) ) ) # ( !\mdata[6]~input_o  & ( \wb_sel[0]~input_o  & ( (\pc[6]~input_o  & !\wb_sel[1]~input_o ) ) ) ) # ( \mdata[6]~input_o  & ( 
// !\wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o  & (reg_C[6])) # (\wb_sel[1]~input_o  & ((\sximm8[6]~input_o ))) ) ) ) # ( !\mdata[6]~input_o  & ( !\wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o  & (reg_C[6])) # (\wb_sel[1]~input_o  & ((\sximm8[6]~input_o ))) 
// ) ) )

	.dataa(!reg_C[6]),
	.datab(!\sximm8[6]~input_o ),
	.datac(!\pc[6]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!\mdata[6]~input_o ),
	.dataf(!\wb_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \register|m~118feeder (
// Equation(s):
// \register|m~118feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~118feeder .extended_lut = "off";
defparam \register|m~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N10
dffeas \register|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~118 .is_wysiwyg = "true";
defparam \register|m~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N57
cyclonev_lcell_comb \register|m~102feeder (
// Equation(s):
// \register|m~102feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~102feeder .extended_lut = "off";
defparam \register|m~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N58
dffeas \register|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~102 .is_wysiwyg = "true";
defparam \register|m~102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \register|m~86feeder (
// Equation(s):
// \register|m~86feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~86feeder .extended_lut = "off";
defparam \register|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N46
dffeas \register|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~86 .is_wysiwyg = "true";
defparam \register|m~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \register|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~54 .is_wysiwyg = "true";
defparam \register|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N20
dffeas \register|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~38 .is_wysiwyg = "true";
defparam \register|m~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \register|m~22feeder (
// Equation(s):
// \register|m~22feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~22feeder .extended_lut = "off";
defparam \register|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N53
dffeas \register|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~22 .is_wysiwyg = "true";
defparam \register|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \register|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~6 .is_wysiwyg = "true";
defparam \register|m~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \register|m~216 (
// Equation(s):
// \register|m~216_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\register|m~6_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\register|m~22_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o 
//  & (((\register|m~38_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~54_q ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\register|m~54_q ),
	.datac(!\register|m~38_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~22_q ),
	.datag(!\register|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~216 .extended_lut = "on";
defparam \register|m~216 .lut_mask = 64'h0A551B555F551B55;
defparam \register|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \register|m~70feeder (
// Equation(s):
// \register|m~70feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~70feeder .extended_lut = "off";
defparam \register|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N47
dffeas \register|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~70 .is_wysiwyg = "true";
defparam \register|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \register|m~152 (
// Equation(s):
// \register|m~152_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~216_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~216_combout  & (\register|m~70_q )) # (\register|m~216_combout  & ((\register|m~86_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~216_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~216_combout  & ((\register|m~102_q ))) # (\register|m~216_combout  & (\register|m~118_q ))))) ) )

	.dataa(!\register|m~118_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~102_q ),
	.datad(!\register|m~86_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~216_combout ),
	.datag(!\register|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~152 .extended_lut = "on";
defparam \register|m~152 .lut_mask = 64'h03030303CCFFDDDD;
defparam \register|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \reg_B[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[6] .is_wysiwyg = "true";
defparam \reg_B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \val_B_wire[5]~7 (
// Equation(s):
// \val_B_wire[5]~7_combout  = ( reg_B[5] & ( reg_B[6] & ( (!\val_B_wire[8]~1_combout  & (((\sximm5[5]~input_o )) # (\val_B_wire[8]~2_combout ))) # (\val_B_wire[8]~1_combout  & ((!\val_B_wire[8]~2_combout ) # ((reg_B[4])))) ) ) ) # ( !reg_B[5] & ( reg_B[6] & 
// ( (!\val_B_wire[8]~1_combout  & (!\val_B_wire[8]~2_combout  & ((\sximm5[5]~input_o )))) # (\val_B_wire[8]~1_combout  & ((!\val_B_wire[8]~2_combout ) # ((reg_B[4])))) ) ) ) # ( reg_B[5] & ( !reg_B[6] & ( (!\val_B_wire[8]~1_combout  & (((\sximm5[5]~input_o 
// )) # (\val_B_wire[8]~2_combout ))) # (\val_B_wire[8]~1_combout  & (\val_B_wire[8]~2_combout  & (reg_B[4]))) ) ) ) # ( !reg_B[5] & ( !reg_B[6] & ( (!\val_B_wire[8]~1_combout  & (!\val_B_wire[8]~2_combout  & ((\sximm5[5]~input_o )))) # 
// (\val_B_wire[8]~1_combout  & (\val_B_wire[8]~2_combout  & (reg_B[4]))) ) ) )

	.dataa(!\val_B_wire[8]~1_combout ),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!reg_B[4]),
	.datad(!\sximm5[5]~input_o ),
	.datae(!reg_B[5]),
	.dataf(!reg_B[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[5]~7 .extended_lut = "off";
defparam \val_B_wire[5]~7 .lut_mask = 64'h018923AB45CD67EF;
defparam \val_B_wire[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \arithmetic|Selector10~0 (
// Equation(s):
// \arithmetic|Selector10~0_combout  = ( \arithmetic|arithmetic|bit4|WideOr0~0_combout  & ( \arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_B_wire[5]~7_combout  & (!\ALU_op[0]~input_o  $ (((\ALU_op[1]~input_o ) # (\val_A_wire[5]~4_combout ))))) # 
// (\val_B_wire[5]~7_combout  & ((!\val_A_wire[5]~4_combout  & (!\ALU_op[1]~input_o  & \ALU_op[0]~input_o )) # (\val_A_wire[5]~4_combout  & ((!\ALU_op[0]~input_o ))))) ) ) ) # ( !\arithmetic|arithmetic|bit4|WideOr0~0_combout  & ( 
// \arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_B_wire[5]~7_combout  & (!\ALU_op[0]~input_o  $ (((\ALU_op[1]~input_o ) # (\val_A_wire[5]~4_combout ))))) # (\val_B_wire[5]~7_combout  & ((!\val_A_wire[5]~4_combout  & (!\ALU_op[1]~input_o  & 
// \ALU_op[0]~input_o )) # (\val_A_wire[5]~4_combout  & ((!\ALU_op[0]~input_o ))))) ) ) ) # ( \arithmetic|arithmetic|bit4|WideOr0~0_combout  & ( !\arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_B_wire[5]~7_combout  & (!\ALU_op[0]~input_o  $ 
// (((\ALU_op[1]~input_o ) # (\val_A_wire[5]~4_combout ))))) # (\val_B_wire[5]~7_combout  & ((!\val_A_wire[5]~4_combout  & (!\ALU_op[1]~input_o  & \ALU_op[0]~input_o )) # (\val_A_wire[5]~4_combout  & ((!\ALU_op[0]~input_o ))))) ) ) ) # ( 
// !\arithmetic|arithmetic|bit4|WideOr0~0_combout  & ( !\arithmetic|arithmetic|bit4|WideOr0~2_combout  & ( (!\val_A_wire[5]~4_combout  & ((!\val_B_wire[5]~7_combout  & ((\ALU_op[0]~input_o ))) # (\val_B_wire[5]~7_combout  & (!\ALU_op[1]~input_o  & 
// !\ALU_op[0]~input_o )))) # (\val_A_wire[5]~4_combout  & (!\val_B_wire[5]~7_combout  $ (!\ALU_op[1]~input_o  $ (!\ALU_op[0]~input_o )))) ) ) )

	.dataa(!\val_B_wire[5]~7_combout ),
	.datab(!\val_A_wire[5]~4_combout ),
	.datac(!\ALU_op[1]~input_o ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(!\arithmetic|arithmetic|bit4|WideOr0~0_combout ),
	.dataf(!\arithmetic|arithmetic|bit4|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector10~0 .extended_lut = "off";
defparam \arithmetic|Selector10~0 .lut_mask = 64'h619A916A916A916A;
defparam \arithmetic|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \reg_C[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[5] .is_wysiwyg = "true";
defparam \reg_C[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \sximm8[5]~input (
	.i(sximm8[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[5]~input_o ));
// synopsys translate_off
defparam \sximm8[5]~input .bus_hold = "false";
defparam \sximm8[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( reg_C[5] & ( \sximm8[5]~input_o  & ( (!\wb_sel[0]~input_o ) # ((!\wb_sel[1]~input_o  & ((\pc[5]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[5]~input_o ))) ) ) ) # ( !reg_C[5] & ( \sximm8[5]~input_o  & ( (!\wb_sel[1]~input_o  & 
// (((\pc[5]~input_o  & \wb_sel[0]~input_o )))) # (\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o )) # (\mdata[5]~input_o ))) ) ) ) # ( reg_C[5] & ( !\sximm8[5]~input_o  & ( (!\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o ) # (\pc[5]~input_o )))) # 
// (\wb_sel[1]~input_o  & (\mdata[5]~input_o  & ((\wb_sel[0]~input_o )))) ) ) ) # ( !reg_C[5] & ( !\sximm8[5]~input_o  & ( (\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o  & ((\pc[5]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[5]~input_o )))) ) ) )

	.dataa(!\mdata[5]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\pc[5]~input_o ),
	.datad(!\wb_sel[0]~input_o ),
	.datae(!reg_C[5]),
	.dataf(!\sximm8[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \register|m~117feeder (
// Equation(s):
// \register|m~117feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~117feeder .extended_lut = "off";
defparam \register|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \register|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~117 .is_wysiwyg = "true";
defparam \register|m~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \register|m~85feeder (
// Equation(s):
// \register|m~85feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~85feeder .extended_lut = "off";
defparam \register|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \register|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~85 .is_wysiwyg = "true";
defparam \register|m~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \register|m~101feeder (
// Equation(s):
// \register|m~101feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~101feeder .extended_lut = "off";
defparam \register|m~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \register|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~101 .is_wysiwyg = "true";
defparam \register|m~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \register|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~53 .is_wysiwyg = "true";
defparam \register|m~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N10
dffeas \register|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~37 .is_wysiwyg = "true";
defparam \register|m~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \register|m~21feeder (
// Equation(s):
// \register|m~21feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~21feeder .extended_lut = "off";
defparam \register|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \register|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~21 .is_wysiwyg = "true";
defparam \register|m~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \register|m~5feeder (
// Equation(s):
// \register|m~5feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~5feeder .extended_lut = "off";
defparam \register|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \register|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~5 .is_wysiwyg = "true";
defparam \register|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \register|m~212 (
// Equation(s):
// \register|m~212_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\register|m~5_q  & (!\r_addr[2]~input_o ))) # (\r_addr[0]~input_o  & (((\register|m~21_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\register|m~37_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~53_q ))) ) )

	.dataa(!\register|m~53_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~37_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~21_q ),
	.datag(!\register|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~212 .extended_lut = "on";
defparam \register|m~212 .lut_mask = 64'h0C331D333F331D33;
defparam \register|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \register|m~69feeder (
// Equation(s):
// \register|m~69feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~69feeder .extended_lut = "off";
defparam \register|m~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N44
dffeas \register|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~69 .is_wysiwyg = "true";
defparam \register|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \register|m~148 (
// Equation(s):
// \register|m~148_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~212_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~212_combout  & ((\register|m~69_q ))) # (\register|m~212_combout  & (\register|m~85_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~212_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~212_combout  & ((\register|m~101_q ))) # (\register|m~212_combout  & (\register|m~117_q ))))) ) )

	.dataa(!\register|m~117_q ),
	.datab(!\register|m~85_q ),
	.datac(!\register|m~101_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~212_combout ),
	.datag(!\register|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~148 .extended_lut = "on";
defparam \register|m~148 .lut_mask = 64'h000F000FFF33FF55;
defparam \register|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \reg_B[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[5] .is_wysiwyg = "true";
defparam \reg_B[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \val_B_wire[4]~6 (
// Equation(s):
// \val_B_wire[4]~6_combout  = ( reg_B[5] & ( reg_B[4] & ( (!\val_B_wire[8]~1_combout  & (((\sximm5[4]~input_o )) # (\val_B_wire[8]~2_combout ))) # (\val_B_wire[8]~1_combout  & ((!\val_B_wire[8]~2_combout ) # ((reg_B[3])))) ) ) ) # ( !reg_B[5] & ( reg_B[4] & 
// ( (!\val_B_wire[8]~1_combout  & (((\sximm5[4]~input_o )) # (\val_B_wire[8]~2_combout ))) # (\val_B_wire[8]~1_combout  & (\val_B_wire[8]~2_combout  & ((reg_B[3])))) ) ) ) # ( reg_B[5] & ( !reg_B[4] & ( (!\val_B_wire[8]~1_combout  & 
// (!\val_B_wire[8]~2_combout  & (\sximm5[4]~input_o ))) # (\val_B_wire[8]~1_combout  & ((!\val_B_wire[8]~2_combout ) # ((reg_B[3])))) ) ) ) # ( !reg_B[5] & ( !reg_B[4] & ( (!\val_B_wire[8]~1_combout  & (!\val_B_wire[8]~2_combout  & (\sximm5[4]~input_o ))) # 
// (\val_B_wire[8]~1_combout  & (\val_B_wire[8]~2_combout  & ((reg_B[3])))) ) ) )

	.dataa(!\val_B_wire[8]~1_combout ),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!\sximm5[4]~input_o ),
	.datad(!reg_B[3]),
	.datae(!reg_B[5]),
	.dataf(!reg_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[4]~6 .extended_lut = "off";
defparam \val_B_wire[4]~6 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \val_B_wire[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \arithmetic|arithmetic|bit3|WideOr0~0 (
// Equation(s):
// \arithmetic|arithmetic|bit3|WideOr0~0_combout  = ( \arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|b_new_wire [3] & (\val_A_wire[3]~2_combout  & ((\val_A_wire[2]~1_combout ) # (\arithmetic|arithmetic|b_new_wire [2])))) # 
// (\arithmetic|arithmetic|b_new_wire [3] & (((\val_A_wire[3]~2_combout ) # (\val_A_wire[2]~1_combout )) # (\arithmetic|arithmetic|b_new_wire [2]))) ) ) # ( !\arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( (!\arithmetic|arithmetic|b_new_wire [3] & 
// (\arithmetic|arithmetic|b_new_wire [2] & (\val_A_wire[2]~1_combout  & \val_A_wire[3]~2_combout ))) # (\arithmetic|arithmetic|b_new_wire [3] & (((\arithmetic|arithmetic|b_new_wire [2] & \val_A_wire[2]~1_combout )) # (\val_A_wire[3]~2_combout ))) ) )

	.dataa(!\arithmetic|arithmetic|b_new_wire [2]),
	.datab(!\val_A_wire[2]~1_combout ),
	.datac(!\arithmetic|arithmetic|b_new_wire [3]),
	.datad(!\val_A_wire[3]~2_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|arithmetic|bit3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|arithmetic|bit3|WideOr0~0 .extended_lut = "off";
defparam \arithmetic|arithmetic|bit3|WideOr0~0 .lut_mask = 64'h011F011F077F077F;
defparam \arithmetic|arithmetic|bit3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \arithmetic|Selector11~0 (
// Equation(s):
// \arithmetic|Selector11~0_combout  = ( \arithmetic|arithmetic|bit3|WideOr0~0_combout  & ( (!\val_A_wire[4]~3_combout  & ((!\val_B_wire[4]~6_combout  & (!\ALU_op[0]~input_o  $ (\ALU_op[1]~input_o ))) # (\val_B_wire[4]~6_combout  & (\ALU_op[0]~input_o  & 
// !\ALU_op[1]~input_o )))) # (\val_A_wire[4]~3_combout  & (!\val_B_wire[4]~6_combout  $ ((!\ALU_op[0]~input_o )))) ) ) # ( !\arithmetic|arithmetic|bit3|WideOr0~0_combout  & ( (!\val_A_wire[4]~3_combout  & ((!\val_B_wire[4]~6_combout  & (\ALU_op[0]~input_o 
// )) # (\val_B_wire[4]~6_combout  & (!\ALU_op[0]~input_o  & !\ALU_op[1]~input_o )))) # (\val_A_wire[4]~3_combout  & (!\val_B_wire[4]~6_combout  $ (!\ALU_op[0]~input_o  $ (!\ALU_op[1]~input_o )))) ) )

	.dataa(!\val_A_wire[4]~3_combout ),
	.datab(!\val_B_wire[4]~6_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit3|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector11~0 .extended_lut = "off";
defparam \arithmetic|Selector11~0 .lut_mask = 64'h691C691C961C961C;
defparam \arithmetic|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N26
dffeas \reg_C[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\arithmetic|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[4] .is_wysiwyg = "true";
defparam \reg_C[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \sximm8[4]~input_o  & ( reg_C[4] & ( (!\wb_sel[0]~input_o ) # ((!\wb_sel[1]~input_o  & ((\pc[4]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[4]~input_o ))) ) ) ) # ( !\sximm8[4]~input_o  & ( reg_C[4] & ( (!\wb_sel[1]~input_o  & 
// (((!\wb_sel[0]~input_o ) # (\pc[4]~input_o )))) # (\wb_sel[1]~input_o  & (\mdata[4]~input_o  & (\wb_sel[0]~input_o ))) ) ) ) # ( \sximm8[4]~input_o  & ( !reg_C[4] & ( (!\wb_sel[1]~input_o  & (((\wb_sel[0]~input_o  & \pc[4]~input_o )))) # 
// (\wb_sel[1]~input_o  & (((!\wb_sel[0]~input_o )) # (\mdata[4]~input_o ))) ) ) ) # ( !\sximm8[4]~input_o  & ( !reg_C[4] & ( (\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o  & ((\pc[4]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[4]~input_o )))) ) ) )

	.dataa(!\mdata[4]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\wb_sel[0]~input_o ),
	.datad(!\pc[4]~input_o ),
	.datae(!\sximm8[4]~input_o ),
	.dataf(!reg_C[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N44
dffeas \register|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~84 .is_wysiwyg = "true";
defparam \register|m~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \register|m~100feeder (
// Equation(s):
// \register|m~100feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~100feeder .extended_lut = "off";
defparam \register|m~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N47
dffeas \register|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~100 .is_wysiwyg = "true";
defparam \register|m~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \register|m~116feeder (
// Equation(s):
// \register|m~116feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~116feeder .extended_lut = "off";
defparam \register|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \register|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~116 .is_wysiwyg = "true";
defparam \register|m~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \register|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~36 .is_wysiwyg = "true";
defparam \register|m~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N44
dffeas \register|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~52 .is_wysiwyg = "true";
defparam \register|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \register|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~20 .is_wysiwyg = "true";
defparam \register|m~20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \register|m~4feeder (
// Equation(s):
// \register|m~4feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~4feeder .extended_lut = "off";
defparam \register|m~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \register|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~4 .is_wysiwyg = "true";
defparam \register|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \register|m~208 (
// Equation(s):
// \register|m~208_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\register|m~4_q )) # (\r_addr[0]~input_o  & (((\register|m~20_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\register|m~36_q )) # (\r_addr[0]~input_o  & (((\register|m~52_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~36_q ),
	.datad(!\register|m~52_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~20_q ),
	.datag(!\register|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~208 .extended_lut = "on";
defparam \register|m~208 .lut_mask = 64'h1919193B3B3B193B;
defparam \register|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \register|m~68feeder (
// Equation(s):
// \register|m~68feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~68feeder .extended_lut = "off";
defparam \register|m~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \register|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~68 .is_wysiwyg = "true";
defparam \register|m~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \register|m~144 (
// Equation(s):
// \register|m~144_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~208_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~208_combout  & ((\register|m~68_q ))) # (\register|m~208_combout  & (\register|m~84_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~208_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~208_combout  & (\register|m~100_q )) # (\register|m~208_combout  & ((\register|m~116_q )))))) ) )

	.dataa(!\register|m~84_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~100_q ),
	.datad(!\register|m~116_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~208_combout ),
	.datag(!\register|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~144 .extended_lut = "on";
defparam \register|m~144 .lut_mask = 64'h03030303DDDDCCFF;
defparam \register|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \reg_B[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[4] .is_wysiwyg = "true";
defparam \reg_B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \val_B_wire[3]~5 (
// Equation(s):
// \val_B_wire[3]~5_combout  = ( reg_B[2] & ( reg_B[4] & ( ((!\val_B_wire[8]~2_combout  & (\sximm5[3]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[3])))) # (\val_B_wire[8]~1_combout ) ) ) ) # ( !reg_B[2] & ( reg_B[4] & ( (!\val_B_wire[8]~2_combout  & 
// (((\val_B_wire[8]~1_combout )) # (\sximm5[3]~input_o ))) # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout  & reg_B[3])))) ) ) ) # ( reg_B[2] & ( !reg_B[4] & ( (!\val_B_wire[8]~2_combout  & (\sximm5[3]~input_o  & (!\val_B_wire[8]~1_combout ))) # 
// (\val_B_wire[8]~2_combout  & (((reg_B[3]) # (\val_B_wire[8]~1_combout )))) ) ) ) # ( !reg_B[2] & ( !reg_B[4] & ( (!\val_B_wire[8]~1_combout  & ((!\val_B_wire[8]~2_combout  & (\sximm5[3]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[3]))))) ) ) )

	.dataa(!\sximm5[3]~input_o ),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!\val_B_wire[8]~1_combout ),
	.datad(!reg_B[3]),
	.datae(!reg_B[2]),
	.dataf(!reg_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[3]~5 .extended_lut = "off";
defparam \val_B_wire[3]~5 .lut_mask = 64'h407043734C7C4F7F;
defparam \val_B_wire[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \arithmetic|Selector12~0 (
// Equation(s):
// \arithmetic|Selector12~0_combout  = ( \val_A_wire[3]~2_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B_wire[3]~5_combout  $ (((!\ALU_op[1]~input_o  & !\arithmetic|arithmetic|bit2|WideOr0~0_combout )))) ) ) # ( !\val_A_wire[3]~2_combout  & ( 
// (!\ALU_op[1]~input_o  & (!\arithmetic|arithmetic|bit2|WideOr0~0_combout  $ (!\ALU_op[0]~input_o  $ (\val_B_wire[3]~5_combout )))) # (\ALU_op[1]~input_o  & (((\ALU_op[0]~input_o  & !\val_B_wire[3]~5_combout )))) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\arithmetic|arithmetic|bit2|WideOr0~0_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(!\val_B_wire[3]~5_combout ),
	.datae(gnd),
	.dataf(!\val_A_wire[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector12~0 .extended_lut = "off";
defparam \arithmetic|Selector12~0 .lut_mask = 64'h2D822D8287788778;
defparam \arithmetic|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \reg_C[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[3] .is_wysiwyg = "true";
defparam \reg_C[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \pc[3]~input_o  & ( reg_C[3] & ( (!\wb_sel[1]~input_o ) # ((!\wb_sel[0]~input_o  & ((\sximm8[3]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[3]~input_o ))) ) ) ) # ( !\pc[3]~input_o  & ( reg_C[3] & ( (!\wb_sel[0]~input_o  & 
// (((!\wb_sel[1]~input_o ) # (\sximm8[3]~input_o )))) # (\wb_sel[0]~input_o  & (\mdata[3]~input_o  & ((\wb_sel[1]~input_o )))) ) ) ) # ( \pc[3]~input_o  & ( !reg_C[3] & ( (!\wb_sel[0]~input_o  & (((\sximm8[3]~input_o  & \wb_sel[1]~input_o )))) # 
// (\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o )) # (\mdata[3]~input_o ))) ) ) ) # ( !\pc[3]~input_o  & ( !reg_C[3] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & ((\sximm8[3]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[3]~input_o )))) ) ) )

	.dataa(!\mdata[3]~input_o ),
	.datab(!\sximm8[3]~input_o ),
	.datac(!\wb_sel[0]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!\pc[3]~input_o ),
	.dataf(!reg_C[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N37
dffeas \register|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~83 .is_wysiwyg = "true";
defparam \register|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N47
dffeas \register|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~99 .is_wysiwyg = "true";
defparam \register|m~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \register|m~115feeder (
// Equation(s):
// \register|m~115feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~115feeder .extended_lut = "off";
defparam \register|m~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \register|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~115 .is_wysiwyg = "true";
defparam \register|m~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \register|m~35feeder (
// Equation(s):
// \register|m~35feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~35feeder .extended_lut = "off";
defparam \register|m~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N38
dffeas \register|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~35 .is_wysiwyg = "true";
defparam \register|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N53
dffeas \register|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~51 .is_wysiwyg = "true";
defparam \register|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N20
dffeas \register|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~19 .is_wysiwyg = "true";
defparam \register|m~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \register|m~3feeder (
// Equation(s):
// \register|m~3feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~3feeder .extended_lut = "off";
defparam \register|m~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N44
dffeas \register|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~3 .is_wysiwyg = "true";
defparam \register|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \register|m~204 (
// Equation(s):
// \register|m~204_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (!\r_addr[2]~input_o  & (\register|m~3_q ))) # (\r_addr[0]~input_o  & ((((\register|m~19_q ))) # (\r_addr[2]~input_o ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (!\r_addr[2]~input_o  & (\register|m~35_q ))) # (\r_addr[0]~input_o  & ((((\register|m~51_q ))) # (\r_addr[2]~input_o ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\register|m~35_q ),
	.datad(!\register|m~51_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~19_q ),
	.datag(!\register|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~204 .extended_lut = "on";
defparam \register|m~204 .lut_mask = 64'h1919195D5D5D195D;
defparam \register|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \register|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~67 .is_wysiwyg = "true";
defparam \register|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \register|m~140 (
// Equation(s):
// \register|m~140_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~204_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~204_combout  & ((\register|m~67_q ))) # (\register|m~204_combout  & (\register|m~83_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\register|m~204_combout ))))) # (\r_addr[2]~input_o  & (((!\register|m~204_combout  & (\register|m~99_q )) # (\register|m~204_combout  & ((\register|m~115_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\register|m~83_q ),
	.datac(!\register|m~99_q ),
	.datad(!\register|m~115_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~204_combout ),
	.datag(!\register|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~140 .extended_lut = "on";
defparam \register|m~140 .lut_mask = 64'h05050505BBBBAAFF;
defparam \register|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N8
dffeas \reg_B[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[3] .is_wysiwyg = "true";
defparam \reg_B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \val_B_wire[2]~4 (
// Equation(s):
// \val_B_wire[2]~4_combout  = ( reg_B[2] & ( reg_B[1] & ( ((!\val_B_wire[8]~1_combout  & (\sximm5[2]~input_o )) # (\val_B_wire[8]~1_combout  & ((reg_B[3])))) # (\val_B_wire[8]~2_combout ) ) ) ) # ( !reg_B[2] & ( reg_B[1] & ( (!\val_B_wire[8]~2_combout  & 
// ((!\val_B_wire[8]~1_combout  & (\sximm5[2]~input_o )) # (\val_B_wire[8]~1_combout  & ((reg_B[3]))))) # (\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout )))) ) ) ) # ( reg_B[2] & ( !reg_B[1] & ( (!\val_B_wire[8]~2_combout  & 
// ((!\val_B_wire[8]~1_combout  & (\sximm5[2]~input_o )) # (\val_B_wire[8]~1_combout  & ((reg_B[3]))))) # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout )))) ) ) ) # ( !reg_B[2] & ( !reg_B[1] & ( (!\val_B_wire[8]~2_combout  & 
// ((!\val_B_wire[8]~1_combout  & (\sximm5[2]~input_o )) # (\val_B_wire[8]~1_combout  & ((reg_B[3]))))) ) ) )

	.dataa(!\sximm5[2]~input_o ),
	.datab(!\val_B_wire[8]~2_combout ),
	.datac(!\val_B_wire[8]~1_combout ),
	.datad(!reg_B[3]),
	.datae(!reg_B[2]),
	.dataf(!reg_B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[2]~4 .extended_lut = "off";
defparam \val_B_wire[2]~4 .lut_mask = 64'h404C707C434F737F;
defparam \val_B_wire[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \arithmetic|Selector13~0 (
// Equation(s):
// \arithmetic|Selector13~0_combout  = ( \arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( \val_A_wire[2]~1_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B_wire[2]~4_combout ) ) ) ) # ( !\arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( 
// \val_A_wire[2]~1_combout  & ( !\ALU_op[1]~input_o  $ (!\ALU_op[0]~input_o  $ (!\val_B_wire[2]~4_combout )) ) ) ) # ( \arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( !\val_A_wire[2]~1_combout  & ( (!\ALU_op[1]~input_o  & (!\ALU_op[0]~input_o  $ 
// (\val_B_wire[2]~4_combout ))) # (\ALU_op[1]~input_o  & (\ALU_op[0]~input_o  & !\val_B_wire[2]~4_combout )) ) ) ) # ( !\arithmetic|arithmetic|bit1|WideOr0~0_combout  & ( !\val_A_wire[2]~1_combout  & ( (!\ALU_op[0]~input_o  & (!\ALU_op[1]~input_o  & 
// \val_B_wire[2]~4_combout )) # (\ALU_op[0]~input_o  & ((!\val_B_wire[2]~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(!\val_B_wire[2]~4_combout ),
	.datae(!\arithmetic|arithmetic|bit1|WideOr0~0_combout ),
	.dataf(!\val_A_wire[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector13~0 .extended_lut = "off";
defparam \arithmetic|Selector13~0 .lut_mask = 64'h0FC0C30CC33C0FF0;
defparam \arithmetic|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N41
dffeas \reg_C[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[2] .is_wysiwyg = "true";
defparam \reg_C[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \pc[2]~input_o  & ( reg_C[2] & ( (!\wb_sel[1]~input_o ) # ((!\wb_sel[0]~input_o  & ((\sximm8[2]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[2]~input_o ))) ) ) ) # ( !\pc[2]~input_o  & ( reg_C[2] & ( (!\wb_sel[0]~input_o  & 
// ((!\wb_sel[1]~input_o ) # ((\sximm8[2]~input_o )))) # (\wb_sel[0]~input_o  & (\wb_sel[1]~input_o  & (\mdata[2]~input_o ))) ) ) ) # ( \pc[2]~input_o  & ( !reg_C[2] & ( (!\wb_sel[0]~input_o  & (\wb_sel[1]~input_o  & ((\sximm8[2]~input_o )))) # 
// (\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o ) # ((\mdata[2]~input_o )))) ) ) ) # ( !\pc[2]~input_o  & ( !reg_C[2] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & ((\sximm8[2]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[2]~input_o )))) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\wb_sel[1]~input_o ),
	.datac(!\mdata[2]~input_o ),
	.datad(!\sximm8[2]~input_o ),
	.datae(!\pc[2]~input_o ),
	.dataf(!reg_C[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \register|m~114feeder (
// Equation(s):
// \register|m~114feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~114feeder .extended_lut = "off";
defparam \register|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N35
dffeas \register|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~114 .is_wysiwyg = "true";
defparam \register|m~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \register|m~82feeder (
// Equation(s):
// \register|m~82feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~82feeder .extended_lut = "off";
defparam \register|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \register|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~82 .is_wysiwyg = "true";
defparam \register|m~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N34
dffeas \register|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~98 .is_wysiwyg = "true";
defparam \register|m~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N56
dffeas \register|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~50 .is_wysiwyg = "true";
defparam \register|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \register|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~34 .is_wysiwyg = "true";
defparam \register|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \register|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~18 .is_wysiwyg = "true";
defparam \register|m~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \register|m~2feeder (
// Equation(s):
// \register|m~2feeder_combout  = \Mux13~0_combout 

	.dataa(gnd),
	.datab(!\Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~2feeder .extended_lut = "off";
defparam \register|m~2feeder .lut_mask = 64'h3333333333333333;
defparam \register|m~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \register|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~2 .is_wysiwyg = "true";
defparam \register|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \register|m~200 (
// Equation(s):
// \register|m~200_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\register|m~2_q  & (!\r_addr[2]~input_o ))) # (\r_addr[0]~input_o  & (((\register|m~18_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\register|m~34_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~50_q ))) ) )

	.dataa(!\register|m~50_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\register|m~34_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~18_q ),
	.datag(!\register|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~200 .extended_lut = "on";
defparam \register|m~200 .lut_mask = 64'h0C331D333F331D33;
defparam \register|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \register|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~66 .is_wysiwyg = "true";
defparam \register|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \register|m~136 (
// Equation(s):
// \register|m~136_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~200_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~200_combout  & ((\register|m~66_q ))) # (\register|m~200_combout  & (\register|m~82_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~200_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~200_combout  & ((\register|m~98_q ))) # (\register|m~200_combout  & (\register|m~114_q ))))) ) )

	.dataa(!\register|m~114_q ),
	.datab(!\register|m~82_q ),
	.datac(!\register|m~98_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~200_combout ),
	.datag(!\register|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~136 .extended_lut = "on";
defparam \register|m~136 .lut_mask = 64'h000F000FFF33FF55;
defparam \register|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N38
dffeas \reg_B[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[2] .is_wysiwyg = "true";
defparam \reg_B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \reg_B[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[0] .is_wysiwyg = "true";
defparam \reg_B[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \val_B_wire[1]~3 (
// Equation(s):
// \val_B_wire[1]~3_combout  = ( reg_B[2] & ( reg_B[0] & ( ((!\val_B_wire[8]~2_combout  & (\sximm5[1]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[1])))) # (\val_B_wire[8]~1_combout ) ) ) ) # ( !reg_B[2] & ( reg_B[0] & ( (!\val_B_wire[8]~2_combout  & 
// (\sximm5[1]~input_o  & (!\val_B_wire[8]~1_combout ))) # (\val_B_wire[8]~2_combout  & (((reg_B[1]) # (\val_B_wire[8]~1_combout )))) ) ) ) # ( reg_B[2] & ( !reg_B[0] & ( (!\val_B_wire[8]~2_combout  & (((\val_B_wire[8]~1_combout )) # (\sximm5[1]~input_o ))) 
// # (\val_B_wire[8]~2_combout  & (((!\val_B_wire[8]~1_combout  & reg_B[1])))) ) ) ) # ( !reg_B[2] & ( !reg_B[0] & ( (!\val_B_wire[8]~1_combout  & ((!\val_B_wire[8]~2_combout  & (\sximm5[1]~input_o )) # (\val_B_wire[8]~2_combout  & ((reg_B[1]))))) ) ) )

	.dataa(!\val_B_wire[8]~2_combout ),
	.datab(!\sximm5[1]~input_o ),
	.datac(!\val_B_wire[8]~1_combout ),
	.datad(!reg_B[1]),
	.datae(!reg_B[2]),
	.dataf(!reg_B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[1]~3 .extended_lut = "off";
defparam \val_B_wire[1]~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \val_B_wire[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \arithmetic|Selector14~0 (
// Equation(s):
// \arithmetic|Selector14~0_combout  = ( \arithmetic|arithmetic|bit0|WideOr0~0_combout  & ( \val_A_wire[1]~0_combout  & ( !\val_B_wire[1]~3_combout  $ (!\ALU_op[0]~input_o ) ) ) ) # ( !\arithmetic|arithmetic|bit0|WideOr0~0_combout  & ( 
// \val_A_wire[1]~0_combout  & ( !\ALU_op[1]~input_o  $ (!\val_B_wire[1]~3_combout  $ (!\ALU_op[0]~input_o )) ) ) ) # ( \arithmetic|arithmetic|bit0|WideOr0~0_combout  & ( !\val_A_wire[1]~0_combout  & ( (!\ALU_op[1]~input_o  & (!\val_B_wire[1]~3_combout  $ 
// (\ALU_op[0]~input_o ))) # (\ALU_op[1]~input_o  & (!\val_B_wire[1]~3_combout  & \ALU_op[0]~input_o )) ) ) ) # ( !\arithmetic|arithmetic|bit0|WideOr0~0_combout  & ( !\val_A_wire[1]~0_combout  & ( (!\val_B_wire[1]~3_combout  & ((\ALU_op[0]~input_o ))) # 
// (\val_B_wire[1]~3_combout  & (!\ALU_op[1]~input_o  & !\ALU_op[0]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\val_B_wire[1]~3_combout ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(!\arithmetic|arithmetic|bit0|WideOr0~0_combout ),
	.dataf(!\val_A_wire[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector14~0 .extended_lut = "off";
defparam \arithmetic|Selector14~0 .lut_mask = 64'h0CF0C03CC33C0FF0;
defparam \arithmetic|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \reg_C[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[1] .is_wysiwyg = "true";
defparam \reg_C[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \pc[1]~input_o  & ( reg_C[1] & ( (!\wb_sel[1]~input_o ) # ((!\wb_sel[0]~input_o  & ((\sximm8[1]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[1]~input_o ))) ) ) ) # ( !\pc[1]~input_o  & ( reg_C[1] & ( (!\wb_sel[1]~input_o  & 
// (((!\wb_sel[0]~input_o )))) # (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & ((\sximm8[1]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[1]~input_o )))) ) ) ) # ( \pc[1]~input_o  & ( !reg_C[1] & ( (!\wb_sel[1]~input_o  & (((\wb_sel[0]~input_o )))) # 
// (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & ((\sximm8[1]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[1]~input_o )))) ) ) ) # ( !\pc[1]~input_o  & ( !reg_C[1] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & ((\sximm8[1]~input_o ))) # 
// (\wb_sel[0]~input_o  & (\mdata[1]~input_o )))) ) ) )

	.dataa(!\mdata[1]~input_o ),
	.datab(!\sximm8[1]~input_o ),
	.datac(!\wb_sel[1]~input_o ),
	.datad(!\wb_sel[0]~input_o ),
	.datae(!\pc[1]~input_o ),
	.dataf(!reg_C[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N55
dffeas \register|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~113 .is_wysiwyg = "true";
defparam \register|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N49
dffeas \register|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~81 .is_wysiwyg = "true";
defparam \register|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \register|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~97 .is_wysiwyg = "true";
defparam \register|m~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \register|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~49 .is_wysiwyg = "true";
defparam \register|m~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \register|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~33 .is_wysiwyg = "true";
defparam \register|m~33 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \register|m~17feeder (
// Equation(s):
// \register|m~17feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~17feeder .extended_lut = "off";
defparam \register|m~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register|m~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \register|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register|m~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~17 .is_wysiwyg = "true";
defparam \register|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \register|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~1 .is_wysiwyg = "true";
defparam \register|m~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N48
cyclonev_lcell_comb \register|m~196 (
// Equation(s):
// \register|m~196_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\register|m~1_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\register|m~17_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o 
//  & (((\register|m~33_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\register|m~49_q ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\register|m~49_q ),
	.datac(!\register|m~33_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~17_q ),
	.datag(!\register|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~196 .extended_lut = "on";
defparam \register|m~196 .lut_mask = 64'h0A551B555F551B55;
defparam \register|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \register|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register|m~65 .is_wysiwyg = "true";
defparam \register|m~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \register|m~132 (
// Equation(s):
// \register|m~132_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~196_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~196_combout  & ((\register|m~65_q ))) # (\register|m~196_combout  & (\register|m~81_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\register|m~196_combout )))) # (\r_addr[2]~input_o  & ((!\register|m~196_combout  & ((\register|m~97_q ))) # (\register|m~196_combout  & (\register|m~113_q ))))) ) )

	.dataa(!\register|m~113_q ),
	.datab(!\register|m~81_q ),
	.datac(!\register|m~97_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\register|m~196_combout ),
	.datag(!\register|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register|m~132 .extended_lut = "on";
defparam \register|m~132 .lut_mask = 64'h000F000FFF33FF55;
defparam \register|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \reg_B[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[1] .is_wysiwyg = "true";
defparam \reg_B[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \sximm5[0]~input (
	.i(sximm5[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[0]~input_o ));
// synopsys translate_off
defparam \sximm5[0]~input .bus_hold = "false";
defparam \sximm5[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \val_B_wire[0]~0 (
// Equation(s):
// \val_B_wire[0]~0_combout  = ( \sximm5[0]~input_o  & ( reg_B[0] & ( ((!\shift_op[1]~input_o  & ((!\shift_op[0]~input_o ))) # (\shift_op[1]~input_o  & (reg_B[1]))) # (\sel_B~input_o ) ) ) ) # ( !\sximm5[0]~input_o  & ( reg_B[0] & ( (!\sel_B~input_o  & 
// ((!\shift_op[1]~input_o  & ((!\shift_op[0]~input_o ))) # (\shift_op[1]~input_o  & (reg_B[1])))) ) ) ) # ( \sximm5[0]~input_o  & ( !reg_B[0] & ( ((\shift_op[1]~input_o  & reg_B[1])) # (\sel_B~input_o ) ) ) ) # ( !\sximm5[0]~input_o  & ( !reg_B[0] & ( 
// (!\sel_B~input_o  & (\shift_op[1]~input_o  & reg_B[1])) ) ) )

	.dataa(!\sel_B~input_o ),
	.datab(!\shift_op[1]~input_o ),
	.datac(!reg_B[1]),
	.datad(!\shift_op[0]~input_o ),
	.datae(!\sximm5[0]~input_o ),
	.dataf(!reg_B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B_wire[0]~0 .extended_lut = "off";
defparam \val_B_wire[0]~0 .lut_mask = 64'h020257578A02DF57;
defparam \val_B_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \arithmetic|Selector15~0 (
// Equation(s):
// \arithmetic|Selector15~0_combout  = ( \val_B_wire[0]~0_combout  & ( reg_A[0] & ( (!\sel_A~input_o  & (\ALU_op[1]~input_o  & !\ALU_op[0]~input_o )) # (\sel_A~input_o  & (!\ALU_op[1]~input_o )) ) ) ) # ( !\val_B_wire[0]~0_combout  & ( reg_A[0] & ( 
// (!\ALU_op[1]~input_o  & (!\sel_A~input_o )) # (\ALU_op[1]~input_o  & ((\ALU_op[0]~input_o ))) ) ) ) # ( \val_B_wire[0]~0_combout  & ( !reg_A[0] & ( !\ALU_op[1]~input_o  ) ) ) # ( !\val_B_wire[0]~0_combout  & ( !reg_A[0] & ( (\ALU_op[1]~input_o  & 
// \ALU_op[0]~input_o ) ) ) )

	.dataa(!\sel_A~input_o ),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(!\val_B_wire[0]~0_combout ),
	.dataf(!reg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Selector15~0 .extended_lut = "off";
defparam \arithmetic|Selector15~0 .lut_mask = 64'h0303CCCC8B8B6464;
defparam \arithmetic|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N53
dffeas \reg_C[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_C[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_C[0] .is_wysiwyg = "true";
defparam \reg_C[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \arithmetic|Equal3~0 (
// Equation(s):
// \arithmetic|Equal3~0_combout  = ( !\arithmetic|Selector13~0_combout  & ( !\arithmetic|Selector10~0_combout  & ( (!\arithmetic|Selector14~0_combout  & (!\arithmetic|Selector11~0_combout  & (!\arithmetic|Selector15~0_combout  & 
// !\arithmetic|Selector12~0_combout ))) ) ) )

	.dataa(!\arithmetic|Selector14~0_combout ),
	.datab(!\arithmetic|Selector11~0_combout ),
	.datac(!\arithmetic|Selector15~0_combout ),
	.datad(!\arithmetic|Selector12~0_combout ),
	.datae(!\arithmetic|Selector13~0_combout ),
	.dataf(!\arithmetic|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Equal3~0 .extended_lut = "off";
defparam \arithmetic|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \arithmetic|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \arithmetic|Equal3~1 (
// Equation(s):
// \arithmetic|Equal3~1_combout  = ( !\arithmetic|Selector9~0_combout  & ( \arithmetic|Equal3~0_combout  & ( (!\arithmetic|Selector5~0_combout  & (!\arithmetic|Selector7~0_combout  & (!\arithmetic|Selector6~0_combout  & !\arithmetic|Selector8~0_combout ))) ) 
// ) )

	.dataa(!\arithmetic|Selector5~0_combout ),
	.datab(!\arithmetic|Selector7~0_combout ),
	.datac(!\arithmetic|Selector6~0_combout ),
	.datad(!\arithmetic|Selector8~0_combout ),
	.datae(!\arithmetic|Selector9~0_combout ),
	.dataf(!\arithmetic|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Equal3~1 .extended_lut = "off";
defparam \arithmetic|Equal3~1 .lut_mask = 64'h0000000080000000;
defparam \arithmetic|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \arithmetic|Equal3~2 (
// Equation(s):
// \arithmetic|Equal3~2_combout  = ( !\arithmetic|Selector1~0_combout  & ( \arithmetic|Equal3~1_combout  & ( (!\arithmetic|Selector0~0_combout  & (!\arithmetic|Selector2~0_combout  & (!\arithmetic|Selector3~0_combout  & !\arithmetic|Selector4~0_combout ))) ) 
// ) )

	.dataa(!\arithmetic|Selector0~0_combout ),
	.datab(!\arithmetic|Selector2~0_combout ),
	.datac(!\arithmetic|Selector3~0_combout ),
	.datad(!\arithmetic|Selector4~0_combout ),
	.datae(!\arithmetic|Selector1~0_combout ),
	.dataf(!\arithmetic|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Equal3~2 .extended_lut = "off";
defparam \arithmetic|Equal3~2 .lut_mask = 64'h0000000080000000;
defparam \arithmetic|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \en_status~input (
	.i(en_status),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_status~input_o ));
// synopsys translate_off
defparam \en_status~input .bus_hold = "false";
defparam \en_status~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y7_N8
dffeas \status[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Equal3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_status~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(status[0]),
	.prn(vcc));
// synopsys translate_off
defparam \status[0] .is_wysiwyg = "true";
defparam \status[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N38
dffeas \status[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_status~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(status[1]),
	.prn(vcc));
// synopsys translate_off
defparam \status[1] .is_wysiwyg = "true";
defparam \status[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \arithmetic|Equal4~0 (
// Equation(s):
// \arithmetic|Equal4~0_combout  = ( \arithmetic|arithmetic|bit14|WideOr0~2_combout  & ( (!\val_A_wire[15]~12_combout  & (!\arithmetic|Equal1~0_combout  $ (\val_B_wire[15]~17_combout ))) ) ) # ( !\arithmetic|arithmetic|bit14|WideOr0~2_combout  & ( 
// (!\arithmetic|arithmetic|bit14|WideOr0~0_combout  & (\val_A_wire[15]~12_combout  & (!\arithmetic|Equal1~0_combout  $ (!\val_B_wire[15]~17_combout )))) # (\arithmetic|arithmetic|bit14|WideOr0~0_combout  & (!\val_A_wire[15]~12_combout  & 
// (!\arithmetic|Equal1~0_combout  $ (\val_B_wire[15]~17_combout )))) ) )

	.dataa(!\arithmetic|Equal1~0_combout ),
	.datab(!\arithmetic|arithmetic|bit14|WideOr0~0_combout ),
	.datac(!\val_A_wire[15]~12_combout ),
	.datad(!\val_B_wire[15]~17_combout ),
	.datae(gnd),
	.dataf(!\arithmetic|arithmetic|bit14|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arithmetic|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arithmetic|Equal4~0 .extended_lut = "off";
defparam \arithmetic|Equal4~0 .lut_mask = 64'h24182418A050A050;
defparam \arithmetic|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \status[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arithmetic|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_status~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(status[2]),
	.prn(vcc));
// synopsys translate_off
defparam \status[2] .is_wysiwyg = "true";
defparam \status[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
