// Seed: 3531722502
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6
);
  always @(1 or id_3)
    if (id_6) begin
      id_5[1 : 1] = id_3 / 1'b0;
      id_5 = id_0;
    end
endmodule
