$date
	Fri Jun  2 10:44:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_subtractor_tb $end
$var wire 1 ! Diff $end
$var wire 1 " Borrow $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Borrow $end
$var wire 1 % Cin $end
$var wire 1 ! Diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1"
1$
0#
#30
0"
0!
1#
#40
1"
1!
1%
0$
0#
#50
0"
0!
1#
#60
1"
1$
0#
#70
1!
1#
#80
