
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600667239" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF solution that enables to create package layouts in Virtuoso." />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600667239" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vrfICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<p> 
<a id="pgfId-17053"></a></p>
<h2> <a id="pgfId-71936"></a><a href="preface.html#pgfId-1015430">Preface</a></h2>
<p> <a id="pgfId-71938"></a><a href="preface.html#pgfId-1031657">Scope</a></p>
<p> <a id="pgfId-71940"></a><a href="preface.html#pgfId-1035977">Licensing Requirements</a></p>
<dd> <a id="pgfId-71942"></a><a href="preface.html#pgfId-1036029">Virtuoso RF Solution Release Compatibility Matrix</a></dd>
<p> <a id="pgfId-71944"></a><a href="preface.html#pgfId-1016420">Related Documentation</a></p>
<dd> <a id="pgfId-71946"></a><a href="preface.html#pgfId-1031734">What&#8217;s New and KPNS</a></dd>
<dd> <a id="pgfId-71948"></a><a href="preface.html#pgfId-1032554">Installation, Environment, and Infrastructure</a></dd>
<dd> <a id="pgfId-71950"></a><a href="preface.html#pgfId-1032536">Technology Information</a></dd>
<dd> <a id="pgfId-71952"></a><a href="preface.html#pgfId-1032699">Virtuoso Tools</a></dd>
<p> <a id="pgfId-71954"></a><a href="preface.html#pgfId-1028544">Additional Learning Resources</a></p>
<dd> <a id="pgfId-71956"></a><a href="preface.html#pgfId-1031773">Video Library</a></dd>
<dd> <a id="pgfId-71958"></a><a href="preface.html#pgfId-1031789">Virtuoso Videos Book</a></dd>
<dd> <a id="pgfId-71960"></a><a href="preface.html#pgfId-1031803">Rapid Adoption Kits</a></dd>
<dd> <a id="pgfId-71962"></a><a href="preface.html#pgfId-1031864">Help and Support Facilities</a></dd>
<p> <a id="pgfId-71964"></a><a href="preface.html#pgfId-1031882">Customer Support</a></p>
<p> <a id="pgfId-71966"></a><a href="preface.html#pgfId-1031904">Feedback about Documentation</a></p>
<p> <a id="pgfId-71968"></a><a href="preface.html#pgfId-1035190">Understanding Cadence SKILL</a></p>
<dd> <a id="pgfId-71970"></a><a href="preface.html#pgfId-1035194">Using SKILL Code Examples</a></dd>
<dd> <a id="pgfId-71972"></a><a href="preface.html#pgfId-1035197">Sample SKILL Code</a></dd>
<dd> <a id="pgfId-71974"></a><a href="preface.html#pgfId-1035203">Accessing API Help</a></dd>
<p> <a id="pgfId-71976"></a><a href="preface.html#pgfId-1031934">Typographic and Syntax Conventions</a></p>
<p> <a id="pgfId-71978"></a><a href="preface.html#pgfId-1035235">Identifiers Used to Denote Data Types</a></p>
<h2> <a href="Getting_Started.html#pgfId-857691">1</a></h2>
<h2> <a id="pgfId-71982"></a><a href="Getting_Started.html#pgfId-878194">Getting Started with Virtuoso RF Solution</a></h2>
<p> <a id="pgfId-71984"></a><a href="Getting_Started.html#pgfId-737151">Introduction to Virtuoso RF Solution</a></p>
<dd> <a id="pgfId-71986"></a><a href="Getting_Started.html#pgfId-902382">Overview</a></dd>
<p> <a id="pgfId-71988"></a><a href="Getting_Started.html#pgfId-893366">Recommended Flow for Virtuoso RF Solution</a></p>
<dd> <a id="pgfId-71990"></a><a href="Getting_Started.html#pgfId-878514">About Library Import Flow</a></dd>
<dd> <a id="pgfId-71992"></a><a href="Getting_Started.html#pgfId-918351">About Virtuoso RF Schematic-Driven Flow</a></dd>
<dd> <a id="pgfId-71994"></a><a href="Getting_Started.html#pgfId-918387">About Virtuoso RF ECO Flow</a></dd>
<p> <a id="pgfId-71996"></a><a href="Getting_Started.html#pgfId-922967">Launching Virtuoso RF Solution</a></p>
<p> <a id="pgfId-71998"></a><a href="Getting_Started.html#pgfId-927767">Managing Schematic/Layout Views in the Virtuoso RF Solution/Virtuoso MultiTech Environment</a></p>
<h2> <a href="chap1.html#pgfId-857691">2</a></h2>
<h2> <a id="pgfId-72002"></a><a href="chap1.html#pgfId-878194">Packaging</a></h2>
<p> <a id="pgfId-72004"></a><a href="chap1.html#pgfId-737151">Packaging Overview</a></p>
<dd> <a id="pgfId-72006"></a><a href="chap1.html#pgfId-926620">Packaging Definitions</a></dd>
<dd> <a id="pgfId-72008"></a><a href="chap1.html#pgfId-902382">Defining a Package</a></dd>
<dd> <a id="pgfId-72010"></a><a href="chap1.html#pgfId-878514">Components of a Package</a></dd>
<dd> <a id="pgfId-72012"></a><a href="chap1.html#pgfId-926273">Through Silicon Vias (TSVs)</a></dd>
<dd> <a id="pgfId-72014"></a><a href="chap1.html#pgfId-926285">Silicon Interposers</a></dd>
<p> <a id="pgfId-72016"></a><a href="chap1.html#pgfId-924823">Packaging Concepts</a></p>
<h2> <a href="chap2.html#pgfId-857691">3</a></h2>
<h2> <a id="pgfId-72020"></a><a href="chap2.html#pgfId-878194">Importing Libraries and ICs</a></h2>
<p> <a id="pgfId-72022"></a><a href="chap2.html#pgfId-737151">Importing Technology Information</a></p>
<dd> <a id="pgfId-72024"></a><a href="chap2.html#pgfId-902382">Creating Technology File</a></dd>
<dd> <a id="pgfId-72026"></a><a href="chap2.html#pgfId-878514">Importing Technology File</a></dd>
<dd> <a id="pgfId-72028"></a><a href="chap2.html#pgfId-924707">Updating the Technology File</a></dd>
<p> <a id="pgfId-72030"></a><a href="chap2.html#pgfId-927191">Importing Libraries</a></p>
<p> <a id="pgfId-72032"></a><a href="chap2.html#pgfId-928030">Die/TILP Instantiation</a></p>
<dd> <a id="pgfId-72034"></a><a href="chap2.html#pgfId-943674">Preparing for Die Export</a></dd>
<dd> <a id="pgfId-72036"></a><a href="chap2.html#pgfId-929604">Exporting the Die</a></dd>
<dd> <a id="pgfId-72038"></a><a href="chap2.html#pgfId-945682">Creating TILP</a></dd>
<h2> <a href="chap3.html#pgfId-857691">4</a></h2>
<h2> <a id="pgfId-72042"></a><a href="chap3.html#pgfId-878194">Creating a Package Schematic</a></h2>
<p> <a id="pgfId-72044"></a><a href="chap3.html#pgfId-737151">Instantiating SMD Instances</a></p>
<dd> <a id="pgfId-72046"></a><a href="chap3.html#pgfId-940515">Instantiating BGA Instances</a></dd>
<p> <a id="pgfId-72048"></a><a href="chap3.html#pgfId-932173">Instantiating IC Instances</a></p>
<p> <a id="pgfId-72050"></a><a href="chap3.html#pgfId-936040">Creating TLines Instances</a></p>
<h2> <a href="chap4.html#pgfId-857691">5</a></h2>
<h2> <a id="pgfId-72054"></a><a href="chap4.html#pgfId-878194">Creating Package Layout</a></h2>
<p> <a id="pgfId-72056"></a><a href="chap4.html#pgfId-737151">Generating from Source</a></p>
<p> <a id="pgfId-72058"></a><a href="chap4.html#pgfId-940122">Attaching Dies</a></p>
<dd> <a id="pgfId-72060"></a><a href="chap4.html#pgfId-966911">Wirebonded Dies</a></dd>
<dd> <a id="pgfId-72062"></a><a href="chap4.html#pgfId-962077">Flip Chip Dies</a></dd>
<dd> <a id="pgfId-72064"></a><a href="chap4.html#pgfId-958217">Configuring a Module Stack</a></dd>
<dd> <a id="pgfId-72066"></a><a href="chap4.html#pgfId-959512">Applying the Thermal Shrink Factor</a></dd>
<p> <a id="pgfId-72068"></a><a href="chap4.html#pgfId-961013">Creating Shapes for Routing</a></p>
<dd> <a id="pgfId-72070"></a><a href="chap4.html#pgfId-951413">Creating Curved Polygon</a></dd>
<p> <a id="pgfId-72072"></a><a href="chap4.html#pgfId-936584">Performing Interactive Routing</a></p>
<dd> <a id="pgfId-72074"></a><a href="chap4.html#pgfId-961056">Managing Curved Shapes in Wire Editor</a></dd>
<p> <a id="pgfId-72076"></a><a href="chap4.html#pgfId-969034">Introduction to the Push-and-Shove Feature</a></p>
<p> <a id="pgfId-72078"></a><a href="chap4.html#pgfId-943116">Creating Void Shapes to Insulate Signal Shapes from Power or Ground Planes</a></p>
<dd> <a id="pgfId-72080"></a><a href="chap4.html#pgfId-946001">Support for Package Constraints</a></dd>
<dd> <a id="pgfId-72082"></a><a href="chap4.html#pgfId-961532">Dynamic Shape Priority</a></dd>
<h2> <a href="co_design.html#pgfId-1065082">6</a></h2>
<h2> <a id="pgfId-72086"></a><a href="co_design.html#pgfId-1065083">Edit-in-Concert</a></h2>
<p> <a id="pgfId-72088"></a><a href="co_design.html#pgfId-1065489">Update Binding Information</a></p>
<p> <a id="pgfId-72090"></a><a href="co_design.html#pgfId-1066861">Viewing Die Instance Annotations</a></p>
<p> <a id="pgfId-72092"></a><a href="co_design.html#pgfId-1065585">Editing-in-Concert</a></p>
<dd> <a id="pgfId-72094"></a><a href="co_design.html#pgfId-1067003">Working in the Edit-in-Concert Mode</a></dd>
<p> <a id="pgfId-72096"></a><a href="co_design.html#pgfId-1065664">Checking and Fixing IO Pad Locations</a></p>
<p> <a id="pgfId-72098"></a><a href="co_design.html#pgfId-1069769">Setting Virtuoso RF Options</a></p>
<h2> <a href="chap6.html#pgfId-857691">7</a></h2>
<h2> <a id="pgfId-72102"></a><a href="chap6.html#pgfId-878194">Verify the Package</a></h2>
<p> <a id="pgfId-72104"></a><a href="chap6.html#pgfId-956819">Checking Layout Against Schematic</a></p>
<dd> <a id="pgfId-72106"></a><a href="chap6.html#pgfId-953013">Extracting the Connectivity</a></dd>
<dd> <a id="pgfId-72108"></a><a href="chap6.html#pgfId-952834">Performing DRD Checks</a></dd>
<h2> <a href="EM_extract.html#pgfId-857691">8</a></h2>
<h2> <a id="pgfId-72112"></a><a href="EM_extract.html#pgfId-878194">Performing 3D Electromagnetic Simulation</a></h2>
<p> <a id="pgfId-72114"></a><a href="EM_extract.html#pgfId-959614">Types of Solvers</a></p>
<p> <a id="pgfId-72116"></a><a href="EM_extract.html#pgfId-961173">Extracted Views Creation</a></p>
<dd> <a id="pgfId-72118"></a><a href="EM_extract.html#pgfId-961218">Extracted View Creation From the Schematic</a></dd>
<dd> <a id="pgfId-72120"></a><a href="EM_extract.html#pgfId-961549">Extracted View Creation From Smart View</a></dd>
<p> <a id="pgfId-72122"></a><a href="EM_extract.html#pgfId-961553">Extracted Views Creation From Full Cellviews</a></p>
<h2> <a href="chap5.html#pgfId-857691">9</a></h2>
<h2> <a id="pgfId-72126"></a><a href="chap5.html#pgfId-878194">Interoperating with SiP</a></h2>
<p> <a id="pgfId-72128"></a><a href="chap5.html#pgfId-737151">Exporting Package Layout</a></p>
<p> <a id="pgfId-72130"></a><a href="chap5.html#pgfId-940122">Completing the Package Layout</a></p>
<dd> <a id="pgfId-72132"></a><a href="chap5.html#pgfId-947419">Manual and Automatic Placement</a></dd>
<dd> <a id="pgfId-72134"></a><a href="chap5.html#pgfId-947427">Placement Tasks</a></dd>
<dd> <a id="pgfId-72136"></a><a href="chap5.html#pgfId-947616">Routing Tasks</a></dd>
<p> <a id="pgfId-72138"></a><a href="chap5.html#pgfId-946852">Importing the Package Layout</a></p>
<p> <a id="pgfId-72140"></a><a href="chap5.html#pgfId-950099">Rebinding the Layout to the Schematic</a></p>
<h2> <a href="form_desc.html#pgfId-920258">A</a></h2>
<h2> <a id="pgfId-72144"></a><a href="form_desc.html#pgfId-913148">Virtuoso RF Solution User Interface Forms</a></h2>
<dd> <a id="pgfId-72146"></a><a href="form_desc.html#pgfId-920449">Batch Checker</a></dd>
<dd> <a id="pgfId-72148"></a><a href="form_desc.html#pgfId-920664">Layer Stack Editor</a></dd>
<dd> <a id="pgfId-72150"></a><a href="form_desc.html#pgfId-927113">Add Layer</a></dd>
<dd> <a id="pgfId-72152"></a><a href="form_desc.html#pgfId-921129">Bump and Ball Editor</a></dd>
<dd> <a id="pgfId-72154"></a><a href="form_desc.html#pgfId-921512">Export Die</a></dd>
<dd> <a id="pgfId-72156"></a><a href="form_desc.html#pgfId-922591">Import Die Text File</a></dd>
<dd> <a id="pgfId-72158"></a><a href="form_desc.html#pgfId-924640">Bind Layout</a></dd>
<dd> <a id="pgfId-72160"></a><a href="form_desc.html#pgfId-926653">Create TILP</a></dd>
<dd> <a id="pgfId-72162"></a><a href="form_desc.html#pgfId-924667">Die Instance Annotations</a></dd>
<dd> <a id="pgfId-72164"></a><a href="form_desc.html#pgfId-924706">VRF Options Form</a></dd>
<dd> <a id="pgfId-72166"></a><a href="form_desc.html#pgfId-924779">Create Guides</a></dd>
<dd> <a id="pgfId-72168"></a><a href="form_desc.html#pgfId-927812">Create Bond Wire</a></dd>
<dd> <a id="pgfId-72170"></a><a href="form_desc.html#pgfId-896096">Add Bond Finger Definition</a></dd>
<h2> <a href="VRF_envVars.html#pgfId-1032287">B</a></h2>
<h2> <a id="pgfId-72174"></a><a href="VRF_envVars.html#pgfId-1032288">Environment Variables for Virtuoso RF Solution</a></h2>
<dd> <a id="pgfId-72176"></a><a href="VRF_envVars.html#pgfId-1092112">casDieLayoutVsAbstract</a></dd>
<dd> <a id="pgfId-72178"></a><a href="VRF_envVars.html#pgfId-1094489">cdfParamPromptLineNumber</a></dd>
<dd> <a id="pgfId-72180"></a><a href="VRF_envVars.html#pgfId-1096749">createNoConn</a></dd>
<dd> <a id="pgfId-72182"></a><a href="VRF_envVars.html#pgfId-1096195">drdEditApkDrcBlockageOverlapCheck</a></dd>
<dd> <a id="pgfId-72184"></a><a href="VRF_envVars.html#pgfId-1091973">drdEditApkDrcComponentOverlap</a></dd>
<dd> <a id="pgfId-72186"></a><a href="VRF_envVars.html#pgfId-1096156">drdEditApkDrcShortCheck</a></dd>
<dd> <a id="pgfId-72188"></a><a href="VRF_envVars.html#pgfId-1097828">exportNoBumpTerm</a></dd>
<dd> <a id="pgfId-72190"></a><a href="VRF_envVars.html#pgfId-1094538">ignoreColumnNumbers</a></dd>
<dd> <a id="pgfId-72192"></a><a href="VRF_envVars.html#pgfId-1094579">ignoreLineNumbers</a></dd>
<dd> <a id="pgfId-72194"></a><a href="VRF_envVars.html#pgfId-1098167">interpolationMethod</a></dd>
<dd> <a id="pgfId-72196"></a><a href="VRF_envVars.html#pgfId-1096909">noConnCell</a></dd>
<dd> <a id="pgfId-72198"></a><a href="VRF_envVars.html#pgfId-1094644">paramMap</a></dd>
<dd> <a id="pgfId-72200"></a><a href="VRF_envVars.html#pgfId-1094685">paramNameLineNumber</a></dd>
<dd> <a id="pgfId-72202"></a><a href="VRF_envVars.html#pgfId-1094726">partNameToImport</a></dd>
<dd> <a id="pgfId-72204"></a><a href="VRF_envVars.html#pgfId-1097521">shortPinCell</a></dd>
<dd> <a id="pgfId-72206"></a><a href="VRF_envVars.html#pgfId-1097698">shortPinLib</a></dd>
<dd> <a id="pgfId-72208"></a><a href="VRF_envVars.html#pgfId-1092487">voidGeneratorTrimUnconnectedShapes</a></dd>
<h2> <a href="VRF_SKILL.html#pgfId-77307">C</a></h2>
<h2> <a id="pgfId-72212"></a><a href="VRF_SKILL.html#pgfId-960911">Virtuoso RF Solution SKILL Functions</a></h2>
<dd> <a id="pgfId-72214"></a><a href="VRF_SKILL.html#pgfId-973908">vrfExportLayoutSkill</a></dd>
<dd> <a id="pgfId-72216"></a><a href="VRF_SKILL.html#pgfId-979799">vrfExportPackage</a></dd>
<dd> <a id="pgfId-72218"></a><a href="VRF_SKILL.html#pgfId-978906">vrfLowerPriority</a></dd>
<dd> <a id="pgfId-72220"></a><a href="VRF_SKILL.html#pgfId-978943">vrfRaisePriority</a></dd>
<dd> <a id="pgfId-72222"></a><a href="VRF_SKILL.html#pgfId-978980">vrfSipSet</a></dd>
<dd> <a id="pgfId-72224"></a><a href="VRF_SKILL.html#pgfId-979096">vrfSipGet</a></dd>
<dd> <a id="pgfId-72226"></a><a href="VRF_SKILL.html#pgfId-973428">vrfTLineAbut</a></dd>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>