{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586500875946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586500875956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 02:41:15 2020 " "Processing started: Fri Apr 10 02:41:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586500875956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500875956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Channel_Coder -c coder_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Channel_Coder -c coder_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500875956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586500876772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/byte_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/byte_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_fifo " "Found entity 1: byte_fifo" {  } { { "enc/byte_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file int/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "int/RAM2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/RAM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file int/ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Found entity 1: RAM1" {  } { { "int/RAM1.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/RAM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi2_small.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi2_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi2_small " "Found entity 1: pi2_small" {  } { { "int/pi2_small.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi2_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi2_large.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi2_large.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi2_large " "Found entity 1: pi2_large" {  } { { "int/pi2_large.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi2_large.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi1_small.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi1_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi1_small " "Found entity 1: pi1_small" {  } { { "int/pi1_small.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi1_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi1_large.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi1_large.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi1_large " "Found entity 1: pi1_large" {  } { { "int/pi1_large.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi1_large.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interleaver_fsm.v(59) " "Verilog HDL information at interleaver_fsm.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "int/interleaver_fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/interleaver_fsm.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586500884343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/interleaver_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file int/interleaver_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver_fsm " "Found entity 1: interleaver_fsm" {  } { { "int/interleaver_fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/interleaver_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file int/interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "int/interleaver.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/interleaver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "int/counter2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Found entity 1: counter1" {  } { { "int/counter1.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter_wrapper2.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter_wrapper2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_wrapper2 " "Found entity 1: counter_wrapper2" {  } { { "int/counter_wrapper2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter_wrapper2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter_wrapper1.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter_wrapper1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_wrapper1 " "Found entity 1: counter_wrapper1" {  } { { "int/counter_wrapper1.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter_wrapper1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "int/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/tailbitsgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/tailbitsgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tailBitsGenerator " "Found entity 1: tailBitsGenerator" {  } { { "enc/tailBitsGenerator.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/tailBitsGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/my_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/my_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "enc/my_counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/my_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "enc/fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/fifofsm.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/fifofsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoFSM " "Found entity 1: fifoFSM" {  } { { "enc/fifoFSM.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fifoFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "enc/fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder_top.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_top " "Found entity 1: encoder_top" {  } { { "enc/encoder_top.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "enc/encoder.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_enc " "Found entity 1: counter_enc" {  } { { "enc/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/mux_4to1_3wide.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/mux_4to1_3wide.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_3wide " "Found entity 1: mux_4to1_3wide" {  } { { "enc/mux_4to1_3wide.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/mux_4to1_3wide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/mux_2to1_3wide.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/mux_2to1_3wide.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_3wide " "Found entity 1: mux_2to1_3wide" {  } { { "enc/mux_2to1_3wide.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/mux_2to1_3wide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "enc/counter4.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/compare_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/compare_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_2bit " "Found entity 1: compare_2bit" {  } { { "enc/compare_2bit.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/compare_2bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "cdseg/IP/shiftreg.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/register_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "cdseg/IP/register_8bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/register_8bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/register_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/register_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_2bits " "Found entity 1: register_2bits" {  } { { "cdseg/IP/register_2bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/register_2bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/register_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/register_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "cdseg/IP/register_1bit.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/register_1bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/mux_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/mux_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ip " "Found entity 1: mux_ip" {  } { { "cdseg/IP/mux_ip.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/mux_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/itl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/itl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 itl_fifo " "Found entity 1: itl_fifo" {  } { { "cdseg/IP/itl_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/itl_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/fifo20.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/fifo20.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo20 " "Found entity 1: fifo20" {  } { { "cdseg/IP/fifo20.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/fifo20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/fifo16.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/fifo16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo16 " "Found entity 1: fifo16" {  } { { "cdseg/IP/fifo16.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/fifo16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/fifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/fifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tb " "Found entity 1: fifo_tb" {  } { { "cdseg/IP/fifo_tb.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/fifo_tb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/enc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/enc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_fifo " "Found entity 1: enc_fifo" {  } { { "cdseg/IP/enc_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/enc_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/counter_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/counter_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16bits " "Found entity 1: counter_16bits" {  } { { "cdseg/IP/counter_16bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/counter_16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/counter_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/counter_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_5bits " "Found entity 1: counter_5bits" {  } { { "cdseg/IP/counter_5bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/counter_5bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb_seg " "Found entity 1: cb_seg" {  } { { "cdseg/src/top_module.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "filling FILLING data_path_control.v(26) " "Verilog HDL Declaration information at data_path_control.v(26): object \"filling\" differs only in case from object \"FILLING\" in the same scope" {  } { { "cdseg/src/data_path_control.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/data_path_control.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586500884526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/data_path_control.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/src/data_path_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fsm " "Found entity 1: data_fsm" {  } { { "cdseg/src/data_path_control.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/data_path_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/crc24.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/src/crc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc24 " "Found entity 1: crc24" {  } { { "cdseg/src/crc24.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/crc24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/crc_size.sv 2 2 " "Found 2 design units, including 2 entities, in source file cdseg/src/crc_size.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cal_size " "Found entity 1: cal_size" {  } { { "cdseg/src/CRC_size.sv" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/CRC_size.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884546 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_size " "Found entity 2: CRC_size" {  } { { "cdseg/src/CRC_size.sv" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/CRC_size.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_stack_top.v 1 1 " "Found 1 design units, including 1 entities, in source file coder_stack_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder_stack_top " "Found entity 1: coder_stack_top" {  } { { "coder_stack_top.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/coder_stack_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/htb_coder_stack.v 3 3 " "Found 3 design units, including 3 entities, in source file tb/htb_coder_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tb_coder_stack " "Found entity 1: mem_tb_coder_stack" {  } { { "tb/htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/htb_coder_stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884566 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_ctl " "Found entity 2: write_ctl" {  } { { "tb/htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/htb_coder_stack.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884566 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_ctl " "Found entity 3: read_ctl" {  } { { "tb/htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/htb_coder_stack.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/test_input.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/test_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_input " "Found entity 1: test_input" {  } { { "tb/IP/test_input.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/test_input.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/delay2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/delay2.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay2 " "Found entity 1: delay2" {  } { { "tb/IP/delay2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/delay2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/ref_small.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/ref_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_small " "Found entity 1: ref_small" {  } { { "tb/IP/ref_small.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/ref_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_htb_coder_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_htb_coder_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem_htb " "Found entity 1: tb_mem_htb" {  } { { "tb/tb_htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/tb_htb_coder_stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/delay3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/delay3.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay3 " "Found entity 1: delay3" {  } { { "tb/IP/delay3.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/delay3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_parallel " "Found entity 1: encoder_parallel" {  } { { "enc/encoder_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_parallel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/tailbitsgenerator_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/tailbitsgenerator_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tailBitsGenerator_parallel " "Found entity 1: tailBitsGenerator_parallel" {  } { { "enc/tailBitsGenerator_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/tailBitsGenerator_parallel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder_top_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder_top_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_top_parallel " "Found entity 1: encoder_top_parallel" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500884617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500884617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty delay.v(9) " "Verilog HDL Implicit Net warning at delay.v(9): created implicit net for \"empty\"" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500884617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full delay.v(9) " "Verilog HDL Implicit Net warning at delay.v(9): created implicit net for \"full\"" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500884617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_top_parallel " "Elaborating entity \"encoder_top_parallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586500884901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:counter " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:counter\"" {  } { { "enc/encoder_top_parallel.v" "counter" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500884901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_enc my_counter:counter\|counter_enc:count " "Elaborating entity \"counter_enc\" for hierarchy \"my_counter:counter\|counter_enc:count\"" {  } { { "enc/my_counter.v" "count" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/my_counter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500884919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "enc/counter.v" "LPM_COUNTER_component" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500884991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "enc/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500884991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500884991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500884991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500884991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500884991 ""}  } { { "enc/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586500884991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5mi " "Found entity 1: cntr_5mi" {  } { { "db/cntr_5mi.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/cntr_5mi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5mi my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\|cntr_5mi:auto_generated " "Elaborating entity \"cntr_5mi\" for hierarchy \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\|cntr_5mi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_parallel encoder_parallel:en1 " "Elaborating entity \"encoder_parallel\" for hierarchy \"encoder_parallel:en1\"" {  } { { "enc/encoder_top_parallel.v" "en1" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885062 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "xk encoder_parallel.v(4) " "Output port \"xk\" at encoder_parallel.v(4) has no driver" {  } { { "enc/encoder_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_parallel.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586500885070 "|encoder_top_parallel|encoder_parallel:en1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:del " "Elaborating entity \"delay\" for hierarchy \"delay:del\"" {  } { { "enc/encoder_top_parallel.v" "del" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885072 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usedw delay.v(3) " "Output port \"usedw\" at delay.v(3) has no driver" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586500885072 "|encoder_top_parallel|delay:del"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_fifo delay:del\|byte_fifo:delay_fifo " "Elaborating entity \"byte_fifo\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\"" {  } { { "enc/delay.v" "delay_fifo" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\"" {  } { { "enc/byte_fifo.v" "scfifo_component" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\"" {  } { { "enc/byte_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 768 " "Parameter \"almost_full_value\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500885262 ""}  } { { "enc/byte_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586500885262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uqc1 " "Found entity 1: scfifo_uqc1" {  } { { "db/scfifo_uqc1.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/scfifo_uqc1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uqc1 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated " "Elaborating entity \"scfifo_uqc1\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bca1 " "Found entity 1: a_dpfifo_bca1" {  } { { "db/a_dpfifo_bca1.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bca1 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo " "Elaborating entity \"a_dpfifo_bca1\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\"" {  } { { "db/scfifo_uqc1.tdf" "dpfifo" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/scfifo_uqc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_bca1.tdf" "fifo_state" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/cntr_ai7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_ai7:count_usedw " "Elaborating entity \"cntr_ai7\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_ai7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0t1 " "Found entity 1: altsyncram_i0t1" {  } { { "db/altsyncram_i0t1.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/altsyncram_i0t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0t1 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|altsyncram_i0t1:FIFOram " "Elaborating entity \"altsyncram_i0t1\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|altsyncram_i0t1:FIFOram\"" {  } { { "db/a_dpfifo_bca1.tdf" "FIFOram" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500885506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500885506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_bca1.tdf" "rd_ptr_count" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoFSM delay:del\|fifoFSM:my_fifo_fsm " "Elaborating entity \"fifoFSM\" for hierarchy \"delay:del\|fifoFSM:my_fifo_fsm\"" {  } { { "enc/delay.v" "my_fifo_fsm" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:my_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:my_fsm\"" {  } { { "enc/encoder_top_parallel.v" "my_fsm" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(22) " "Verilog HDL assignment warning at fsm.v(22): truncated value with size 32 to match size of target (3)" {  } { { "enc/fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fsm.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586500885566 "|encoder_top_parallel|fsm:my_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tailBitsGenerator_parallel tailBitsGenerator_parallel:mytail " "Elaborating entity \"tailBitsGenerator_parallel\" for hierarchy \"tailBitsGenerator_parallel:mytail\"" {  } { { "enc/encoder_top_parallel.v" "mytail" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500885568 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586500886014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[4\] GND " "Pin \"xk_out\[4\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500886075 "|encoder_top_parallel|xk_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[5\] GND " "Pin \"xk_out\[5\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500886075 "|encoder_top_parallel|xk_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[6\] GND " "Pin \"xk_out\[6\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500886075 "|encoder_top_parallel|xk_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[7\] GND " "Pin \"xk_out\[7\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500886075 "|encoder_top_parallel|xk_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586500886075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586500886136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586500886276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matth/Documents/ECE559/coder-stack/output_files/coder_stack.map.smsg " "Generated suppressed messages file C:/Users/matth/Documents/ECE559/coder-stack/output_files/coder_stack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500886388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586500886656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500886656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586500886729 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586500886729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586500886729 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586500886729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586500886729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586500886767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 02:41:26 2020 " "Processing ended: Fri Apr 10 02:41:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586500886767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586500886767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586500886767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500886767 ""}
