
Clock Cycle 1 :
addi $s0, $zero, 1000
$s0 = 1000

Clock Cycle 2 :
addi $s1, $zero, 2500
$s1 = 2500

Clock Cycle 3 :
addi $t0, $zero, 1
$t0 = 1

Clock Cycle 4 :
addi $t1, $zero, 2
$t1 = 2

Clock Cycle 5 :
addi $t2, $zero, 3
$t2 = 3

Clock Cycle 6 :
addi $t3, $zero, 4
$t3 = 4

Clock Cycle 7 :
Intialised instruction sw 1000 1

Clock Cycle 8 :
Started sw 1000 1
Completed 1/12
Intialised instruction sw 2500 2

Clock Cycle 9 :
Completed 2/12
Intialised instruction sw 1004 3

Clock Cycle 10 :
Completed 3/12
Intialised instruction sw 2504 0

Clock Cycle 11 :
Completed 4/12
Intialised instruction lw 1000 $t5

Clock Cycle 12 :
Completed 5/12

Clock Cycle 13 :
Completed 6/12

Clock Cycle 14 :
Completed 7/12

Clock Cycle 15 :
Completed 8/12

Clock Cycle 16 :
Completed 9/12

Clock Cycle 17 :
Completed 10/12

Clock Cycle 18 :
Completed 11/12

Clock Cycle 19 :
Completed 12/12
Finished Instruction sw 1000 1

Clock Cycle 20 :
Started sw 1004 3
Completed 1/2

Clock Cycle 21 :
Completed 2/2
Finished Instruction sw 1004 3

Clock Cycle 22 :
Started lw 1000 $t5
Completed 1/2

Clock Cycle 23 :
Completed 2/2
$t5 = 1
Finished Instruction lw 1000 $t5

Clock Cycle 24 :
Started sw 2500 2
Completed 1/22
addi $t5,$t5,10
$t5 = 11

Clock Cycle 25 :
Completed 2/22
Intialised instruction lw 2500 $t6

Clock Cycle 26 :
Completed 3/22
Intialised instruction lw 1004 $t7

Clock Cycle 27 :
Completed 4/22
Intialised instruction lw 2504 $t8

Clock Cycle 28 :
Completed 5/22

Clock Cycle 29 :
Completed 6/22

Clock Cycle 30 :
Completed 7/22

Clock Cycle 31 :
Completed 8/22

Clock Cycle 32 :
Completed 9/22

Clock Cycle 33 :
Completed 10/22
Memory at 1000 = 1
Memory at 1004 = 3

Clock Cycle 34 :
Completed 11/22

Clock Cycle 35 :
Completed 12/22

Clock Cycle 36 :
Completed 13/22

Clock Cycle 37 :
Completed 14/22

Clock Cycle 38 :
Completed 15/22

Clock Cycle 39 :
Completed 16/22

Clock Cycle 40 :
Completed 17/22

Clock Cycle 41 :
Completed 18/22

Clock Cycle 42 :
Completed 19/22

Clock Cycle 43 :
Completed 20/22

Clock Cycle 44 :
Completed 21/22

Clock Cycle 45 :
Completed 22/22
Finished Instruction sw 2500 2

Clock Cycle 46 :
Started sw 2504 0
Completed 1/2

Clock Cycle 47 :
Completed 2/2
Finished Instruction sw 2504 0

Clock Cycle 48 :
Started lw 2500 $t6
Completed 1/2

Clock Cycle 49 :
Completed 2/2
$t6 = 2
Finished Instruction lw 2500 $t6

Clock Cycle 50 :
Started lw 2504 $t8
Completed 1/2

Clock Cycle 51 :
Completed 2/2
$t8 = 0
Finished Instruction lw 2504 $t8

Clock Cycle 52 :
Started lw 1004 $t7
Completed 1/22

Clock Cycle 53 :
Completed 2/22

Clock Cycle 54 :
Completed 3/22

Clock Cycle 55 :
Completed 4/22

Clock Cycle 56 :
Completed 5/22

Clock Cycle 57 :
Completed 6/22

Clock Cycle 58 :
Completed 7/22

Clock Cycle 59 :
Completed 8/22

Clock Cycle 60 :
Completed 9/22

Clock Cycle 61 :
Completed 10/22
Memory at 2500 = 2

Clock Cycle 62 :
Completed 11/22

Clock Cycle 63 :
Completed 12/22

Clock Cycle 64 :
Completed 13/22

Clock Cycle 65 :
Completed 14/22

Clock Cycle 66 :
Completed 15/22

Clock Cycle 67 :
Completed 16/22

Clock Cycle 68 :
Completed 17/22

Clock Cycle 69 :
Completed 18/22

Clock Cycle 70 :
Completed 19/22

Clock Cycle 71 :
Completed 20/22

Clock Cycle 72 :
Completed 21/22

Clock Cycle 73 :
Completed 22/22
$t7 = 3
Finished Instruction lw 1004 $t7

DRAM memory structure :
Memory at row 0 column 250 address 1000 = 1
Memory at row 0 column 251 address 1004 = 3
Memory at row 2 column 113 address 2500 = 2

Register Values :
zero = 0
r1 =  0
r2 = 0
r3 =  0
r4 = 0
r5 = 0
r6 = 0
r7 = 0
r8 = 0
r9 = 0
s0 = 1000
s1 = 2500
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
s8 = 0
s9 = 0
t0 = 1
t1 = 2
t2 = 3
t3 = 4
t4 = 0
t5 = 11
t6 = 2
t7 = 3
t8 = 0
t9 = 0
sp = 0
