// Seed: 2776906372
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wand id_2,
    output wor id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input tri id_9,
    output wand id_10,
    output wand id_11,
    output wire id_12,
    input wor id_13,
    input supply1 id_14
);
  wire id_16;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    input supply0 id_12
);
  wire id_14;
  and (id_4, id_3, id_6, id_7, id_14, id_1, id_5, id_10, id_8);
  module_0(
      id_8, id_4, id_6, id_4, id_5, id_4, id_6, id_4, id_11, id_2, id_4, id_4, id_4, id_3, id_11
  );
endmodule
