

================================================================
== Vitis HLS Report for 'kernel_cholesky_0'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.281 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      373|  0.952 us|  2.611 us|  137|  374|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%A_re = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'A_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%A_im = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 8 'alloca' 'A_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%L_re = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 9 'alloca' 'L_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%L_im = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 10 'alloca' 'L_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols, i16 %A_re, i16 %A_im, i32 %matrixAStrm"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols, i16 %A_re, i16 %A_im, i32 %matrixAStrm"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%ret = call i32 @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>, i16 %A_re, i16 %A_im, i16 %L_re, i16 %L_im" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:669->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:710->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 14 [1/2] (1.56ns)   --->   "%ret = call i32 @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>, i16 %A_re, i16 %A_im, i16 %L_re, i16 %L_im" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:669->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:710->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'call' 'ret' <Predicate = true> <Delay = 1.56> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols, i16 %L_re, i16 %L_im, i32 %matrixLStrm"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../kernel/kernel_cholesky_0.cpp:24]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixAStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrixAStrm"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrixLStrm"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols, i16 %L_re, i16 %L_im, i32 %matrixLStrm"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i32 %ret" [../kernel/kernel_cholesky_0.cpp:27]   --->   Operation 23 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.565ns
The critical path consists of the following:
	'call' operation 32 bit ('ret', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:669->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:710->../kernel/kernel_cholesky_0.cpp:26) to 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>' [14]  (1.565 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
