// Enhanced filelist for RTL simulation
+incdir+../utils
+incdir+../tb/include
+incdir+../../project_2017/source

// Basic utilities
../utils/config.svh
../utils/register.sv
../utils/rst_sync.sv
../utils/stdcell.sv
../utils/xchecker.sv
../utils/clk_int_div.sv

// RCU (Reset and Clock Unit)
../rcu/rcu.sv

// SimpleEdgeAiSoC IP
../../project_2017/source/SimpleEdgeAiSoC.sv

// Top level
../asic_top.sv

// Testbench
enhanced_tb.sv
N25Qxxx_simple.v
