--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.069 - 0.087)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y16.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X57Y16.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y16.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y16.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X57Y16.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y16.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y16.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X57Y16.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.087 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y16.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X57Y16.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y44.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y44.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y44.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.897ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.402 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X114Y153.G2    net (fanout=4)        0.127   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (5.323ns logic, 2.404ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (0.408 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y155.G4    net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X113Y149.G4    net (fanout=7)        0.769   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X113Y149.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X113Y149.F4    net (fanout=3)        0.032   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X113Y149.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X112Y149.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X112Y149.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (5.214ns logic, 2.445ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (0.408 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X113Y149.G3    net (fanout=4)        0.554   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X113Y149.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X113Y149.F4    net (fanout=3)        0.032   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X113Y149.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X112Y149.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X112Y149.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (5.214ns logic, 2.444ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.154ns (0.418 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y155.G4    net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X114Y156.G1    net (fanout=7)        0.382   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X114Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X114Y156.F4    net (fanout=5)        0.087   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X114Y156.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X114Y155.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X114Y155.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (5.308ns logic, 2.356ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.402 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X113Y158.F3    net (fanout=11)       0.092   ftop/gbe0/gmac/gmac/N2
    SLICE_X113Y158.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X114Y153.G3    net (fanout=3)        0.732   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (5.324ns logic, 2.317ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.402 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X112Y163.G3    net (fanout=5)        0.541   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X114Y153.G2    net (fanout=4)        0.127   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (5.352ns logic, 2.271ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (0.402 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y151.F3    net (fanout=11)       0.801   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y151.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X113Y157.F3    net (fanout=5)        0.587   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X113Y157.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X112Y151.F4    net (fanout=4)        0.510   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (4.654ns logic, 2.937ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 7)
  Clock Path Skew:      -0.166ns (0.402 - 0.568)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y164.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X113Y159.G4    net (fanout=27)       1.242   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X113Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X112Y158.F1    net (fanout=8)        0.156   ftop/gbe0/gmac/gmac/N29
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X114Y153.G2    net (fanout=4)        0.127   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (4.768ns logic, 2.826ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (0.402 - 0.568)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y164.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X112Y163.G1    net (fanout=5)        0.502   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X114Y153.G2    net (fanout=4)        0.127   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (5.352ns logic, 2.232ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 8)
  Clock Path Skew:      -0.091ns (0.008 - 0.099)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X114Y153.G2    net (fanout=4)        0.127   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X114Y153.F3    net (fanout=7)        0.111   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X114Y153.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X112Y152.F3    net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X112Y152.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (5.308ns logic, 2.346ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 8)
  Clock Path Skew:      -0.091ns (0.008 - 0.099)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X113Y154.G3    net (fanout=11)       0.341   ftop/gbe0/gmac/gmac/N2
    SLICE_X113Y154.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X114Y151.G4    net (fanout=7)        0.614   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X114Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X114Y151.F3    net (fanout=3)        0.051   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X114Y151.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X113Y153.F3    net (fanout=1)        0.346   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X113Y153.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (5.254ns logic, 2.391ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.166ns (0.402 - 0.568)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y164.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X113Y159.G4    net (fanout=27)       1.242   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X113Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X113Y159.F4    net (fanout=8)        0.063   ftop/gbe0/gmac/gmac/N29
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>111
    SLICE_X113Y158.G1    net (fanout=4)        0.164   ftop/gbe0/gmac/gmac/N36
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X114Y153.G2    net (fanout=4)        0.127   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (4.729ns logic, 2.834ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.555ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (0.408 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X112Y163.G3    net (fanout=5)        0.541   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y155.G4    net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X113Y149.G4    net (fanout=7)        0.769   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X113Y149.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X113Y149.F4    net (fanout=3)        0.032   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X113Y149.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X112Y149.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X112Y149.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (5.243ns logic, 2.312ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (0.408 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X112Y163.G3    net (fanout=5)        0.541   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X113Y149.G3    net (fanout=4)        0.554   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X113Y149.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X113Y149.F4    net (fanout=3)        0.032   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X113Y149.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X112Y149.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X112Y149.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (5.243ns logic, 2.311ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 8)
  Clock Path Skew:      -0.154ns (0.418 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X112Y163.G3    net (fanout=5)        0.541   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y155.G4    net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X114Y156.G1    net (fanout=7)        0.382   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X114Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X114Y156.F4    net (fanout=5)        0.087   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X114Y156.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X114Y155.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X114Y155.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (5.337ns logic, 2.223ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.402 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X112Y163.G2    net (fanout=5)        0.674   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X112Y154.G3    net (fanout=11)       0.323   ftop/gbe0/gmac/gmac/N2
    SLICE_X112Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X113Y157.G3    net (fanout=2)        0.280   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X113Y157.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X113Y157.F4    net (fanout=10)       0.122   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X113Y157.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X112Y151.F4    net (fanout=4)        0.510   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (5.269ns logic, 2.274ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.402 - 0.572)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X112Y163.G3    net (fanout=5)        0.541   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X112Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X112Y163.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X112Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X112Y158.F3    net (fanout=10)       0.259   ftop/gbe0/gmac/gmac/N34
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X113Y158.F3    net (fanout=11)       0.092   ftop/gbe0/gmac/gmac/N2
    SLICE_X113Y158.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X114Y153.G3    net (fanout=3)        0.732   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X114Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X112Y151.G3    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X112Y151.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (5.353ns logic, 2.184ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.408 - 0.568)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y164.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X113Y159.G4    net (fanout=27)       1.242   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X113Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X112Y158.F1    net (fanout=8)        0.156   ftop/gbe0/gmac/gmac/N29
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y155.G4    net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X113Y149.G4    net (fanout=7)        0.769   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X113Y149.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X113Y149.F4    net (fanout=3)        0.032   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X113Y149.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X112Y149.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X112Y149.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (4.659ns logic, 2.867ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.408 - 0.568)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y164.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X113Y159.G4    net (fanout=27)       1.242   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X113Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X112Y158.F1    net (fanout=8)        0.156   ftop/gbe0/gmac/gmac/N29
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y152.G4    net (fanout=11)       0.784   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y152.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X113Y149.G3    net (fanout=4)        0.554   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X113Y149.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X113Y149.F4    net (fanout=3)        0.032   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X113Y149.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X112Y149.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X112Y149.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (4.659ns logic, 2.866ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.531ns (Levels of Logic = 7)
  Clock Path Skew:      -0.150ns (0.418 - 0.568)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y164.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X113Y159.G4    net (fanout=27)       1.242   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X113Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X112Y158.F1    net (fanout=8)        0.156   ftop/gbe0/gmac/gmac/N29
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X113Y158.G4    net (fanout=4)        0.063   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X113Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X115Y155.G4    net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/N2
    SLICE_X115Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X114Y156.G1    net (fanout=7)        0.382   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X114Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X114Y156.F4    net (fanout=5)        0.087   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X114Y156.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X114Y155.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X114Y155.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (4.753ns logic, 2.778ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.116ns (0.573 - 0.457)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_2 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y164.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txData<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_2
    D25.O1               net (fanout=2)        0.266   ftop/gbe0/gmac/gmac/txRS_txData<2>
    D25.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.378ns logic, 0.266ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.402 - 0.357)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y4.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X106Y5.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X106Y5.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.402 - 0.357)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y4.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X106Y5.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X106Y5.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.430 - 0.320)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y83.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X105Y83.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X105Y83.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.378 - 0.353)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y16.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X100Y18.BY     net (fanout=2)        0.330   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X100Y18.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.347ns logic, 0.330ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.378 - 0.353)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y16.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X100Y18.BY     net (fanout=2)        0.330   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X100Y18.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.348ns logic, 0.330ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.688 - 0.597)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_18 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_18
    SLICE_X100Y12.BY     net (fanout=2)        0.480   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
    SLICE_X100Y12.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.289ns logic, 0.480ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.688 - 0.597)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_18 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_18
    SLICE_X100Y12.BY     net (fanout=2)        0.480   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
    SLICE_X100Y12.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.290ns logic, 0.480ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.402 - 0.333)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y25.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X106Y25.BY     net (fanout=2)        0.403   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X106Y25.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.347ns logic, 0.403ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.402 - 0.333)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y25.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X106Y25.BY     net (fanout=2)        0.403   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X106Y25.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.348ns logic, 0.403ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.424 - 0.352)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_3 to ftop/gbe0/gmac/rxfun_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y25.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<3>
                                                       ftop/gbe0/gmac/rxfun_sr_3
    SLICE_X111Y25.BX     net (fanout=3)        0.301   ftop/gbe0/gmac/rxfun_sr<3>
    SLICE_X111Y25.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.430 - 0.320)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0
    SLICE_X105Y83.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<0>
    SLICE_X105Y83.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X105Y81.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X105Y81.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y17.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X111Y16.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X111Y16.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y126.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X109Y127.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X109Y127.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.097 - 0.082)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X107Y78.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X107Y78.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y6.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X108Y6.BY      net (fanout=2)        0.473   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X108Y6.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.289ns logic, 0.473ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y6.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X108Y6.BY      net (fanout=2)        0.473   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X108Y6.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.290ns logic, 0.473ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.066 - 0.056)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_3 to ftop/gbe0/gmac/txfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y64.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txF/dDoutReg_3
    SLICE_X113Y65.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<3>
    SLICE_X113Y65.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.452 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y18.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X110Y19.BY     net (fanout=2)        0.492   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X110Y19.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.347ns logic, 0.492ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X104Y102.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X104Y102.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X100Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X100Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X106Y103.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X106Y103.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y10.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y10.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y10.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y10.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y15.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y15.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y15.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y15.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X114Y142.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X114Y142.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.987ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.696 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y98.SR     net (fanout=17)       2.630   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y98.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (3.156ns logic, 3.670ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (0.687 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y89.SR     net (fanout=17)       2.615   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y89.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (3.156ns logic, 3.655ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.703 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y95.SR     net (fanout=17)       2.626   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y95.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.822ns (3.156ns logic, 3.666ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.641ns (Levels of Logic = 3)
  Clock Path Skew:      -0.242ns (0.696 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y98.SR     net (fanout=17)       2.630   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y98.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.641ns (2.540ns logic, 4.101ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.251ns (0.687 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y89.SR     net (fanout=17)       2.615   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y89.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (2.540ns logic, 4.086ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.637ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (0.703 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y95.SR     net (fanout=17)       2.626   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y95.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (2.540ns logic, 4.097ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 5)
  Clock Path Skew:      -0.161ns (0.696 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y94.G2     net (fanout=11)       2.219   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y98.BY     net (fanout=1)        0.596   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y98.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (2.843ns logic, 3.814ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 5)
  Clock Path Skew:      -0.161ns (0.696 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y94.G2     net (fanout=11)       2.219   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y98.BY     net (fanout=1)        0.596   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y98.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (2.842ns logic, 3.814ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.634ns (Levels of Logic = 5)
  Clock Path Skew:      -0.170ns (0.687 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y99.G2     net (fanout=11)       1.745   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y89.BY     net (fanout=1)        1.047   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y89.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.634ns (2.843ns logic, 3.791ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.170ns (0.687 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y99.G2     net (fanout=11)       1.745   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y89.BY     net (fanout=1)        1.047   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y89.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (2.842ns logic, 3.791ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.692 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y91.SR     net (fanout=17)       2.382   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y91.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (3.156ns logic, 3.422ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (0.696 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y94.G2     net (fanout=11)       2.219   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y98.BY     net (fanout=1)        0.596   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y98.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.472ns (2.227ns logic, 4.245ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (0.696 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y94.G2     net (fanout=11)       2.219   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X102Y98.BY     net (fanout=1)        0.596   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X102Y98.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (2.226ns logic, 4.245ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.251ns (0.687 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y99.G2     net (fanout=11)       1.745   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y89.BY     net (fanout=1)        1.047   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y89.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (2.227ns logic, 4.222ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.251ns (0.687 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y99.G2     net (fanout=11)       1.745   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y89.BY     net (fanout=1)        1.047   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y89.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (2.226ns logic, 4.222ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (0.692 - 0.938)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y135.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y116.F1    net (fanout=20)       1.396   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y91.SR     net (fanout=17)       2.382   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y91.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (2.540ns logic, 3.853ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.563ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxActive to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y119.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    SLICE_X111Y114.F2    net (fanout=4)        1.092   ftop/gbe0/gmac/gmac/rxRS_rxActive
    SLICE_X111Y114.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y118.G3    net (fanout=1)        0.529   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y118.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X115Y119.G2    net (fanout=15)       0.777   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X115Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X115Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X115Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y119.CE    net (fanout=1)        1.146   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y119.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.563ns (2.997ns logic, 3.566ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.692 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y96.SR     net (fanout=17)       2.175   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y96.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (3.156ns logic, 3.215ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.003 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y114.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y114.G1    net (fanout=3)        0.470   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y114.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X111Y114.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X111Y114.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y118.G3    net (fanout=1)        0.529   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y118.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X115Y119.G2    net (fanout=15)       0.777   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X115Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X115Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X115Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y119.CE    net (fanout=1)        1.146   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y119.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.523ns (3.558ns logic, 2.965ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.698 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.G1    net (fanout=2)        0.930   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.G4    net (fanout=2)        0.034   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y116.F3    net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y93.SR     net (fanout=17)       2.149   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y93.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (3.156ns logic, 3.189ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.770 - 0.676)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_1 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y137.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_1
    SLICE_X114Y135.BX    net (fanout=2)        0.286   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
    SLICE_X114Y135.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.519ns logic, 0.286ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.418 - 0.381)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X105Y99.BX     net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X105Y99.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.458ns logic, 0.333ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.406 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y100.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y100.G2    net (fanout=13)       0.392   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y100.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.416ns logic, 0.392ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.406 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y100.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y100.G2    net (fanout=13)       0.392   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y100.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.416ns logic, 0.392ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y99.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X106Y99.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X106Y99.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.521 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y134.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X115Y135.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X115Y135.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.507 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X115Y131.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X115Y131.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.541ns logic, 0.356ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.770 - 0.676)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_2
    SLICE_X114Y134.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxData<2>
    SLICE_X114Y134.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X108Y131.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X108Y131.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y135.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X106Y134.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X106Y134.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.421 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y135.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X106Y135.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X106Y135.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.498ns logic, 0.324ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.122ns (0.756 - 0.634)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y139.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X109Y135.BX    net (fanout=2)        0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X109Y135.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.479ns logic, 0.477ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.418 - 0.381)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X105Y99.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X105Y99.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.406 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y100.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y100.G1    net (fanout=10)       0.424   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y100.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.476ns logic, 0.424ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.406 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y100.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y100.G1    net (fanout=10)       0.424   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y100.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.476ns logic, 0.424ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.507 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X115Y131.BX    net (fanout=2)        0.499   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X115Y131.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.458ns logic, 0.499ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y99.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X106Y99.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X106Y99.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.402 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y100.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y98.G1     net (fanout=10)       0.434   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y98.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.476ns logic, 0.434ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.402 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y100.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y98.G1     net (fanout=10)       0.434   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y98.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.476ns logic, 0.434ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X100Y109.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X100Y109.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X104Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X104Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X104Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X104Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X100Y109.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X100Y109.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.506ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 0)
  Clock Path Skew:      -4.977ns (-1.305 - 3.672)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y44.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X70Y40.SR      net (fanout=3)        2.500   ftop/clkN210/rstInD
    SLICE_X70Y40.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.029ns logic, 2.500ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      6.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 0)
  Clock Path Skew:      -3.463ns (-0.525 - 2.938)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y44.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X70Y40.SR      net (fanout=3)        2.000   ftop/clkN210/rstInD
    SLICE_X70Y40.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.767ns logic, 2.000ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X70Y40.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X70Y40.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X70Y40.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106049641 paths analyzed, 51681 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.885ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.713ns (Levels of Logic = 16)
  Clock Path Skew:      -0.172ns (0.735 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.XQ     Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X52Y114.G1     net (fanout=7)        0.456   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.713ns (10.801ns logic, 8.912ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.710ns (Levels of Logic = 16)
  Clock Path Skew:      -0.172ns (0.735 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X52Y114.G3     net (fanout=2)        0.378   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.710ns (10.876ns logic, 8.834ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.685ns (Levels of Logic = 16)
  Clock Path Skew:      -0.172ns (0.735 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X52Y114.G2     net (fanout=3)        0.425   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.685ns (10.804ns logic, 8.881ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.674ns (Levels of Logic = 16)
  Clock Path Skew:      -0.172ns (0.735 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y115.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X52Y114.G4     net (fanout=5)        0.414   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.674ns (10.804ns logic, 8.870ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.582ns (Levels of Logic = 16)
  Clock Path Skew:      -0.250ns (0.735 - 0.985)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X50Y110.F2     net (fanout=4)        0.419   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X50Y110.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X52Y112.F3     net (fanout=2)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.582ns (10.789ns logic, 8.793ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.604ns (Levels of Logic = 16)
  Clock Path Skew:      -0.212ns (0.735 - 0.947)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y115.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X55Y116.G4     net (fanout=2)        0.603   ftop/edp0/dpControl<4>
    SLICE_X55Y116.Y      Tilo                  0.561   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X55Y116.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X55Y116.X      Tilo                  0.562   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X55Y114.G4     net (fanout=2)        0.307   ftop/edp0/N1937
    SLICE_X55Y114.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X55Y114.F1     net (fanout=76)       0.503   ftop/edp0/N118
    SLICE_X55Y114.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X54Y117.F1     net (fanout=39)       0.444   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.604ns (10.616ns logic, 8.988ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_138 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.598ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (0.735 - 0.952)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_138 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.YQ     Tcko                  0.596   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<138>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_138
    SLICE_X55Y117.G3     net (fanout=3)        1.322   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<138>
    SLICE_X55Y117.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW1
    SLICE_X50Y115.G4     net (fanout=4)        0.604   ftop/edp0/N2093
    SLICE_X50Y115.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW3
    SLICE_X50Y115.F3     net (fanout=2)        0.043   ftop/edp0/N2943
    SLICE_X50Y115.X      Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X60Y123.G3     net (fanout=20)       1.004   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X60Y123.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X60Y123.F3     net (fanout=1)        0.021   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X60Y123.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X62Y122.G4     net (fanout=10)       0.433   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.598ns (10.235ns logic, 9.363ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.567ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.494 - 0.739)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.XQ     Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X52Y114.G1     net (fanout=7)        0.456   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.567ns (10.739ns logic, 8.828ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.564ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.494 - 0.739)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X52Y114.G3     net (fanout=2)        0.378   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.564ns (10.814ns logic, 8.750ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.586ns (Levels of Logic = 16)
  Clock Path Skew:      -0.212ns (0.735 - 0.947)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y114.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X55Y116.G3     net (fanout=1)        0.585   ftop/edp0/dpControl_0_1
    SLICE_X55Y116.Y      Tilo                  0.561   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X55Y116.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X55Y116.X      Tilo                  0.562   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X55Y114.G4     net (fanout=2)        0.307   ftop/edp0/N1937
    SLICE_X55Y114.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X55Y114.F1     net (fanout=76)       0.503   ftop/edp0/N118
    SLICE_X55Y114.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X54Y117.F1     net (fanout=39)       0.444   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X72Y110.G3     net (fanout=5)        0.837   ftop/edp0/Sh4078
    SLICE_X72Y110.X      Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X70Y102.G3     net (fanout=3)        0.897   ftop/edp0/Sh4882
    SLICE_X70Y102.X      Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X70Y101.F1     net (fanout=6)        0.411   ftop/edp0/Sh5714
    SLICE_X70Y101.X      Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X70Y95.G3      net (fanout=1)        0.723   ftop/edp0/N3406
    SLICE_X70Y95.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X68Y93.G1      net (fanout=3)        0.443   ftop/edp0/Sh6578
    SLICE_X68Y93.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.586ns (10.616ns logic, 8.970ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.436ns (Levels of Logic = 16)
  Clock Path Skew:      -0.348ns (0.637 - 0.985)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X50Y110.F2     net (fanout=4)        0.419   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X50Y110.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X52Y112.F3     net (fanout=2)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.436ns (10.727ns logic, 8.709ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.539ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.494 - 0.739)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X52Y114.G2     net (fanout=3)        0.425   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.539ns (10.742ns logic, 8.797ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_255 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.583ns (Levels of Logic = 12)
  Clock Path Skew:      -0.194ns (0.545 - 0.739)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_255
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.XQ     Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X52Y114.G1     net (fanout=7)        0.456   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X56Y118.G4     net (fanout=3)        1.244   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X56Y118.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y115.F2     net (fanout=66)       1.641   ftop/edp0/N159
    SLICE_X49Y115.X      Tilo                  0.562   ftop/edp0/x__h55198_and0012<7>30
                                                       ftop/edp0/x__h55198_and0012<7>30
    SLICE_X62Y127.F1     net (fanout=2)        2.051   ftop/edp0/x__h55198_and0012<7>30
    SLICE_X62Y127.X      Tilo                  0.601   ftop/edp0/x__h55198<37>
                                                       ftop/edp0/x__h55198_and0012<7>60
    SLICE_X68Y131.G3     net (fanout=2)        0.727   ftop/edp0/x__h55198<37>
    SLICE_X68Y131.Y      Tilo                  0.616   ftop/edp0/Sh4040
                                                       ftop/edp0/Sh403911
    SLICE_X69Y122.G4     net (fanout=2)        0.709   ftop/edp0/N78
    SLICE_X69Y122.Y      Tilo                  0.561   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh40391
    SLICE_X62Y135.F3     net (fanout=4)        0.852   ftop/edp0/Sh4039
    SLICE_X62Y135.X      Tif5x                 0.853   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484728_G
                                                       ftop/edp0/Sh484728
    SLICE_X69Y143.F4     net (fanout=4)        1.216   ftop/edp0/Sh4847
    SLICE_X69Y143.X      Tif5x                 0.791   ftop/edp0/Sh5663
                                                       ftop/edp0/Sh566331_G
                                                       ftop/edp0/Sh566331
    SLICE_X72Y147.G3     net (fanout=6)        1.104   ftop/edp0/Sh5663
    SLICE_X72Y147.Y      Tilo                  0.616   ftop/edp0/Sh6655
                                                       ftop/edp0/Sh6655_SW2
    SLICE_X72Y147.F3     net (fanout=1)        0.021   ftop/edp0/Sh6655_SW2/O
    SLICE_X72Y147.X      Tilo                  0.601   ftop/edp0/Sh6655
                                                       ftop/edp0/Sh6655
    SLICE_X74Y138.F3     net (fanout=3)        0.738   ftop/edp0/Sh6655
    SLICE_X74Y138.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<255>
                                                       ftop/edp0/edp_dgdpTx_vec_255_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_255
    -------------------------------------------------  ---------------------------
    Total                                     19.583ns (8.211ns logic, 11.372ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_255 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.580ns (Levels of Logic = 12)
  Clock Path Skew:      -0.194ns (0.545 - 0.739)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_255
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X52Y114.G3     net (fanout=2)        0.378   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X56Y118.G4     net (fanout=3)        1.244   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X56Y118.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y115.F2     net (fanout=66)       1.641   ftop/edp0/N159
    SLICE_X49Y115.X      Tilo                  0.562   ftop/edp0/x__h55198_and0012<7>30
                                                       ftop/edp0/x__h55198_and0012<7>30
    SLICE_X62Y127.F1     net (fanout=2)        2.051   ftop/edp0/x__h55198_and0012<7>30
    SLICE_X62Y127.X      Tilo                  0.601   ftop/edp0/x__h55198<37>
                                                       ftop/edp0/x__h55198_and0012<7>60
    SLICE_X68Y131.G3     net (fanout=2)        0.727   ftop/edp0/x__h55198<37>
    SLICE_X68Y131.Y      Tilo                  0.616   ftop/edp0/Sh4040
                                                       ftop/edp0/Sh403911
    SLICE_X69Y122.G4     net (fanout=2)        0.709   ftop/edp0/N78
    SLICE_X69Y122.Y      Tilo                  0.561   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh40391
    SLICE_X62Y135.F3     net (fanout=4)        0.852   ftop/edp0/Sh4039
    SLICE_X62Y135.X      Tif5x                 0.853   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484728_G
                                                       ftop/edp0/Sh484728
    SLICE_X69Y143.F4     net (fanout=4)        1.216   ftop/edp0/Sh4847
    SLICE_X69Y143.X      Tif5x                 0.791   ftop/edp0/Sh5663
                                                       ftop/edp0/Sh566331_G
                                                       ftop/edp0/Sh566331
    SLICE_X72Y147.G3     net (fanout=6)        1.104   ftop/edp0/Sh5663
    SLICE_X72Y147.Y      Tilo                  0.616   ftop/edp0/Sh6655
                                                       ftop/edp0/Sh6655_SW2
    SLICE_X72Y147.F3     net (fanout=1)        0.021   ftop/edp0/Sh6655_SW2/O
    SLICE_X72Y147.X      Tilo                  0.601   ftop/edp0/Sh6655
                                                       ftop/edp0/Sh6655
    SLICE_X74Y138.F3     net (fanout=3)        0.738   ftop/edp0/Sh6655
    SLICE_X74Y138.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<255>
                                                       ftop/edp0/edp_dgdpTx_vec_255_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_255
    -------------------------------------------------  ---------------------------
    Total                                     19.580ns (8.286ns logic, 11.294ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.528ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.494 - 0.739)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y115.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X52Y114.G4     net (fanout=5)        0.414   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y117.G1     net (fanout=13)       0.185   ftop/edp0/N2337
    SLICE_X54Y117.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X54Y117.F3     net (fanout=2)        0.041   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.528ns (10.742ns logic, 8.786ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.458ns (Levels of Logic = 16)
  Clock Path Skew:      -0.310ns (0.637 - 0.947)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y115.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X55Y116.G4     net (fanout=2)        0.603   ftop/edp0/dpControl<4>
    SLICE_X55Y116.Y      Tilo                  0.561   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X55Y116.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X55Y116.X      Tilo                  0.562   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X55Y114.G4     net (fanout=2)        0.307   ftop/edp0/N1937
    SLICE_X55Y114.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X55Y114.F1     net (fanout=76)       0.503   ftop/edp0/N118
    SLICE_X55Y114.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X54Y117.F1     net (fanout=39)       0.444   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X54Y117.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X60Y122.F4     net (fanout=3)        0.780   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X60Y122.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X62Y122.G3     net (fanout=7)        0.394   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.458ns (10.554ns logic, 8.904ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_138 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.452ns (Levels of Logic = 15)
  Clock Path Skew:      -0.315ns (0.637 - 0.952)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_138 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.YQ     Tcko                  0.596   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<138>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_138
    SLICE_X55Y117.G3     net (fanout=3)        1.322   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<138>
    SLICE_X55Y117.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW1
    SLICE_X50Y115.G4     net (fanout=4)        0.604   ftop/edp0/N2093
    SLICE_X50Y115.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW3
    SLICE_X50Y115.F3     net (fanout=2)        0.043   ftop/edp0/N2943
    SLICE_X50Y115.X      Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X60Y123.G3     net (fanout=20)       1.004   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X60Y123.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X60Y123.F3     net (fanout=1)        0.021   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X60Y123.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X62Y122.G4     net (fanout=10)       0.433   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y126.G2     net (fanout=16)       1.685   ftop/edp0/N207
    SLICE_X64Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>12_SW0
    SLICE_X64Y126.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<5>12_SW0/O
    SLICE_X64Y126.X      Tilo                  0.601   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X70Y117.G3     net (fanout=4)        0.884   ftop/edp0/x__h55198<75>
    SLICE_X70Y117.Y      Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X70Y117.F3     net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X70Y117.X      Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X73Y119.G3     net (fanout=5)        0.659   ftop/edp0/Sh4078
    SLICE_X73Y119.X      Tif5x                 0.791   ftop/edp0/Sh4878
                                                       ftop/edp0/Sh487831_F
                                                       ftop/edp0/Sh487831
    SLICE_X76Y121.F2     net (fanout=4)        0.521   ftop/edp0/Sh4878
    SLICE_X76Y121.X      Tif5x                 0.853   ftop/edp0/Sh5726
                                                       ftop/edp0/Sh572628_G
                                                       ftop/edp0/Sh572628
    SLICE_X76Y136.G2     net (fanout=6)        1.386   ftop/edp0/Sh5726
    SLICE_X76Y136.Y      Tilo                  0.616   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X76Y136.F4     net (fanout=1)        0.035   ftop/edp0/Sh6590_SW0/O
    SLICE_X76Y136.X      Tilo                  0.601   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X76Y147.G1     net (fanout=3)        0.626   ftop/edp0/Sh6590
    SLICE_X76Y147.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.452ns (10.173ns logic, 9.279ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_784 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.674ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.815 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_784
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.XQ     Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X52Y114.G1     net (fanout=7)        0.456   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y114.F4     net (fanout=4)        0.065   ftop/edp0/N283
    SLICE_X52Y114.X      Tilo                  0.601   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X55Y117.F2     net (fanout=24)       1.056   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X55Y117.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X54Y118.G1     net (fanout=3)        0.389   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X54Y118.Y      Tilo                  0.616   ftop/edp0/N189
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X47Y116.F2     net (fanout=62)       1.339   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X47Y116.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<4>15
                                                       ftop/edp0/x__h55198_and0010<4>15
    SLICE_X49Y116.F2     net (fanout=1)        0.358   ftop/edp0/x__h55198_and0010<4>15
    SLICE_X49Y116.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<4>38
                                                       ftop/edp0/x__h55198_and0010<4>38
    SLICE_X56Y112.F2     net (fanout=1)        0.792   ftop/edp0/x__h55198_and0010<4>38
    SLICE_X56Y112.X      Tilo                  0.601   ftop/edp0/x__h55198<54>
                                                       ftop/edp0/x__h55198_and0010<4>65
    SLICE_X65Y134.G3     net (fanout=4)        2.513   ftop/edp0/x__h55198<54>
    SLICE_X65Y134.X      Tif5x                 0.791   ftop/edp0/Sh4056
                                                       ftop/edp0/Sh405631_F
                                                       ftop/edp0/Sh405631
    SLICE_X60Y134.G3     net (fanout=4)        0.289   ftop/edp0/Sh4056
    SLICE_X60Y134.X      Tif5x                 0.853   ftop/edp0/Sh4864
                                                       ftop/edp0/Sh486431_F
                                                       ftop/edp0/Sh486431
    SLICE_X62Y139.G1     net (fanout=4)        0.572   ftop/edp0/Sh4864
    SLICE_X62Y139.X      Tif5x                 0.853   ftop/edp0/Sh5680
                                                       ftop/edp0/Sh568029_F
                                                       ftop/edp0/Sh568029
    SLICE_X55Y145.F3     net (fanout=8)        0.997   ftop/edp0/Sh5680
    SLICE_X55Y145.X      Tilo                  0.562   ftop/edp0/N2170
                                                       ftop/edp0/Sh6672_SW2
    SLICE_X46Y148.G4     net (fanout=1)        1.073   ftop/edp0/N2170
    SLICE_X46Y148.Y      Tilo                  0.616   ftop/edp0/N1957
                                                       ftop/edp0/Sh6672
    SLICE_X46Y148.F4     net (fanout=3)        0.066   ftop/edp0/Sh6672
    SLICE_X46Y148.X      Tilo                  0.601   ftop/edp0/N1957
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<4>_SW0
    SLICE_X46Y149.G1     net (fanout=1)        0.121   ftop/edp0/N1957
    SLICE_X46Y149.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<784>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<4>
                                                       ftop/edp0/edp_dgdpTx_vec_784
    -------------------------------------------------  ---------------------------
    Total                                     19.674ns (9.588ns logic, 10.086ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_784 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.671ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.815 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_784
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X52Y114.G3     net (fanout=2)        0.378   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y114.F4     net (fanout=4)        0.065   ftop/edp0/N283
    SLICE_X52Y114.X      Tilo                  0.601   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X55Y117.F2     net (fanout=24)       1.056   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X55Y117.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X54Y118.G1     net (fanout=3)        0.389   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X54Y118.Y      Tilo                  0.616   ftop/edp0/N189
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X47Y116.F2     net (fanout=62)       1.339   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X47Y116.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<4>15
                                                       ftop/edp0/x__h55198_and0010<4>15
    SLICE_X49Y116.F2     net (fanout=1)        0.358   ftop/edp0/x__h55198_and0010<4>15
    SLICE_X49Y116.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<4>38
                                                       ftop/edp0/x__h55198_and0010<4>38
    SLICE_X56Y112.F2     net (fanout=1)        0.792   ftop/edp0/x__h55198_and0010<4>38
    SLICE_X56Y112.X      Tilo                  0.601   ftop/edp0/x__h55198<54>
                                                       ftop/edp0/x__h55198_and0010<4>65
    SLICE_X65Y134.G3     net (fanout=4)        2.513   ftop/edp0/x__h55198<54>
    SLICE_X65Y134.X      Tif5x                 0.791   ftop/edp0/Sh4056
                                                       ftop/edp0/Sh405631_F
                                                       ftop/edp0/Sh405631
    SLICE_X60Y134.G3     net (fanout=4)        0.289   ftop/edp0/Sh4056
    SLICE_X60Y134.X      Tif5x                 0.853   ftop/edp0/Sh4864
                                                       ftop/edp0/Sh486431_F
                                                       ftop/edp0/Sh486431
    SLICE_X62Y139.G1     net (fanout=4)        0.572   ftop/edp0/Sh4864
    SLICE_X62Y139.X      Tif5x                 0.853   ftop/edp0/Sh5680
                                                       ftop/edp0/Sh568029_F
                                                       ftop/edp0/Sh568029
    SLICE_X55Y145.F3     net (fanout=8)        0.997   ftop/edp0/Sh5680
    SLICE_X55Y145.X      Tilo                  0.562   ftop/edp0/N2170
                                                       ftop/edp0/Sh6672_SW2
    SLICE_X46Y148.G4     net (fanout=1)        1.073   ftop/edp0/N2170
    SLICE_X46Y148.Y      Tilo                  0.616   ftop/edp0/N1957
                                                       ftop/edp0/Sh6672
    SLICE_X46Y148.F4     net (fanout=3)        0.066   ftop/edp0/Sh6672
    SLICE_X46Y148.X      Tilo                  0.601   ftop/edp0/N1957
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<4>_SW0
    SLICE_X46Y149.G1     net (fanout=1)        0.121   ftop/edp0/N1957
    SLICE_X46Y149.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<784>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<4>
                                                       ftop/edp0/edp_dgdpTx_vec_784
    -------------------------------------------------  ---------------------------
    Total                                     19.671ns (9.663ns logic, 10.008ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_784 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.671ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.815 - 0.907)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_784
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.XQ     Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X52Y114.G1     net (fanout=7)        0.456   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X52Y114.Y      Tilo                  0.616   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X52Y112.F1     net (fanout=4)        0.613   ftop/edp0/N283
    SLICE_X52Y112.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X54Y116.F3     net (fanout=3)        0.507   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X54Y116.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X54Y118.G3     net (fanout=13)       0.348   ftop/edp0/N2337
    SLICE_X54Y118.Y      Tilo                  0.616   ftop/edp0/N189
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X47Y116.F2     net (fanout=62)       1.339   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X47Y116.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<4>15
                                                       ftop/edp0/x__h55198_and0010<4>15
    SLICE_X49Y116.F2     net (fanout=1)        0.358   ftop/edp0/x__h55198_and0010<4>15
    SLICE_X49Y116.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<4>38
                                                       ftop/edp0/x__h55198_and0010<4>38
    SLICE_X56Y112.F2     net (fanout=1)        0.792   ftop/edp0/x__h55198_and0010<4>38
    SLICE_X56Y112.X      Tilo                  0.601   ftop/edp0/x__h55198<54>
                                                       ftop/edp0/x__h55198_and0010<4>65
    SLICE_X65Y134.G3     net (fanout=4)        2.513   ftop/edp0/x__h55198<54>
    SLICE_X65Y134.X      Tif5x                 0.791   ftop/edp0/Sh4056
                                                       ftop/edp0/Sh405631_F
                                                       ftop/edp0/Sh405631
    SLICE_X60Y134.G3     net (fanout=4)        0.289   ftop/edp0/Sh4056
    SLICE_X60Y134.X      Tif5x                 0.853   ftop/edp0/Sh4864
                                                       ftop/edp0/Sh486431_F
                                                       ftop/edp0/Sh486431
    SLICE_X62Y139.G1     net (fanout=4)        0.572   ftop/edp0/Sh4864
    SLICE_X62Y139.X      Tif5x                 0.853   ftop/edp0/Sh5680
                                                       ftop/edp0/Sh568029_F
                                                       ftop/edp0/Sh568029
    SLICE_X55Y145.F3     net (fanout=8)        0.997   ftop/edp0/Sh5680
    SLICE_X55Y145.X      Tilo                  0.562   ftop/edp0/N2170
                                                       ftop/edp0/Sh6672_SW2
    SLICE_X46Y148.G4     net (fanout=1)        1.073   ftop/edp0/N2170
    SLICE_X46Y148.Y      Tilo                  0.616   ftop/edp0/N1957
                                                       ftop/edp0/Sh6672
    SLICE_X46Y148.F4     net (fanout=3)        0.066   ftop/edp0/Sh6672
    SLICE_X46Y148.X      Tilo                  0.601   ftop/edp0/N1957
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<4>_SW0
    SLICE_X46Y149.G1     net (fanout=1)        0.121   ftop/edp0/N1957
    SLICE_X46Y149.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<784>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<4>
                                                       ftop/edp0/edp_dgdpTx_vec_784
    -------------------------------------------------  ---------------------------
    Total                                     19.671ns (9.627ns logic, 10.044ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.123ns (0.492 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y179.YQ    Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X110Y179.BY    net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X110Y179.CLK   Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.123ns (0.492 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y179.YQ    Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X110Y179.BY    net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X110Y179.CLK   Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.413 - 0.331)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y62.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X96Y63.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X96Y63.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.413 - 0.331)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y62.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X96Y63.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X96Y63.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.525 - 0.406)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_13 to ftop/gbe0/gmac/txF/Mram_fifoMem14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y31.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<13>
                                                       ftop/gbe0/eRespF/data0_reg_13
    SLICE_X108Y33.BY     net (fanout=2)        0.333   ftop/gbe0/eRespF_D_OUT<13>
    SLICE_X108Y33.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<13>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.289ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.525 - 0.406)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_13 to ftop/gbe0/gmac/txF/Mram_fifoMem14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y31.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<13>
                                                       ftop/gbe0/eRespF/data0_reg_13
    SLICE_X108Y33.BY     net (fanout=2)        0.333   ftop/gbe0/eRespF_D_OUT<13>
    SLICE_X108Y33.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txF/_varindex0000<13>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.290ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.488 - 0.386)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y58.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X62Y60.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X62Y60.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_11 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.502 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_11 to ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_11
    SLICE_X56Y50.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_13_MData<11>
    SLICE_X56Y50.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<11>
                                                       ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.488 - 0.386)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y58.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X62Y60.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X62Y60.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_11 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.502 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_11 to ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_11
    SLICE_X56Y50.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_13_MData<11>
    SLICE_X56Y50.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<11>
                                                       ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.759 - 0.656)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y191.XQ    Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X108Y193.BY    net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X108Y193.CLK   Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.287ns logic, 0.336ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.759 - 0.656)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y191.XQ    Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X108Y193.BY    net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X108Y193.CLK   Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.288ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_28 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.552 - 0.463)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_28 to ftop/edp0/wci_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_28
    SLICE_X62Y70.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<28>
    SLICE_X62Y70.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<28>
                                                       ftop/edp0/wci_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_28 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.552 - 0.463)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_28 to ftop/edp0/wci_reqF/Mram_arr29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_28
    SLICE_X62Y70.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<28>
    SLICE_X62Y70.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<28>
                                                       ftop/edp0/wci_reqF/Mram_arr29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.552 - 0.457)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X62Y71.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X62Y71.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.552 - 0.457)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X62Y71.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X62Y71.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.437 - 0.364)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.XQ    Tcko                  0.396   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X104Y181.BY    net (fanout=2)        0.341   ftop/cp/td<31>
    SLICE_X104Y181.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.437 - 0.364)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.XQ    Tcko                  0.396   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X104Y181.BY    net (fanout=2)        0.341   ftop/cp/td<31>
    SLICE_X104Y181.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.344 - 0.278)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y178.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X96Y180.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X96Y180.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.445 - 0.373)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y155.XQ    Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X106Y155.BY    net (fanout=2)        0.325   ftop/cp/td<1>
    SLICE_X106Y155.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.287ns logic, 0.325ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X114Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X114Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X114Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X114Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X84Y205.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X84Y205.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X84Y205.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X84Y205.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X84Y203.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X84Y203.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X84Y203.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X84Y203.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X84Y202.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X84Y202.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X84Y202.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X84Y202.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_11/SR
  Location pin: SLICE_X8Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_11/SR
  Location pin: SLICE_X8Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_10/SR
  Location pin: SLICE_X8Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_10/SR
  Location pin: SLICE_X8Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.943ns|            0|            0|            2|    106049642|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      8.506ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.885ns|          N/A|            0|            0|    106049641|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.897|         |    3.576|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.885|         |         |         |
sys0_clkp      |   19.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.885|         |         |         |
sys0_clkp      |   19.885|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106065865 paths, 0 nets, and 107246 connections

Design statistics:
   Minimum period:  19.885ns{1}   (Maximum frequency:  50.289MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 06:41:50 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 845 MB



