// Seed: 940830210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri1 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_3  = 32'd94,
    parameter id_36 = 32'd39,
    parameter id_4  = 32'd95
) (
    input uwire id_0,
    input wor _id_1,
    output wand id_2,
    input tri0 _id_3,
    input tri0 _id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    output tri id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input supply0 id_16,
    input wor id_17,
    input wire id_18,
    input supply0 id_19,
    output wor id_20,
    input tri0 id_21,
    input tri1 id_22,
    output tri0 id_23,
    output wire id_24
    , id_38,
    input supply0 id_25,
    input tri1 id_26,
    output wand id_27,
    input supply1 id_28,
    input tri1 id_29,
    input wor id_30,
    output supply1 id_31,
    output supply0 id_32,
    output tri0 id_33,
    output supply1 id_34,
    input tri id_35,
    input tri0 _id_36
);
  tri [id_3 : id_36] id_39;
  module_0 modCall_1 (
      id_39,
      id_39,
      id_38,
      id_39
  );
  wire [-1 : id_1  -  ~  id_1] id_40;
  assign id_39 = -1;
  wire id_41;
  wire [1 : id_4  -  id_36] id_42;
endmodule
