
*** Running vivado
    with args -log design_1_gradientdescent_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_gradientdescent_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_gradientdescent_0_0.tcl -notrace
Command: synth_design -top design_1_gradientdescent_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18778 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1250.656 ; gain = 83.000 ; free physical = 920 ; free virtual = 7880
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_gradientdescent_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ip/design_1_gradientdescent_0_0/synth/design_1_gradientdescent_0_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'gradientdescent_v1_0' declared at '/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0.vhd:6' bound to instance 'U0' of component 'gradientdescent_v1_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ip/design_1_gradientdescent_0_0/synth/design_1_gradientdescent_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'gradientdescent_v1_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0.vhd:39]
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 2 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gradientdescent_v1_0_S00_AXIS' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0_S00_AXIS.vhd:37]
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MiniBatchGradientDescent' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/MiniBatchGradientDescent.vhd:21]
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matrix_multiply_by_vector' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/matrix_multiply_by_vector.vhd:18]
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matrix_multiply_by_vector' (1#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/matrix_multiply_by_vector.vhd:18]
INFO: [Synth 8-638] synthesizing module 'vector_subtract' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/vector_subtract.vhd:17]
	Parameter m bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vector_subtract' (2#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/vector_subtract.vhd:17]
INFO: [Synth 8-638] synthesizing module 'matrix_transpose' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/matrix_transpose.vhd:16]
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matrix_transpose' (3#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/matrix_transpose.vhd:16]
INFO: [Synth 8-638] synthesizing module 'matrix_multiply_by_vector__parameterized0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/matrix_multiply_by_vector.vhd:18]
	Parameter m bound to: 2 - type: integer 
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matrix_multiply_by_vector__parameterized0' (3#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/matrix_multiply_by_vector.vhd:18]
INFO: [Synth 8-638] synthesizing module 'vector_multiply_by_scalar' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/vector_multiply_by_scalar.vhd:17]
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vector_multiply_by_scalar' (4#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/vector_multiply_by_scalar.vhd:17]
INFO: [Synth 8-638] synthesizing module 'vector_subtract__parameterized0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/vector_subtract.vhd:17]
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vector_subtract__parameterized0' (4#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/vector_subtract.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MiniBatchGradientDescent' (5#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/MiniBatchGradientDescent.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'gradientdescent_v1_0_S00_AXIS' (6#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0_S00_AXIS.vhd:37]
INFO: [Synth 8-638] synthesizing module 'gradientdescent_v1_0_M00_AXIS' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0_M00_AXIS.vhd:37]
	Parameter n bound to: 2 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0_M00_AXIS.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'gradientdescent_v1_0_M00_AXIS' (7#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0_M00_AXIS.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'gradientdescent_v1_0' (8#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/hdl/gradientdescent_v1_0.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_1_gradientdescent_0_0' (9#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ip/design_1_gradientdescent_0_0/synth/design_1_gradientdescent_0_0.vhd:75]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1293.188 ; gain = 125.531 ; free physical = 929 ; free virtual = 7889
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1293.188 ; gain = 125.531 ; free physical = 930 ; free virtual = 7890
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1625.000 ; gain = 1.000 ; free physical = 1179 ; free virtual = 8170
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1625.000 ; gain = 457.344 ; free physical = 1248 ; free virtual = 8224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1625.000 ; gain = 457.344 ; free physical = 1248 ; free virtual = 8224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1625.000 ; gain = 457.344 ; free physical = 1250 ; free virtual = 8226
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/ipshared/f578/src/Types.vhd:30]
INFO: [Synth 8-5544] ROM "s_X_reg[2,1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_X_reg[2,1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_X_reg[2,0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_X_reg[2,0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1625.000 ; gain = 457.344 ; free physical = 1238 ; free virtual = 8216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   3 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_multiply_by_vector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
Module vector_subtract 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
Module matrix_multiply_by_vector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
Module vector_multiply_by_scalar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
Module vector_subtract__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
Module MiniBatchGradientDescent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module gradientdescent_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   3 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module gradientdescent_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
INFO: [Synth 8-5544] ROM "s_X_reg[2,1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_X_reg[2,0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Y_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3917] design design_1_gradientdescent_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_gradientdescent_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_gradientdescent_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_gradientdescent_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_gradientdescent_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design gradientdescent_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design design_1_gradientdescent_0_0 has unconnected port m00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][23]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][24]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][24]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][25]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][25]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][26]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_X_reg[0,1][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][23]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][24]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][24]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][25]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][25]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][26]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_X_reg[2,1][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][23]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][24]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][24]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][25]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][25]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][26]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_X_reg[1,1][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][23]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][24]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][24]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][25]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][25]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][26]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[0,0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_X_reg[0,0][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_Y_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][23]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][24]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][24]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][25]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][25]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][26]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[2,0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_X_reg[2,0][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[2][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_Y_reg[2][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][23]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][24]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][24]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][25]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][25]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][26]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_X_reg[1,0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_X_reg[1,0][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][26]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][27]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][28]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_Y_reg[1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_Y_reg[1][31] )
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_M00_AXIS_inst/it_reg[2]' (FDE) to 'U0/gradientdescent_v1_0_M00_AXIS_inst/it_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_M00_AXIS_inst/it_reg[1]' (FDE) to 'U0/gradientdescent_v1_0_M00_AXIS_inst/it_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[29]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[30]' (FDRE) to 'U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gradientdescent_v1_0_S00_AXIS_inst /\s_alpha_reg[31] )
WARNING: [Synth 8-3332] Sequential element (s_X_reg[2,1][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_X_reg[2,0][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_X_reg[1,1][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_X_reg[1,0][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_X_reg[0,1][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_X_reg[0,0][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_Y_reg[2][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_Y_reg[1][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_Y_reg[0][31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (s_alpha_reg[31]) is unused and will be removed from module gradientdescent_v1_0_S00_AXIS.
INFO: [Synth 8-3332] Sequential element (U0/gradientdescent_v1_0_M00_AXIS_inst/it_reg[3]) is unused and will be removed from module design_1_gradientdescent_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1625.000 ; gain = 457.344 ; free physical = 1223 ; free virtual = 8193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiply_by_vector | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiply_by_scalar | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 1642.000 ; gain = 474.344 ; free physical = 1068 ; free virtual = 8039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 1644.000 ; gain = 476.344 ; free physical = 1066 ; free virtual = 8037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1047 ; free virtual = 8017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   357|
|2     |DSP48E1   |     8|
|3     |DSP48E1_1 |     6|
|4     |DSP48E1_2 |    30|
|5     |DSP48E1_3 |    12|
|6     |LUT1      |    52|
|7     |LUT2      |  1000|
|8     |LUT3      |   232|
|9     |LUT4      |   127|
|10    |LUT5      |    93|
|11    |LUT6      |   283|
|12    |FDRE      |   206|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------------------+------+
|      |Instance                               |Module                                    |Cells |
+------+---------------------------------------+------------------------------------------+------+
|1     |top                                    |                                          |  2406|
|2     |  U0                                   |gradientdescent_v1_0                      |  2406|
|3     |    gradientdescent_v1_0_M00_AXIS_inst |gradientdescent_v1_0_M00_AXIS             |    67|
|4     |    gradientdescent_v1_0_S00_AXIS_inst |gradientdescent_v1_0_S00_AXIS             |  2339|
|5     |      mini_batch_gradient_descent      |MiniBatchGradientDescent                  |  2157|
|6     |        e                              |vector_subtract                           |    24|
|7     |        h                              |matrix_multiply_by_vector                 |   605|
|8     |        l_theta_new                    |vector_subtract__parameterized0           |    80|
|9     |        t1                             |matrix_multiply_by_vector__parameterized0 |   528|
|10    |        t2                             |vector_multiply_by_scalar                 |   375|
+------+---------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.234 ; gain = 510.578 ; free physical = 1045 ; free virtual = 8015
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.234 ; gain = 178.766 ; free physical = 1110 ; free virtual = 8080
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1678.242 ; gain = 510.578 ; free physical = 1110 ; free virtual = 8080
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1678.242 ; gain = 523.957 ; free physical = 1123 ; free virtual = 8093
INFO: [Common 17-1381] The checkpoint '/home/fabio/Desktop/linreg/linreg.runs/design_1_gradientdescent_0_0_synth_1/design_1_gradientdescent_0_0.dcp' has been generated.
