dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\SPI:BSPIM:BitCounter\" count7cell 2 1 7 
set_location "Net_2" macrocell 0 2 0 3
set_location "\SPI:BSPIM:tx_status_0\" macrocell 1 2 0 3
set_location "\GraphicLCDIntf:state_0\" macrocell 0 1 1 2
set_location "\GraphicLCDIntf:full\" macrocell 0 1 0 1
set_location "\SPI:BSPIM:cnt_enable\" macrocell 2 1 0 3
set_location "\SPI:BSPIM:state_2\" macrocell 3 1 1 0
set_location "\GraphicLCDIntf:state_1\" macrocell 0 1 0 3
set_location "Net_265" macrocell 1 1 0 0
set_location "\SPI:BSPIM:TxStsReg\" statusicell 1 2 4 
set_location "\SPI:BSPIM:rx_status_6\" macrocell 3 2 0 0
set_location "Net_3" macrocell 0 0 0 0
set_location "\GraphicLCDIntf:state_2\" macrocell 0 2 1 0
set_location "\GraphicLCDIntf:state_3\" macrocell 1 1 1 0
set_location "\SPI:BSPIM:load_cond\" macrocell 3 1 0 2
set_location "\SPI:BSPIM:state_1\" macrocell 2 1 1 0
set_location "\SPI:BSPIM:tx_status_4\" macrocell 1 1 1 2
set_location "\SPI:BSPIM:ld_ident\" macrocell 2 2 0 2
set_location "\SPI:BSPIM:state_0\" macrocell 1 2 1 1
set_location "\SPI:BSPIM:load_rx_data\" macrocell 2 1 0 1
set_location "Net_264" macrocell 2 2 1 1
set_location "\SPI:BSPIM:sR8:Dp:u0\" datapathcell 2 2 2 
set_location "Net_266" macrocell 3 2 0 2
set_location "\GraphicLCDIntf:GraphLcd16:Msb\" datapathcell 1 0 2 
set_location "Net_5" macrocell 1 2 0 2
set_location "Net_4" macrocell 0 0 1 1
set_location "\SPI:BSPIM:RxStsReg\" statusicell 3 2 4 
set_location "tmpOE__DLow_DB_net_7" macrocell 1 2 0 0
set_location "\GraphicLCDIntf:GraphLcd16:Lsb\" datapathcell 0 0 2 
set_location "\GraphicLCDIntf:status_1\" macrocell 1 1 0 3
set_io "DHigh_DB(6)" iocell 2 6
set_io "T_IRQ(0)" iocell 6 5
set_io "DLow_DB(1)" iocell 5 1
set_io "DHigh_DB(3)" iocell 2 3
set_io "DLow_DB(2)" iocell 5 2
set_io "DLow_DB(6)" iocell 5 6
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "DLow_DB(3)" iocell 5 3
# Note: port 15 is the logical name for port 8
set_io "D_WR(0)" iocell 15 6
set_io "DLow_DB(4)" iocell 5 4
set_location "MISO(0)_SYNC" synccell 2 2 5 0
set_location "\GraphicLCDIntf:LsbReg\" statuscell 0 0 3 
set_location "\GraphicLCDIntf:GraphLcd16:MsbReg\" statuscell 0 2 3 
set_io "DHigh_DB(2)" iocell 2 2
# Note: port 12 is the logical name for port 7
set_io "D_RD(0)" iocell 12 6
set_io "SCLK(0)" iocell 1 5
set_io "MOSI(0)" iocell 1 6
set_io "DLow_DB(5)" iocell 5 5
set_io "DHigh_DB(5)" iocell 2 5
set_io "MISO(0)" iocell 1 4
set_io "DHigh_DB(1)" iocell 2 1
set_io "DHigh_DB(4)" iocell 2 4
set_location "\GraphicLCDIntf:StsReg\" statuscell 0 1 3 
# Note: port 12 is the logical name for port 7
set_io "D_CS(0)" iocell 12 7
set_io "DLow_DB(0)" iocell 5 0
set_io "T_DO(0)" iocell 6 7
set_io "DHigh_DB(0)" iocell 2 0
# Note: port 12 is the logical name for port 7
set_io "D_RS(0)" iocell 12 4
set_io "DLow_DB(7)" iocell 5 7
# Note: port 15 is the logical name for port 8
set_io "D_BL(0)" iocell 15 7
set_io "D_RST(0)" iocell 6 0
# Note: port 12 is the logical name for port 7
set_io "T_CS(0)" iocell 12 5
set_io "T_CLK(0)" iocell 6 4
set_io "T_DIN(0)" iocell 6 6
set_io "LED3(0)" iocell 6 2
set_io "LED4(0)" iocell 6 3
set_io "SPI_SS(0)" iocell 1 7
set_io "DHigh_DB(7)" iocell 2 7
