Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 64632CA55A4
	for <lists+qemu-devel@lfdr.de>; Thu, 04 Dec 2025 21:36:12 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vRG3J-0002Ua-9F; Thu, 04 Dec 2025 15:35:49 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)
 id 1vRG3H-0002TJ-9s
 for qemu-devel@nongnu.org; Thu, 04 Dec 2025 15:35:47 -0500
Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)
 id 1vRG3F-0006Nv-Dp
 for qemu-devel@nongnu.org; Thu, 04 Dec 2025 15:35:47 -0500
Received: by mail-wm1-x32c.google.com with SMTP id
 5b1f17b1804b1-47118259fd8so13644265e9.3
 for <qemu-devel@nongnu.org>; Thu, 04 Dec 2025 12:35:45 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1764880544; x=1765485344; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=ADXnR0TbdNMzWQdMQoPHqGEf2r7+AjyVPKeqyWdpADM=;
 b=OrVC74NYiIhmE3dnhryQzg0JXIaXdRI3gdSwdnCQBLcG3qMTM5VRAFJE48vSC9N+gk
 IYkaatS55oABPdfzc19AzDgA9e81kqNyIW3amg94lWkTM+5dQyvtEZf1AoCPPJdszuRq
 LafSdIf/EpnIEWvRNlkkxGtbXxNFg8OFf/jIwuReM7F9c5uCAHVBpNDvCeH8stqPxCDP
 hdrWsqhEytBCba7UNR62D4BzU2PbatkwYpZxkHWh05OaZStX3iQJI9/H/63/u1nfrOQs
 PXISAl267IrhoIinDAMAMeG+hCoMo+y/Sahnfwd5+M8ar3v+iDwpeBF6oPVGq9lP/ous
 eUhg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1764880544; x=1765485344;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to;
 bh=ADXnR0TbdNMzWQdMQoPHqGEf2r7+AjyVPKeqyWdpADM=;
 b=Q7WA26qoMpc6H9p+SxLNw+B3oHwLJXeSN5ZCQU0VoWIPZATnrjxWl5w/fY52GLSEL8
 tzBHlGrHiRW26w8fxp/BA2DHwEzSiGHFFLZAYVvUETsmbD19mAr4zIKFDeOu3bD6sN9q
 e7SV29UCUlz9xymRnrvXGfm68nqQe0BLlv4dB2grqQyvr6twdt3CGjQn+3NDM8+iaSUR
 JPW7TtSpBebfL2HdkPv46zW3gQit50RgK/8OZ3L2qixP5CLWKNdjbBD9m+yxEQm60MMi
 7h+HWvCijPORFqo8w2no3l//+avKBxcHYxN4PdRizpnqGvgWT198psnfOtCayEWE0Ofy
 N8LA==
X-Gm-Message-State: AOJu0YzcVdic5skVlLzt08v0gHS8KVzCTZ4sRDjr98uXxf2l6N/0KVm1
 NggcUDKIymWWEL8yKaWB6lZf3Tmq/V4RrZBZ1lln99ElLtSx5/60dPq9jWvtnHUdfzs=
X-Gm-Gg: ASbGncsjQZpTk5+0bREsxMAsYqSEbH/pxscT/CamNpPv0USkj0HCfKMbjGXzSn3YEzo
 Do/vRkdGDLmOYa2UNPTRaY2Tbvf6V6aW0PReAZrx83E2SVsnTR9KW9gN6MPnsGLgj4fJGaHCiaQ
 CYOzp7Fv4J2Wvfx5lwVJnLodEMCyYm5+sKQaF/OJCCdPRrkeWVpD+fIGfrHffX72y7fDEIo9vnt
 na3Qyf2QsnFvYNdwzbr7ISx4ISsTJ+jniQ5S3sH9NN49tEAKR6H1E9Dcgpl24yQDitJhFQjlo5c
 G9SXC8yfVUf1sbz4jHzJdH6RwRwi1AmDGar+KCsveYSsPx2rOJsYRDRkCw0tM0xMQeMCbz5Pu83
 4mJbvkQDu0MveFdT3v21ijYG6IHMA8PSU+P9vNBELk9WC+WmcfkvBWhKzA2JrZ99kMJXYt5tIWM
 i2hwhnzlOQnEE=
X-Google-Smtp-Source: AGHT+IEpubWCIp7iEu65iFT7ZYXVrQ/bGONIMjX5RRVsbTOh3QysnqHaoJAO9IFlnVVnxVADCKks8A==
X-Received: by 2002:a05:600c:1d1d:b0:477:abea:9028 with SMTP id
 5b1f17b1804b1-4792f24418bmr44440775e9.6.1764880543664; 
 Thu, 04 Dec 2025 12:35:43 -0800 (PST)
Received: from draig.lan ([185.126.160.19]) by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-4792b157783sm51248535e9.5.2025.12.04.12.35.42
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 04 Dec 2025 12:35:43 -0800 (PST)
Received: from draig.lan (localhost [IPv6:::1])
 by draig.lan (Postfix) with ESMTP id 46B625F7E9;
 Thu, 04 Dec 2025 20:35:42 +0000 (GMT)
From: =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>
To: qemu-devel@nongnu.org
Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Jessica Clarke <jrtc27@jrtc27.com>,
 Peter Maydell <peter.maydell@linaro.org>,
 qemu-arm@nongnu.org (open list:ARM TCG CPUs)
Subject: [PATCH v3] target/arm: handle unaligned PC during tlb probe
Date: Thu,  4 Dec 2025 20:35:40 +0000
Message-ID: <20251204203540.1381896-1-alex.bennee@linaro.org>
X-Mailer: git-send-email 2.47.3
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::32c;
 envelope-from=alex.bennee@linaro.org; helo=mail-wm1-x32c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

PC alignment faults have priority over instruction aborts and we have
code to deal with this in the translation front-ends. However during
tb_lookup we can see a potentially faulting probe which doesn't get a
MemOp set. If the page isn't available this results in
EC_INSNABORT (0x20) instead of EC_PCALIGNMENT (0x22).

As there is no easy way to set the appropriate MemOp in the
instruction fetch probe path lets just detect it in
arm_cpu_tlb_fill_align() ahead of the main alignment check. We also
teach arm_deliver_fault to deliver the right syndrome for
MMU_INST_FETCH alignment issues.

Fixes: https://gitlab.com/qemu-project/qemu/-/issues/3233
Tested-by: Jessica Clarke <jrtc27@jrtc27.com>
Signed-off-by: Alex Benn√©e <alex.bennee@linaro.org>

---
v2
  - don't mess with MemOp for alignment check
  - expand arm_deliver_fault to pick up alignment issues
v3
  - update commit message
---
 target/arm/tcg/tlb_helper.c | 21 ++++++++++++++++-----
 1 file changed, 16 insertions(+), 5 deletions(-)

diff --git a/target/arm/tcg/tlb_helper.c b/target/arm/tcg/tlb_helper.c
index f1983a5732e..5c689d3b69f 100644
--- a/target/arm/tcg/tlb_helper.c
+++ b/target/arm/tcg/tlb_helper.c
@@ -250,7 +250,11 @@ void arm_deliver_fault(ARMCPU *cpu, vaddr addr,
     fsr = compute_fsr_fsc(env, fi, target_el, mmu_idx, &fsc);
 
     if (access_type == MMU_INST_FETCH) {
-        syn = syn_insn_abort(same_el, fi->ea, fi->s1ptw, fsc);
+        if (fi->type == ARMFault_Alignment) {
+            syn = syn_pcalignment();
+        } else {
+            syn = syn_insn_abort(same_el, fi->ea, fi->s1ptw, fsc);
+        }
         exc = EXCP_PREFETCH_ABORT;
     } else {
         bool gcs = regime_is_gcs(core_to_arm_mmu_idx(env, mmu_idx));
@@ -346,11 +350,18 @@ bool arm_cpu_tlb_fill_align(CPUState *cs, CPUTLBEntryFull *out, vaddr address,
     }
 
     /*
-     * Per R_XCHFJ, alignment fault not due to memory type has
-     * highest precedence.  Otherwise, walk the page table and
-     * and collect the page description.
+     * PC alignment faults should be dealt with at translation time
+     * but we also need to catch them while being probed.
+     *
+     * Then per R_XCHFJ, alignment fault not due to memory type take
+     * precedence. Otherwise, walk the page table and and collect the
+     * page description.
+     *
      */
-    if (address & ((1 << memop_alignment_bits(memop)) - 1)) {
+    if (access_type == MMU_INST_FETCH && !cpu->env.thumb &&
+        (address & 3)) {
+        fi->type = ARMFault_Alignment;
+    } else if (address & ((1 << memop_alignment_bits(memop)) - 1)) {
         fi->type = ARMFault_Alignment;
     } else if (!get_phys_addr(&cpu->env, address, access_type, memop,
                               core_to_arm_mmu_idx(&cpu->env, mmu_idx),
-- 
2.47.3


