// Seed: 1939755759
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output tri0 id_7,
    output tri id_8,
    output wand id_9,
    input wand id_10,
    output uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wand id_14,
    input wand id_15
);
  supply0 id_17;
  always_comb @* id_7 = 1;
  wire id_18;
  wire id_19;
  wire id_20;
  always @(1 == id_4 or posedge 1) id_17 = 1;
  always @(*)
    if (id_12) begin : LABEL_0
      force id_2.id_4 = 1 == id_4;
    end
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_4,
      id_6,
      id_15,
      id_13,
      id_12,
      id_15
  );
endmodule
