<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

This is a 4 by 4 bit multiplier designed in Verilog using structural designs. 
![Block Diagram](4by4multiplierDiagram.png) 

## How to test

To run test, refer to test/README.md. To add new test, modify test/test.py. 

## External hardware

None. 
