16:48:06 INFO  : Registering command handlers for SDK TCF services
16:48:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
16:48:14 INFO  : XSCT server has started successfully.
16:48:18 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
16:48:18 INFO  : Successfully done setting XSCT server connection channel  
16:48:18 INFO  : Successfully done setting SDK workspace  
17:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:25 INFO  : 'jtag frequency' command is executed.
17:21:25 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:21:28 INFO  : Context for 'APU' is selected.
17:21:28 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:28 INFO  : Context for 'APU' is selected.
17:21:28 INFO  : 'stop' command is executed.
17:21:28 INFO  : 'ps7_init' command is executed.
17:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:29 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:29 INFO  : 'con' command is executed.
17:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:29 INFO  : Disconnected from the channel tcfchan#1.
17:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:49 INFO  : 'jtag frequency' command is executed.
17:21:49 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:21:52 INFO  : Context for 'APU' is selected.
17:21:54 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:55 INFO  : Context for 'APU' is selected.
17:21:55 INFO  : 'stop' command is executed.
17:22:00 INFO  : 'ps7_init' command is executed.
17:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:03 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:53 INFO  : 'jtag frequency' command is executed.
17:22:53 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:22:56 INFO  : Context for 'APU' is selected.
17:22:56 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:56 INFO  : Context for 'APU' is selected.
17:22:56 INFO  : 'stop' command is executed.
17:22:57 INFO  : 'ps7_init' command is executed.
17:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:58 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:58 INFO  : 'con' command is executed.
17:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:58 INFO  : Disconnected from the channel tcfchan#2.
17:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:47 INFO  : 'jtag frequency' command is executed.
17:23:47 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:23:49 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : 'stop' command is executed.
17:23:58 INFO  : 'ps7_init' command is executed.
17:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:00 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:19 INFO  : 'jtag frequency' command is executed.
17:24:19 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:24:21 INFO  : Context for 'APU' is selected.
17:24:21 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:22 INFO  : Context for 'APU' is selected.
17:24:22 INFO  : 'stop' command is executed.
17:24:23 INFO  : 'ps7_init' command is executed.
17:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : 'con' command is executed.
17:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:24 INFO  : Disconnected from the channel tcfchan#3.
17:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:44 INFO  : 'jtag frequency' command is executed.
17:25:44 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:25:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:25:47 INFO  : Context for 'APU' is selected.
17:25:49 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:49 INFO  : Context for 'APU' is selected.
17:25:49 INFO  : 'stop' command is executed.
17:25:55 INFO  : 'ps7_init' command is executed.
17:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:58 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:18 INFO  : 'jtag frequency' command is executed.
17:26:18 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:26:21 INFO  : Context for 'APU' is selected.
17:26:21 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:21 INFO  : Context for 'APU' is selected.
17:26:21 INFO  : 'stop' command is executed.
17:26:23 INFO  : 'ps7_init' command is executed.
17:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:24 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:24 INFO  : 'con' command is executed.
17:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:26:24 INFO  : Disconnected from the channel tcfchan#4.
17:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:15 INFO  : 'jtag frequency' command is executed.
17:27:15 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:27:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:27:18 INFO  : Context for 'APU' is selected.
17:27:20 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:20 INFO  : Context for 'APU' is selected.
17:27:21 INFO  : 'stop' command is executed.
17:27:25 INFO  : 'ps7_init' command is executed.
17:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:28 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:27:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:46 INFO  : 'jtag frequency' command is executed.
17:27:46 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:27:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:27:49 INFO  : Context for 'APU' is selected.
17:27:49 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:49 INFO  : Context for 'APU' is selected.
17:27:49 INFO  : 'stop' command is executed.
17:27:49 INFO  : 'ps7_init' command is executed.
17:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:50 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:50 INFO  : 'con' command is executed.
17:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:27:50 INFO  : Disconnected from the channel tcfchan#5.
17:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:24 INFO  : 'jtag frequency' command is executed.
17:28:24 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:28:27 INFO  : Context for 'APU' is selected.
17:28:30 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:31 INFO  : Context for 'APU' is selected.
17:28:31 INFO  : 'stop' command is executed.
17:28:36 INFO  : 'ps7_init' command is executed.
17:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:39 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:17 INFO  : 'jtag frequency' command is executed.
17:29:17 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:29:20 INFO  : Context for 'APU' is selected.
17:29:20 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:20 INFO  : Context for 'APU' is selected.
17:29:20 INFO  : 'stop' command is executed.
17:29:21 INFO  : 'ps7_init' command is executed.
17:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:22 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:22 INFO  : 'con' command is executed.
17:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:22 INFO  : Disconnected from the channel tcfchan#6.
17:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:13 INFO  : 'jtag frequency' command is executed.
17:33:13 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:33:16 INFO  : Context for 'APU' is selected.
17:33:18 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:18 INFO  : Context for 'APU' is selected.
17:33:18 INFO  : 'stop' command is executed.
17:33:23 INFO  : 'ps7_init' command is executed.
17:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:26 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:44 INFO  : 'jtag frequency' command is executed.
17:33:44 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:33:46 INFO  : Context for 'APU' is selected.
17:33:46 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:47 INFO  : Context for 'APU' is selected.
17:33:47 INFO  : 'stop' command is executed.
17:33:47 INFO  : 'ps7_init' command is executed.
17:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:48 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:48 INFO  : 'con' command is executed.
17:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:33:48 INFO  : Disconnected from the channel tcfchan#7.
17:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:26 INFO  : 'jtag frequency' command is executed.
17:34:26 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:34:29 INFO  : Context for 'APU' is selected.
17:34:31 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:31 INFO  : Context for 'APU' is selected.
17:34:31 INFO  : 'stop' command is executed.
17:34:35 INFO  : 'ps7_init' command is executed.
17:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:37 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:52 INFO  : 'jtag frequency' command is executed.
17:34:52 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:34:54 INFO  : Context for 'APU' is selected.
17:34:54 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:55 INFO  : Context for 'APU' is selected.
17:34:55 INFO  : 'stop' command is executed.
17:34:55 INFO  : 'ps7_init' command is executed.
17:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:56 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:56 INFO  : 'con' command is executed.
17:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:56 INFO  : Disconnected from the channel tcfchan#8.
17:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:50 INFO  : 'jtag frequency' command is executed.
17:37:50 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:37:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:37:52 INFO  : Context for 'APU' is selected.
17:37:54 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:54 INFO  : Context for 'APU' is selected.
17:37:55 INFO  : 'stop' command is executed.
17:37:57 INFO  : 'ps7_init' command is executed.
17:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:59 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

17:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:17 INFO  : 'jtag frequency' command is executed.
17:38:17 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
17:38:20 INFO  : Context for 'APU' is selected.
17:38:20 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:20 INFO  : Context for 'APU' is selected.
17:38:20 INFO  : 'stop' command is executed.
17:38:21 INFO  : 'ps7_init' command is executed.
17:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:21 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:21 INFO  : 'con' command is executed.
17:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:38:21 INFO  : Disconnected from the channel tcfchan#9.
19:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:38 INFO  : 'jtag frequency' command is executed.
19:29:38 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:29:40 INFO  : Context for 'APU' is selected.
19:29:43 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:43 INFO  : Context for 'APU' is selected.
19:29:43 INFO  : 'stop' command is executed.
19:29:47 INFO  : 'ps7_init' command is executed.
19:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:49 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

19:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:36 INFO  : 'jtag frequency' command is executed.
19:30:36 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:30:38 INFO  : Context for 'APU' is selected.
19:30:38 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:38 INFO  : Context for 'APU' is selected.
19:30:38 INFO  : 'stop' command is executed.
19:30:39 INFO  : 'ps7_init' command is executed.
19:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:40 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:40 INFO  : 'con' command is executed.
19:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:30:40 INFO  : Disconnected from the channel tcfchan#10.
19:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:02 INFO  : 'jtag frequency' command is executed.
19:32:02 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:32:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:32:05 INFO  : Context for 'APU' is selected.
19:32:07 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:07 INFO  : Context for 'APU' is selected.
19:32:07 INFO  : 'stop' command is executed.
19:32:08 INFO  : 'ps7_init' command is executed.
19:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:08 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:08 INFO  : 'con' command is executed.
19:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:32:08 INFO  : Disconnected from the channel tcfchan#11.
19:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:25 INFO  : 'jtag frequency' command is executed.
19:32:25 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:32:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:32:27 INFO  : Context for 'APU' is selected.
19:32:30 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:30 INFO  : Context for 'APU' is selected.
19:32:30 INFO  : 'stop' command is executed.
19:32:30 INFO  : 'ps7_init' command is executed.
19:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:31 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:31 INFO  : 'con' command is executed.
19:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:32:31 INFO  : Disconnected from the channel tcfchan#12.
19:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:07 INFO  : 'jtag frequency' command is executed.
19:34:07 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:34:10 INFO  : Context for 'APU' is selected.
19:34:12 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:12 INFO  : Context for 'APU' is selected.
19:34:13 INFO  : 'stop' command is executed.
19:34:16 INFO  : 'ps7_init' command is executed.
19:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:19 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

19:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:20 INFO  : 'jtag frequency' command is executed.
19:35:20 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:24 ERROR : fpga configuration failed. DONE PIN is not HIGH
19:35:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
19:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

19:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:42 INFO  : 'jtag frequency' command is executed.
19:35:42 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:35:44 INFO  : Context for 'APU' is selected.
19:35:44 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:44 INFO  : Context for 'APU' is selected.
19:35:44 INFO  : 'stop' command is executed.
19:35:45 INFO  : 'ps7_init' command is executed.
19:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:45 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:45 INFO  : 'con' command is executed.
19:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:35:45 INFO  : Disconnected from the channel tcfchan#13.
19:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:04 INFO  : 'jtag frequency' command is executed.
19:42:04 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:42:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:42:07 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:09 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : 'stop' command is executed.
19:42:09 INFO  : 'ps7_init' command is executed.
19:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:10 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:10 INFO  : 'con' command is executed.
19:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:42:10 INFO  : Disconnected from the channel tcfchan#14.
19:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:44:10 INFO  : 'jtag frequency' command is executed.
19:44:10 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:44:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:44:12 INFO  : Context for 'APU' is selected.
19:44:15 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:15 INFO  : Context for 'APU' is selected.
19:44:15 INFO  : 'stop' command is executed.
19:44:15 INFO  : 'ps7_init' command is executed.
19:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:16 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:16 INFO  : 'con' command is executed.
19:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:44:16 INFO  : Disconnected from the channel tcfchan#15.
19:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:46 INFO  : 'jtag frequency' command is executed.
19:46:46 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:46:49 INFO  : Context for 'APU' is selected.
19:46:51 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:51 INFO  : Context for 'APU' is selected.
19:46:51 INFO  : 'stop' command is executed.
19:46:51 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
19:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:07 INFO  : 'jtag frequency' command is executed.
19:47:07 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:47:09 INFO  : Context for 'APU' is selected.
19:47:09 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:09 INFO  : Context for 'APU' is selected.
19:47:09 INFO  : 'stop' command is executed.
19:47:10 INFO  : 'ps7_init' command is executed.
19:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:10 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:10 INFO  : 'con' command is executed.
19:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:47:11 INFO  : Disconnected from the channel tcfchan#16.
19:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:15 INFO  : 'jtag frequency' command is executed.
19:48:15 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:48:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:48:18 INFO  : Context for 'APU' is selected.
19:48:20 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:20 INFO  : Context for 'APU' is selected.
19:48:20 INFO  : 'stop' command is executed.
19:48:20 INFO  : 'ps7_init' command is executed.
19:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:21 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:21 INFO  : 'con' command is executed.
19:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:48:21 INFO  : Disconnected from the channel tcfchan#17.
19:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:45 INFO  : 'jtag frequency' command is executed.
19:49:45 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:49:48 INFO  : Context for 'APU' is selected.
19:49:51 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:51 INFO  : Context for 'APU' is selected.
19:49:51 INFO  : 'stop' command is executed.
19:49:51 INFO  : 'ps7_init' command is executed.
19:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:52 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:52 INFO  : 'con' command is executed.
19:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:49:52 INFO  : Disconnected from the channel tcfchan#18.
19:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:32 INFO  : 'jtag frequency' command is executed.
19:50:32 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:50:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:50:35 INFO  : Context for 'APU' is selected.
19:50:37 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:37 INFO  : Context for 'APU' is selected.
19:50:37 INFO  : 'stop' command is executed.
19:50:38 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
19:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:51:38 INFO  : 'jtag frequency' command is executed.
19:51:38 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:51:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:51:42 INFO  : Context for 'APU' is selected.
19:51:42 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:42 INFO  : Context for 'APU' is selected.
19:51:42 INFO  : 'stop' command is executed.
19:51:43 INFO  : 'ps7_init' command is executed.
19:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:44 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:44 INFO  : 'con' command is executed.
19:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:51:44 INFO  : Disconnected from the channel tcfchan#19.
19:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:53:11 INFO  : 'jtag frequency' command is executed.
19:53:11 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:53:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
19:53:14 INFO  : Context for 'APU' is selected.
19:53:16 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:16 INFO  : Context for 'APU' is selected.
19:53:16 INFO  : 'stop' command is executed.
19:53:16 INFO  : 'ps7_init' command is executed.
19:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:17 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:17 INFO  : 'con' command is executed.
19:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:53:17 INFO  : Disconnected from the channel tcfchan#20.
20:02:56 INFO  : Registering command handlers for SDK TCF services
20:02:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:03:00 INFO  : XSCT server has started successfully.
20:03:00 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:03:00 INFO  : Successfully done setting XSCT server connection channel  
20:03:00 INFO  : Successfully done setting SDK workspace  
20:03:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:03:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547208161845,  Project:1547196432118
20:03:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:03:03 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:03:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:03:10 INFO  : 
20:03:11 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
20:03:11 INFO  : Clearing existing target manager status.
20:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:35 INFO  : 'jtag frequency' command is executed.
20:04:35 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : 'stop' command is executed.
20:04:38 INFO  : 'ps7_init' command is executed.
20:04:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : 'con' command is executed.
20:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:39 INFO  : Disconnected from the channel tcfchan#1.
20:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:39 INFO  : 'jtag frequency' command is executed.
20:06:39 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:06:42 INFO  : Context for 'APU' is selected.
20:06:44 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:44 INFO  : Context for 'APU' is selected.
20:06:44 INFO  : 'stop' command is executed.
20:06:45 INFO  : 'ps7_init' command is executed.
20:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:45 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:45 INFO  : 'con' command is executed.
20:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:45 INFO  : Disconnected from the channel tcfchan#2.
20:16:07 INFO  : Registering command handlers for SDK TCF services
20:16:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:16:11 INFO  : XSCT server has started successfully.
20:16:11 INFO  : Successfully done setting XSCT server connection channel  
20:16:15 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:16:15 INFO  : Successfully done setting SDK workspace  
20:16:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:16:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547208944635,  Project:1547208161845
20:16:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:16:16 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:16:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:16:23 INFO  : 
20:16:23 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
20:16:23 INFO  : Clearing existing target manager status.
20:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:33 INFO  : 'jtag frequency' command is executed.
20:17:33 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:17:36 INFO  : Context for 'APU' is selected.
20:17:36 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:36 INFO  : Context for 'APU' is selected.
20:17:36 INFO  : 'stop' command is executed.
20:17:37 INFO  : 'ps7_init' command is executed.
20:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 INFO  : 'con' command is executed.
20:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:37 INFO  : Disconnected from the channel tcfchan#1.
20:24:22 INFO  : Registering command handlers for SDK TCF services
20:24:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:24:27 INFO  : XSCT server has started successfully.
20:24:27 INFO  : Successfully done setting XSCT server connection channel  
20:24:27 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:24:27 INFO  : Successfully done setting SDK workspace  
20:24:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:24:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547209446032,  Project:1547208944635
20:24:30 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:24:30 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:24:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:24:37 INFO  : 
20:24:38 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
20:24:38 INFO  : Clearing existing target manager status.
20:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:09 INFO  : 'jtag frequency' command is executed.
20:26:09 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:26:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:26:12 INFO  : Context for 'APU' is selected.
20:26:12 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:12 INFO  : Context for 'APU' is selected.
20:26:12 INFO  : 'stop' command is executed.
20:26:12 INFO  : 'ps7_init' command is executed.
20:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:13 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:13 INFO  : 'con' command is executed.
20:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:26:13 INFO  : Disconnected from the channel tcfchan#1.
20:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:27:22 INFO  : 'jtag frequency' command is executed.
20:27:22 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:27:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:27:25 INFO  : Context for 'APU' is selected.
20:27:27 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:28 INFO  : Context for 'APU' is selected.
20:27:28 INFO  : 'stop' command is executed.
20:27:28 INFO  : 'ps7_init' command is executed.
20:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:28 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:29 INFO  : 'con' command is executed.
20:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:27:29 INFO  : Disconnected from the channel tcfchan#2.
20:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:28:01 INFO  : 'jtag frequency' command is executed.
20:28:01 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:28:04 INFO  : Context for 'APU' is selected.
20:28:04 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:04 INFO  : Context for 'APU' is selected.
20:28:04 INFO  : 'stop' command is executed.
20:28:04 INFO  : 'ps7_init' command is executed.
20:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:05 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:05 INFO  : 'con' command is executed.
20:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:28:05 INFO  : Disconnected from the channel tcfchan#3.
20:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:32:39 INFO  : 'jtag frequency' command is executed.
20:32:39 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:32:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:32:42 INFO  : Context for 'APU' is selected.
20:32:42 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:42 INFO  : Context for 'APU' is selected.
20:32:42 INFO  : 'stop' command is executed.
20:32:42 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:02 INFO  : 'jtag frequency' command is executed.
20:33:02 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:33:04 INFO  : Context for 'APU' is selected.
20:33:04 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:04 INFO  : Context for 'APU' is selected.
20:33:04 INFO  : 'stop' command is executed.
20:33:05 INFO  : 'ps7_init' command is executed.
20:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:05 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:06 INFO  : 'con' command is executed.
20:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:06 INFO  : Disconnected from the channel tcfchan#4.
20:43:32 INFO  : Registering command handlers for SDK TCF services
20:43:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:43:36 INFO  : XSCT server has started successfully.
20:43:37 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:43:37 INFO  : Successfully done setting XSCT server connection channel  
20:43:37 INFO  : Successfully done setting SDK workspace  
20:43:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:43:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547210588007,  Project:1547209446032
20:43:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:43:40 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:43:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:43:47 INFO  : 
20:43:48 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
20:43:48 INFO  : Clearing existing target manager status.
20:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:58 INFO  : 'jtag frequency' command is executed.
20:45:58 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:46:01 INFO  : Context for 'APU' is selected.
20:46:01 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:01 INFO  : Context for 'APU' is selected.
20:46:01 INFO  : 'stop' command is executed.
20:46:02 INFO  : 'ps7_init' command is executed.
20:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:02 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:02 INFO  : 'con' command is executed.
20:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:02 INFO  : Disconnected from the channel tcfchan#1.
20:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:25 INFO  : 'jtag frequency' command is executed.
20:46:25 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:46:28 INFO  : Context for 'APU' is selected.
20:46:30 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:30 INFO  : Context for 'APU' is selected.
20:46:30 INFO  : 'stop' command is executed.
20:46:34 INFO  : 'ps7_init' command is executed.
20:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:36 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

20:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:58 INFO  : 'jtag frequency' command is executed.
20:46:59 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:47:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:47:01 INFO  : Context for 'APU' is selected.
20:47:01 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:47:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:01 INFO  : Context for 'APU' is selected.
20:47:01 INFO  : 'stop' command is executed.
20:47:02 INFO  : 'ps7_init' command is executed.
20:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:02 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:02 INFO  : 'con' command is executed.
20:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:47:02 INFO  : Disconnected from the channel tcfchan#2.
20:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:48:25 INFO  : 'jtag frequency' command is executed.
20:48:25 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:48:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:48:27 INFO  : Context for 'APU' is selected.
20:48:27 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:28 INFO  : Context for 'APU' is selected.
20:48:28 INFO  : 'stop' command is executed.
20:48:28 INFO  : 'ps7_init' command is executed.
20:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:28 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:29 INFO  : 'con' command is executed.
20:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:29 INFO  : Disconnected from the channel tcfchan#3.
20:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:49:13 INFO  : 'jtag frequency' command is executed.
20:49:13 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
20:49:16 INFO  : Context for 'APU' is selected.
20:49:16 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:16 INFO  : Context for 'APU' is selected.
20:49:16 INFO  : 'stop' command is executed.
20:49:17 INFO  : 'ps7_init' command is executed.
20:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:17 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:17 INFO  : 'con' command is executed.
20:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:49:17 INFO  : Disconnected from the channel tcfchan#4.
20:59:05 INFO  : Registering command handlers for SDK TCF services
20:59:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:59:09 INFO  : XSCT server has started successfully.
20:59:09 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:59:09 INFO  : Successfully done setting XSCT server connection channel  
20:59:09 INFO  : Successfully done setting SDK workspace  
20:59:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:59:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547211455583,  Project:1547210588007
20:59:12 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
20:59:12 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:59:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:19 INFO  : 
20:59:20 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
20:59:21 INFO  : Clearing existing target manager status.
21:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:57 INFO  : 'jtag frequency' command is executed.
21:00:57 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:01:00 INFO  : Context for 'APU' is selected.
21:01:00 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:00 INFO  : Context for 'APU' is selected.
21:01:00 INFO  : 'stop' command is executed.
21:01:00 INFO  : 'ps7_init' command is executed.
21:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:01 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:01 INFO  : 'con' command is executed.
21:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:01 INFO  : Disconnected from the channel tcfchan#1.
21:09:50 INFO  : Registering command handlers for SDK TCF services
21:09:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:09:54 INFO  : XSCT server has started successfully.
21:09:54 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:09:54 INFO  : Successfully done setting XSCT server connection channel  
21:09:57 INFO  : Successfully done setting SDK workspace  
21:09:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:09:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547212163076,  Project:1547211455583
21:09:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:09:58 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:10:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:10:05 INFO  : 
21:10:06 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
21:10:06 INFO  : Clearing existing target manager status.
21:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:49 INFO  : 'jtag frequency' command is executed.
21:13:49 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:13:51 INFO  : Context for 'APU' is selected.
21:13:52 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:52 INFO  : Context for 'APU' is selected.
21:13:52 INFO  : 'stop' command is executed.
21:13:52 INFO  : 'ps7_init' command is executed.
21:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:52 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:53 INFO  : 'con' command is executed.
21:13:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:53 INFO  : Disconnected from the channel tcfchan#1.
21:19:28 INFO  : Registering command handlers for SDK TCF services
21:19:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:19:32 INFO  : XSCT server has started successfully.
21:19:32 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:19:32 INFO  : Successfully done setting XSCT server connection channel  
21:19:32 INFO  : Successfully done setting SDK workspace  
21:19:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:19:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547212744511,  Project:1547212163076
21:19:36 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:19:36 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:19:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:19:43 INFO  : 
21:19:44 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
21:19:53 INFO  : Clearing existing target manager status.
21:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:09 INFO  : 'jtag frequency' command is executed.
21:21:09 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:21:12 INFO  : Context for 'APU' is selected.
21:21:12 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:12 INFO  : Context for 'APU' is selected.
21:21:12 INFO  : 'stop' command is executed.
21:21:12 INFO  : 'ps7_init' command is executed.
21:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:13 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:13 INFO  : 'con' command is executed.
21:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:13 INFO  : Disconnected from the channel tcfchan#1.
21:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:35 INFO  : 'jtag frequency' command is executed.
21:31:35 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:31:37 INFO  : Context for 'APU' is selected.
21:31:40 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:40 INFO  : Context for 'APU' is selected.
21:31:40 INFO  : 'stop' command is executed.
21:31:40 INFO  : 'ps7_init' command is executed.
21:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:41 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:41 INFO  : 'con' command is executed.
21:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:41 INFO  : Disconnected from the channel tcfchan#2.
21:48:40 INFO  : Registering command handlers for SDK TCF services
21:48:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:48:44 INFO  : XSCT server has started successfully.
21:48:44 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:48:44 INFO  : Successfully done setting XSCT server connection channel  
21:48:44 INFO  : Successfully done setting SDK workspace  
21:48:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:48:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547214500958,  Project:1547212744511
21:48:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:48:48 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:48:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:48:55 INFO  : 
21:48:56 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
21:48:56 INFO  : Clearing existing target manager status.
21:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:20 INFO  : 'jtag frequency' command is executed.
21:51:20 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:51:22 INFO  : Context for 'APU' is selected.
21:51:23 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:23 INFO  : Context for 'APU' is selected.
21:51:23 INFO  : 'stop' command is executed.
21:51:23 INFO  : 'ps7_init' command is executed.
21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:24 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:24 INFO  : 'con' command is executed.
21:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:24 INFO  : Disconnected from the channel tcfchan#1.
21:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:32 INFO  : 'jtag frequency' command is executed.
21:52:32 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:52:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:52:35 INFO  : Context for 'APU' is selected.
21:52:38 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:38 INFO  : Context for 'APU' is selected.
21:52:38 INFO  : 'stop' command is executed.
21:52:38 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
21:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

21:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:54 INFO  : 'jtag frequency' command is executed.
21:52:54 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:52:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:52:56 INFO  : Context for 'APU' is selected.
21:52:56 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:56 INFO  : Context for 'APU' is selected.
21:52:56 INFO  : 'stop' command is executed.
21:52:57 INFO  : 'ps7_init' command is executed.
21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : 'con' command is executed.
21:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:52:57 INFO  : Disconnected from the channel tcfchan#2.
22:20:59 INFO  : Registering command handlers for SDK TCF services
22:20:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:21:03 INFO  : XSCT server has started successfully.
22:21:03 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
22:21:03 INFO  : Successfully done setting XSCT server connection channel  
22:21:03 INFO  : Successfully done setting SDK workspace  
22:21:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:49 INFO  : 'jtag frequency' command is executed.
22:23:49 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:23:52 INFO  : Context for 'APU' is selected.
22:23:52 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:52 INFO  : Context for 'APU' is selected.
22:23:52 INFO  : 'stop' command is executed.
22:23:52 INFO  : 'ps7_init' command is executed.
22:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:53 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:53 INFO  : 'con' command is executed.
22:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:53 INFO  : Disconnected from the channel tcfchan#1.
22:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:10 INFO  : 'jtag frequency' command is executed.
22:32:10 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:32:13 INFO  : Context for 'APU' is selected.
22:32:15 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:15 INFO  : Context for 'APU' is selected.
22:32:15 INFO  : 'stop' command is executed.
22:32:16 INFO  : 'ps7_init' command is executed.
22:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:16 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:16 INFO  : 'con' command is executed.
22:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:16 INFO  : Disconnected from the channel tcfchan#2.
22:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:09 INFO  : 'jtag frequency' command is executed.
22:36:09 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:36:12 INFO  : Context for 'APU' is selected.
22:36:15 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:15 INFO  : Context for 'APU' is selected.
22:36:15 INFO  : 'stop' command is executed.
22:36:15 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
22:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

22:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:58 INFO  : 'jtag frequency' command is executed.
22:36:58 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:37:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:37:01 INFO  : Context for 'APU' is selected.
22:37:01 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:01 INFO  : 'stop' command is executed.
22:37:04 INFO  : 'ps7_init' command is executed.
22:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:06 ERROR : Memory write error at 0x100000. AP transaction timeout
22:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

22:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:27 INFO  : 'jtag frequency' command is executed.
22:37:27 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:37:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:37:29 INFO  : Context for 'APU' is selected.
22:37:29 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:29 INFO  : Context for 'APU' is selected.
22:37:30 INFO  : 'stop' command is executed.
22:37:30 INFO  : 'ps7_init' command is executed.
22:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:30 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:31 INFO  : 'con' command is executed.
22:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:37:31 INFO  : Disconnected from the channel tcfchan#3.
22:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:07 INFO  : 'jtag frequency' command is executed.
22:39:08 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:39:10 INFO  : Context for 'APU' is selected.
22:39:13 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:13 INFO  : Context for 'APU' is selected.
22:39:13 INFO  : 'stop' command is executed.
22:39:13 INFO  : 'ps7_init' command is executed.
22:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:13 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:14 INFO  : 'con' command is executed.
22:39:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:39:14 INFO  : Disconnected from the channel tcfchan#4.
22:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:34 INFO  : 'jtag frequency' command is executed.
22:42:34 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:42:37 INFO  : Context for 'APU' is selected.
22:42:39 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:39 INFO  : Context for 'APU' is selected.
22:42:39 INFO  : 'stop' command is executed.
22:42:39 INFO  : 'ps7_init' command is executed.
22:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:40 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:40 INFO  : 'con' command is executed.
22:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:40 INFO  : Disconnected from the channel tcfchan#5.
22:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:46:16 INFO  : 'jtag frequency' command is executed.
22:46:16 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:46:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:46:19 INFO  : Context for 'APU' is selected.
22:46:21 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:21 INFO  : Context for 'APU' is selected.
22:46:21 INFO  : 'stop' command is executed.
22:46:21 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
22:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

22:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:46:44 INFO  : 'jtag frequency' command is executed.
22:46:44 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:46:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:46:47 INFO  : Context for 'APU' is selected.
22:46:47 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:47 INFO  : Context for 'APU' is selected.
22:46:47 INFO  : 'stop' command is executed.
22:46:47 INFO  : 'ps7_init' command is executed.
22:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:48 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:48 INFO  : 'con' command is executed.
22:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:46:48 INFO  : Disconnected from the channel tcfchan#6.
22:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:56:52 INFO  : 'jtag frequency' command is executed.
22:56:52 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:56:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:56:55 INFO  : Context for 'APU' is selected.
22:56:57 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:57 INFO  : Context for 'APU' is selected.
22:56:57 INFO  : 'stop' command is executed.
22:56:57 INFO  : 'ps7_init' command is executed.
22:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:58 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:58 INFO  : 'con' command is executed.
22:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:56:58 INFO  : Disconnected from the channel tcfchan#7.
23:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:12 INFO  : 'jtag frequency' command is executed.
23:00:12 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:00:14 INFO  : Context for 'APU' is selected.
23:00:17 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:17 INFO  : Context for 'APU' is selected.
23:00:17 INFO  : 'stop' command is executed.
23:00:17 INFO  : 'ps7_init' command is executed.
23:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:17 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:17 INFO  : 'con' command is executed.
23:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:18 INFO  : Disconnected from the channel tcfchan#8.
23:16:11 INFO  : Registering command handlers for SDK TCF services
23:16:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:16:16 INFO  : XSCT server has started successfully.
23:16:19 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:16:19 INFO  : Successfully done setting XSCT server connection channel  
23:16:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:16:19 INFO  : Successfully done setting SDK workspace  
23:16:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547219739722,  Project:1547214500958
23:16:23 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:16:24 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:16:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:16:34 INFO  : 
23:16:35 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
23:16:35 INFO  : Clearing existing target manager status.
23:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:50 INFO  : 'jtag frequency' command is executed.
23:17:50 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:17:53 INFO  : Context for 'APU' is selected.
23:17:53 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:53 INFO  : Context for 'APU' is selected.
23:17:53 INFO  : 'stop' command is executed.
23:17:54 INFO  : 'ps7_init' command is executed.
23:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:54 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:54 INFO  : 'con' command is executed.
23:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:17:54 INFO  : Disconnected from the channel tcfchan#1.
23:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:20:27 INFO  : 'jtag frequency' command is executed.
23:20:27 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:20:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:20:30 INFO  : Context for 'APU' is selected.
23:20:32 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:32 INFO  : Context for 'APU' is selected.
23:20:33 INFO  : 'stop' command is executed.
23:20:33 INFO  : 'ps7_init' command is executed.
23:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:33 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:34 INFO  : 'con' command is executed.
23:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:20:34 INFO  : Disconnected from the channel tcfchan#2.
23:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:31:39 INFO  : 'jtag frequency' command is executed.
23:31:39 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:31:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:31:42 INFO  : Context for 'APU' is selected.
23:31:42 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:42 INFO  : Context for 'APU' is selected.
23:31:42 INFO  : 'stop' command is executed.
23:31:42 INFO  : 'ps7_init' command is executed.
23:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:43 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:43 INFO  : 'con' command is executed.
23:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:31:43 INFO  : Disconnected from the channel tcfchan#3.
23:36:55 INFO  : Registering command handlers for SDK TCF services
23:36:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:36:58 INFO  : XSCT server has started successfully.
23:36:58 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:36:58 INFO  : Successfully done setting XSCT server connection channel  
23:36:58 INFO  : Successfully done setting SDK workspace  
23:36:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:37:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547220989580,  Project:1547219739722
23:37:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:37:01 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:37:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:37:09 INFO  : 
23:37:10 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
23:37:10 INFO  : Clearing existing target manager status.
23:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:43 INFO  : 'jtag frequency' command is executed.
23:38:43 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : 'stop' command is executed.
23:38:46 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
23:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

23:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:04 INFO  : 'jtag frequency' command is executed.
23:39:04 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:39:07 INFO  : Context for 'APU' is selected.
23:39:07 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:07 INFO  : Context for 'APU' is selected.
23:39:07 INFO  : 'stop' command is executed.
23:39:07 INFO  : 'ps7_init' command is executed.
23:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:08 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:08 INFO  : 'con' command is executed.
23:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:08 INFO  : Disconnected from the channel tcfchan#1.
23:53:46 INFO  : Registering command handlers for SDK TCF services
23:53:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:53:50 INFO  : XSCT server has started successfully.
23:53:50 INFO  : Successfully done setting XSCT server connection channel  
23:53:51 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:53:51 INFO  : Successfully done setting SDK workspace  
23:53:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:53:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547222003667,  Project:1547220989580
23:53:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:53:54 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:53:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:54:02 INFO  : 
23:54:03 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
23:54:03 INFO  : Clearing existing target manager status.
23:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:26 INFO  : 'jtag frequency' command is executed.
23:55:26 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:55:28 INFO  : Context for 'APU' is selected.
23:55:29 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:29 INFO  : Context for 'APU' is selected.
23:55:29 INFO  : 'stop' command is executed.
23:55:29 INFO  : 'ps7_init' command is executed.
23:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:30 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:30 INFO  : 'con' command is executed.
23:55:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:30 INFO  : Disconnected from the channel tcfchan#1.
00:18:28 INFO  : Registering command handlers for SDK TCF services
00:18:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
00:18:32 INFO  : XSCT server has started successfully.
00:18:32 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
00:18:32 INFO  : Successfully done setting XSCT server connection channel  
00:18:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:18:32 INFO  : Successfully done setting SDK workspace  
00:18:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547223484029,  Project:1547222003667
00:18:36 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
00:18:36 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:18:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:18:44 INFO  : 
00:18:44 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
00:18:44 INFO  : Clearing existing target manager status.
00:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:22:09 INFO  : 'jtag frequency' command is executed.
00:22:09 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:22:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
00:22:12 INFO  : Context for 'APU' is selected.
00:22:12 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:12 INFO  : Context for 'APU' is selected.
00:22:12 INFO  : 'stop' command is executed.
00:22:12 INFO  : 'ps7_init' command is executed.
00:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:13 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:13 INFO  : 'con' command is executed.
00:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:22:13 INFO  : Disconnected from the channel tcfchan#1.
00:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:28:43 INFO  : 'jtag frequency' command is executed.
00:28:43 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:28:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
00:28:46 INFO  : Context for 'APU' is selected.
00:28:49 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:49 INFO  : Context for 'APU' is selected.
00:28:49 INFO  : 'stop' command is executed.
00:28:49 INFO  : 'ps7_init' command is executed.
00:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:50 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:50 INFO  : 'con' command is executed.
00:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:28:50 INFO  : Disconnected from the channel tcfchan#2.
00:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:15 INFO  : 'jtag frequency' command is executed.
00:35:15 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
00:35:17 INFO  : Context for 'APU' is selected.
00:35:17 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:17 INFO  : Context for 'APU' is selected.
00:35:18 INFO  : 'stop' command is executed.
00:35:18 INFO  : 'ps7_init' command is executed.
00:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:18 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:18 INFO  : 'con' command is executed.
00:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:18 INFO  : Disconnected from the channel tcfchan#3.
01:04:33 INFO  : Registering command handlers for SDK TCF services
01:04:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
01:04:36 INFO  : XSCT server has started successfully.
01:04:37 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
01:04:37 INFO  : Successfully done setting XSCT server connection channel  
01:04:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:04:37 INFO  : Successfully done setting SDK workspace  
01:04:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547226249421,  Project:1547223484029
01:04:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
01:04:40 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:04:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:04:47 INFO  : 
01:04:48 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
01:04:48 INFO  : Clearing existing target manager status.
01:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:05:59 INFO  : 'jtag frequency' command is executed.
01:05:59 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:06:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:06:02 INFO  : Context for 'APU' is selected.
01:06:02 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:02 INFO  : Context for 'APU' is selected.
01:06:02 INFO  : 'stop' command is executed.
01:06:02 INFO  : 'ps7_init' command is executed.
01:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:03 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:03 INFO  : 'con' command is executed.
01:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:06:03 INFO  : Disconnected from the channel tcfchan#1.
01:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:14:49 INFO  : 'jtag frequency' command is executed.
01:14:49 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:14:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:14:52 INFO  : Context for 'APU' is selected.
01:14:54 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:54 INFO  : Context for 'APU' is selected.
01:14:54 INFO  : 'stop' command is executed.
01:14:55 INFO  : 'ps7_init' command is executed.
01:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:55 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:55 INFO  : 'con' command is executed.
01:14:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:14:55 INFO  : Disconnected from the channel tcfchan#2.
01:21:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:21:58 INFO  : 'jtag frequency' command is executed.
01:21:58 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:22:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:22:01 INFO  : Context for 'APU' is selected.
01:22:01 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:01 INFO  : Context for 'APU' is selected.
01:22:01 INFO  : 'stop' command is executed.
01:22:02 INFO  : 'ps7_init' command is executed.
01:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:02 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:02 INFO  : 'con' command is executed.
01:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:22:02 INFO  : Disconnected from the channel tcfchan#3.
01:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:27:56 INFO  : 'jtag frequency' command is executed.
01:27:56 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:27:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:27:59 INFO  : Context for 'APU' is selected.
01:27:59 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:27:59 INFO  : Context for 'APU' is selected.
01:27:59 INFO  : 'stop' command is executed.
01:27:59 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
01:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

01:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:28:13 INFO  : 'jtag frequency' command is executed.
01:28:13 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:28:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:28:16 INFO  : Context for 'APU' is selected.
01:28:16 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:16 INFO  : Context for 'APU' is selected.
01:28:16 INFO  : 'stop' command is executed.
01:28:16 INFO  : 'ps7_init' command is executed.
01:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:17 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:17 INFO  : 'con' command is executed.
01:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:28:17 INFO  : Disconnected from the channel tcfchan#4.
01:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:29:17 INFO  : 'jtag frequency' command is executed.
01:29:17 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:29:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:29:20 INFO  : Context for 'APU' is selected.
01:29:20 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:20 INFO  : Context for 'APU' is selected.
01:29:20 INFO  : 'stop' command is executed.
01:29:20 INFO  : 'ps7_init' command is executed.
01:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:21 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:21 INFO  : 'con' command is executed.
01:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:29:21 INFO  : Disconnected from the channel tcfchan#5.
01:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:30:02 INFO  : 'jtag frequency' command is executed.
01:30:02 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:30:04 INFO  : Context for 'APU' is selected.
01:30:04 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:05 INFO  : Context for 'APU' is selected.
01:30:05 INFO  : 'stop' command is executed.
01:30:05 INFO  : 'ps7_init' command is executed.
01:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:05 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:06 INFO  : 'con' command is executed.
01:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:30:06 INFO  : Disconnected from the channel tcfchan#6.
01:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:31:03 INFO  : 'jtag frequency' command is executed.
01:31:03 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:31:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:31:05 INFO  : Context for 'APU' is selected.
01:31:05 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:05 INFO  : Context for 'APU' is selected.
01:31:06 INFO  : 'stop' command is executed.
01:31:06 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
01:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

01:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:31:26 INFO  : 'jtag frequency' command is executed.
01:31:26 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:31:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:31:29 INFO  : Context for 'APU' is selected.
01:31:29 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:29 INFO  : Context for 'APU' is selected.
01:31:29 INFO  : 'stop' command is executed.
01:31:29 INFO  : 'ps7_init' command is executed.
01:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:30 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:30 INFO  : 'con' command is executed.
01:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:31:30 INFO  : Disconnected from the channel tcfchan#7.
01:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:39 INFO  : 'jtag frequency' command is executed.
01:32:39 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
01:32:41 INFO  : Context for 'APU' is selected.
01:32:41 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:41 INFO  : Context for 'APU' is selected.
01:32:41 INFO  : 'stop' command is executed.
01:32:42 INFO  : 'ps7_init' command is executed.
01:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:42 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:42 INFO  : 'con' command is executed.
01:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:32:42 INFO  : Disconnected from the channel tcfchan#8.
01:59:36 INFO  : Registering command handlers for SDK TCF services
01:59:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
01:59:40 INFO  : XSCT server has started successfully.
01:59:40 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
01:59:40 INFO  : Successfully done setting XSCT server connection channel  
01:59:40 INFO  : Successfully done setting SDK workspace  
01:59:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:59:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547229545099,  Project:1547226249421
01:59:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
01:59:43 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:59:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:59:51 INFO  : 
01:59:52 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
01:59:52 INFO  : Clearing existing target manager status.
02:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:01:54 INFO  : 'jtag frequency' command is executed.
02:01:54 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:01:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
02:01:56 INFO  : Context for 'APU' is selected.
02:01:56 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:01:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:57 INFO  : Context for 'APU' is selected.
02:01:57 INFO  : 'stop' command is executed.
02:01:57 INFO  : 'ps7_init' command is executed.
02:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:57 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:58 INFO  : 'con' command is executed.
02:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:01:58 INFO  : Disconnected from the channel tcfchan#1.
02:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:03:16 INFO  : 'jtag frequency' command is executed.
02:03:16 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:03:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
02:03:19 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:03:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:21 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : 'stop' command is executed.
02:03:21 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
02:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

02:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:03:36 INFO  : 'jtag frequency' command is executed.
02:03:36 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:03:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
02:03:39 INFO  : Context for 'APU' is selected.
02:03:39 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:03:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:39 INFO  : Context for 'APU' is selected.
02:03:39 INFO  : 'stop' command is executed.
02:03:39 INFO  : 'ps7_init' command is executed.
02:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:40 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:40 INFO  : 'con' command is executed.
02:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:03:40 INFO  : Disconnected from the channel tcfchan#2.
21:41:21 INFO  : Registering command handlers for SDK TCF services
21:41:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:41:26 INFO  : XSCT server has started successfully.
21:41:29 INFO  : Successfully done setting XSCT server connection channel  
21:41:29 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:41:29 INFO  : Successfully done setting SDK workspace  
21:41:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:41:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547386829613,  Project:1547229545099
21:41:34 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
21:41:34 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:41:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:41:44 INFO  : 
21:41:45 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
21:41:45 INFO  : Clearing existing target manager status.
21:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:16 INFO  : 'jtag frequency' command is executed.
21:44:16 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:44:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:44:19 INFO  : Context for 'APU' is selected.
21:44:19 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:19 INFO  : Context for 'APU' is selected.
21:44:19 INFO  : 'stop' command is executed.
21:44:20 INFO  : 'ps7_init' command is executed.
21:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:20 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:20 INFO  : 'con' command is executed.
21:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:44:20 INFO  : Disconnected from the channel tcfchan#1.
21:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:30 INFO  : 'jtag frequency' command is executed.
21:44:30 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:44:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:44:33 INFO  : Context for 'APU' is selected.
21:44:35 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:35 INFO  : Context for 'APU' is selected.
21:44:35 INFO  : 'stop' command is executed.
21:44:38 INFO  : 'ps7_init' command is executed.
21:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:41 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
21:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

21:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:02 INFO  : 'jtag frequency' command is executed.
21:45:02 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:45:04 INFO  : Context for 'APU' is selected.
21:45:04 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:04 INFO  : Context for 'APU' is selected.
21:45:04 INFO  : 'stop' command is executed.
21:45:05 INFO  : 'ps7_init' command is executed.
21:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:05 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:05 INFO  : 'con' command is executed.
21:45:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:05 INFO  : Disconnected from the channel tcfchan#2.
21:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:23 INFO  : 'jtag frequency' command is executed.
21:52:23 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:52:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:52:26 INFO  : Context for 'APU' is selected.
21:52:26 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:26 INFO  : Context for 'APU' is selected.
21:52:26 INFO  : 'stop' command is executed.
21:52:27 INFO  : 'ps7_init' command is executed.
21:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:27 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:27 INFO  : 'con' command is executed.
21:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:52:27 INFO  : Disconnected from the channel tcfchan#3.
21:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:21 INFO  : 'jtag frequency' command is executed.
21:54:21 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
21:54:24 INFO  : Context for 'APU' is selected.
21:54:24 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:24 INFO  : Context for 'APU' is selected.
21:54:24 INFO  : 'stop' command is executed.
21:54:24 INFO  : 'ps7_init' command is executed.
21:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:25 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:25 INFO  : 'con' command is executed.
21:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:25 INFO  : Disconnected from the channel tcfchan#4.
22:00:22 INFO  : Registering command handlers for SDK TCF services
22:00:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:00:26 INFO  : XSCT server has started successfully.
22:00:26 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
22:00:26 INFO  : Successfully done setting XSCT server connection channel  
22:00:26 INFO  : Successfully done setting SDK workspace  
22:00:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:00:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547387996484,  Project:1547386829613
22:00:30 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
22:00:30 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:00:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:00:37 INFO  : 
22:00:37 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
22:00:37 INFO  : Clearing existing target manager status.
22:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:19 INFO  : 'jtag frequency' command is executed.
22:04:19 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:04:22 INFO  : Context for 'APU' is selected.
22:04:22 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:22 INFO  : Context for 'APU' is selected.
22:04:22 INFO  : 'stop' command is executed.
22:04:23 INFO  : 'ps7_init' command is executed.
22:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : 'con' command is executed.
22:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:23 INFO  : Disconnected from the channel tcfchan#1.
22:21:32 INFO  : Registering command handlers for SDK TCF services
22:21:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:21:37 INFO  : XSCT server has started successfully.
22:21:37 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
22:21:37 INFO  : Successfully done setting XSCT server connection channel  
22:21:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:21:37 INFO  : Successfully done setting SDK workspace  
22:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:43 INFO  : 'jtag frequency' command is executed.
22:24:43 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:24:45 INFO  : Context for 'APU' is selected.
22:24:45 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:45 INFO  : Context for 'APU' is selected.
22:24:45 INFO  : 'stop' command is executed.
22:24:46 INFO  : 'ps7_init' command is executed.
22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:46 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:46 INFO  : 'con' command is executed.
22:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:46 INFO  : Disconnected from the channel tcfchan#1.
22:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:12 INFO  : 'jtag frequency' command is executed.
22:27:12 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:27:15 INFO  : Context for 'APU' is selected.
22:27:17 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:17 INFO  : Context for 'APU' is selected.
22:27:18 INFO  : 'stop' command is executed.
22:27:18 INFO  : 'ps7_init' command is executed.
22:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:18 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:19 INFO  : 'con' command is executed.
22:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:19 INFO  : Disconnected from the channel tcfchan#2.
22:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:31:23 INFO  : 'jtag frequency' command is executed.
22:31:23 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:31:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:31:25 INFO  : Context for 'APU' is selected.
22:31:28 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:28 INFO  : Context for 'APU' is selected.
22:31:28 INFO  : 'stop' command is executed.
22:31:28 INFO  : 'ps7_init' command is executed.
22:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:28 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:29 INFO  : 'con' command is executed.
22:31:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:31:29 INFO  : Disconnected from the channel tcfchan#3.
22:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:24 INFO  : 'jtag frequency' command is executed.
22:35:24 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:35:27 INFO  : Context for 'APU' is selected.
22:35:29 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:29 INFO  : Context for 'APU' is selected.
22:35:30 INFO  : 'stop' command is executed.
22:35:32 INFO  : 'ps7_init' command is executed.
22:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:34 ERROR : Memory write error at 0x100000. AP transaction timeout
22:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
----------------End of Script----------------

22:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:29 INFO  : 'jtag frequency' command is executed.
22:36:29 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
22:36:32 INFO  : Context for 'APU' is selected.
22:36:32 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:32 INFO  : Context for 'APU' is selected.
22:36:32 INFO  : 'stop' command is executed.
22:36:33 INFO  : 'ps7_init' command is executed.
22:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:33 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:33 INFO  : 'con' command is executed.
22:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:33 INFO  : Disconnected from the channel tcfchan#4.
23:22:40 INFO  : Registering command handlers for SDK TCF services
23:22:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:22:44 INFO  : XSCT server has started successfully.
23:22:47 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:22:47 INFO  : Successfully done setting XSCT server connection channel  
23:22:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:22:47 INFO  : Successfully done setting SDK workspace  
23:22:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547392908754,  Project:1547387996484
23:22:52 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
23:22:52 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:22:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:23:02 INFO  : 
23:23:03 INFO  : Updating hardware inferred compiler options for lcd_ctrl.
23:23:03 INFO  : Clearing existing target manager status.
23:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:27:44 INFO  : 'jtag frequency' command is executed.
23:27:44 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:27:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:27:47 INFO  : Context for 'APU' is selected.
23:27:47 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:47 INFO  : Context for 'APU' is selected.
23:27:47 INFO  : 'stop' command is executed.
23:27:48 INFO  : 'ps7_init' command is executed.
23:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:48 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:48 INFO  : 'con' command is executed.
23:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:27:48 INFO  : Disconnected from the channel tcfchan#1.
23:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:31 INFO  : 'jtag frequency' command is executed.
23:28:31 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:28:33 INFO  : Context for 'APU' is selected.
23:28:36 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:36 INFO  : Context for 'APU' is selected.
23:28:36 INFO  : 'stop' command is executed.
23:28:36 INFO  : 'ps7_init' command is executed.
23:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:37 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:37 INFO  : 'con' command is executed.
23:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:37 INFO  : Disconnected from the channel tcfchan#2.
23:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:29:21 INFO  : 'jtag frequency' command is executed.
23:29:21 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:29:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:29:23 INFO  : Context for 'APU' is selected.
23:29:23 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:23 INFO  : Context for 'APU' is selected.
23:29:23 INFO  : 'stop' command is executed.
23:29:24 INFO  : 'ps7_init' command is executed.
23:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:24 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:24 INFO  : 'con' command is executed.
23:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:29:24 INFO  : Disconnected from the channel tcfchan#3.
23:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:32:04 INFO  : 'jtag frequency' command is executed.
23:32:04 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:32:06 INFO  : Context for 'APU' is selected.
23:32:06 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:06 INFO  : Context for 'APU' is selected.
23:32:07 INFO  : 'stop' command is executed.
23:32:07 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
23:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

23:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:32:23 INFO  : 'jtag frequency' command is executed.
23:32:23 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:32:26 INFO  : Context for 'APU' is selected.
23:32:26 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:26 INFO  : Context for 'APU' is selected.
23:32:26 INFO  : 'stop' command is executed.
23:32:26 INFO  : 'ps7_init' command is executed.
23:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:27 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:27 INFO  : 'con' command is executed.
23:32:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:32:27 INFO  : Disconnected from the channel tcfchan#4.
23:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:32:37 INFO  : 'jtag frequency' command is executed.
23:32:37 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:32:40 INFO  : Context for 'APU' is selected.
23:32:40 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:40 INFO  : Context for 'APU' is selected.
23:32:40 INFO  : 'stop' command is executed.
23:32:41 INFO  : 'ps7_init' command is executed.
23:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:41 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:41 INFO  : 'con' command is executed.
23:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:32:41 INFO  : Disconnected from the channel tcfchan#5.
23:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:37:59 INFO  : 'jtag frequency' command is executed.
23:37:59 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:38:01 INFO  : Context for 'APU' is selected.
23:38:01 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:01 INFO  : Context for 'APU' is selected.
23:38:02 INFO  : 'stop' command is executed.
23:38:02 INFO  : 'ps7_init' command is executed.
23:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:02 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:03 INFO  : 'con' command is executed.
23:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:38:03 INFO  : Disconnected from the channel tcfchan#6.
23:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:19 INFO  : 'jtag frequency' command is executed.
23:39:19 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:39:22 INFO  : Context for 'APU' is selected.
23:39:22 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:22 INFO  : Context for 'APU' is selected.
23:39:22 INFO  : 'stop' command is executed.
23:39:22 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
23:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

23:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:39 INFO  : 'jtag frequency' command is executed.
23:39:39 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:39:42 INFO  : Context for 'APU' is selected.
23:39:42 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:42 INFO  : Context for 'APU' is selected.
23:39:42 INFO  : 'stop' command is executed.
23:39:42 INFO  : 'ps7_init' command is executed.
23:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:43 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:43 INFO  : 'con' command is executed.
23:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:43 INFO  : Disconnected from the channel tcfchan#7.
23:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:40:19 INFO  : 'jtag frequency' command is executed.
23:40:19 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
23:40:22 INFO  : Context for 'APU' is selected.
23:40:22 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:22 INFO  : Context for 'APU' is selected.
23:40:22 INFO  : 'stop' command is executed.
23:40:23 INFO  : 'ps7_init' command is executed.
23:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : 'con' command is executed.
23:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:40:23 INFO  : Disconnected from the channel tcfchan#8.
13:39:11 INFO  : Registering command handlers for SDK TCF services
13:39:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
13:39:18 INFO  : XSCT server has started successfully.
13:39:21 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf.
13:39:21 INFO  : Successfully done setting XSCT server connection channel  
13:39:21 INFO  : Successfully done setting SDK workspace  
13:39:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:15 INFO  : 'jtag frequency' command is executed.
13:40:15 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:40:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
13:40:18 INFO  : Context for 'APU' is selected.
13:40:18 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:18 INFO  : Context for 'APU' is selected.
13:40:18 INFO  : 'stop' command is executed.
13:40:19 INFO  : 'ps7_init' command is executed.
13:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:20 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:20 INFO  : 'con' command is executed.
13:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:40:21 INFO  : Disconnected from the channel tcfchan#1.
13:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:36 INFO  : 'jtag frequency' command is executed.
13:40:36 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:40:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
13:40:39 INFO  : Context for 'APU' is selected.
13:40:41 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:41 INFO  : Context for 'APU' is selected.
13:40:42 INFO  : 'stop' command is executed.
13:40:43 INFO  : 'ps7_init' command is executed.
13:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:43 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:44 INFO  : 'con' command is executed.
13:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:40:44 INFO  : Disconnected from the channel tcfchan#2.
13:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:29 INFO  : 'jtag frequency' command is executed.
13:58:30 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
13:58:32 INFO  : Context for 'APU' is selected.
13:58:35 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:35 INFO  : Context for 'APU' is selected.
13:58:35 INFO  : 'stop' command is executed.
13:58:36 INFO  : 'ps7_init' command is executed.
13:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:37 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:37 INFO  : 'con' command is executed.
13:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:58:37 INFO  : Disconnected from the channel tcfchan#3.
13:58:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:47 INFO  : 'jtag frequency' command is executed.
13:58:47 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
13:58:50 INFO  : Context for 'APU' is selected.
13:58:53 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:53 INFO  : Context for 'APU' is selected.
13:58:53 INFO  : 'stop' command is executed.
13:58:54 INFO  : 'ps7_init' command is executed.
13:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:55 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:55 INFO  : 'con' command is executed.
13:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:58:55 INFO  : Disconnected from the channel tcfchan#4.
14:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:33 INFO  : 'jtag frequency' command is executed.
14:37:33 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
14:37:36 INFO  : Context for 'APU' is selected.
14:37:38 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:38 INFO  : Context for 'APU' is selected.
14:37:39 INFO  : 'stop' command is executed.
14:37:39 INFO  : 'ps7_init' command is executed.
14:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:40 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:40 INFO  : 'con' command is executed.
14:37:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:40 INFO  : Disconnected from the channel tcfchan#5.
14:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:03 INFO  : 'jtag frequency' command is executed.
14:38:03 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
14:38:06 INFO  : Context for 'APU' is selected.
14:38:09 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:09 INFO  : Context for 'APU' is selected.
14:38:09 INFO  : 'stop' command is executed.
14:38:10 INFO  : 'ps7_init' command is executed.
14:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:10 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/lcd_ctrl/Debug/lcd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:11 INFO  : 'con' command is executed.
14:38:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:11 INFO  : Disconnected from the channel tcfchan#6.
