// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_covariance_kernel_covariance_Pipeline_VITIS_LOOP_34_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln33_1,
        data_address0,
        data_ce0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        sub_ln36,
        cov_address0,
        cov_ce0,
        cov_we0,
        cov_d0,
        zext_ln33,
        sext_ln38,
        sext_ln38_1,
        sext_ln38_2,
        sext_ln38_3,
        sext_ln38_4,
        sext_ln38_5,
        sext_ln38_6,
        sext_ln38_7,
        sext_ln38_8,
        sext_ln38_9,
        sext_ln38_10,
        sext_ln38_11,
        sext_ln38_12,
        sext_ln38_13,
        sext_ln38_14,
        sext_ln38_15,
        sext_ln38_16,
        sext_ln38_17,
        sext_ln38_18,
        sext_ln38_19,
        sext_ln38_20,
        sext_ln38_21,
        sext_ln38_22,
        sext_ln38_23,
        sext_ln38_24,
        sext_ln38_25,
        sext_ln38_26,
        sext_ln38_27,
        sext_ln38_28,
        sext_ln38_29,
        sext_ln38_30,
        sext_ln34,
        conv_i_i29
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] zext_ln33_1;
output  [9:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
input  [9:0] sub_ln36;
output  [9:0] cov_address0;
output   cov_ce0;
output   cov_we0;
output  [31:0] cov_d0;
input  [4:0] zext_ln33;
input  [31:0] sext_ln38;
input  [31:0] sext_ln38_1;
input  [31:0] sext_ln38_2;
input  [31:0] sext_ln38_3;
input  [31:0] sext_ln38_4;
input  [31:0] sext_ln38_5;
input  [31:0] sext_ln38_6;
input  [31:0] sext_ln38_7;
input  [31:0] sext_ln38_8;
input  [31:0] sext_ln38_9;
input  [31:0] sext_ln38_10;
input  [31:0] sext_ln38_11;
input  [31:0] sext_ln38_12;
input  [31:0] sext_ln38_13;
input  [31:0] sext_ln38_14;
input  [31:0] sext_ln38_15;
input  [31:0] sext_ln38_16;
input  [31:0] sext_ln38_17;
input  [31:0] sext_ln38_18;
input  [31:0] sext_ln38_19;
input  [31:0] sext_ln38_20;
input  [31:0] sext_ln38_21;
input  [31:0] sext_ln38_22;
input  [31:0] sext_ln38_23;
input  [31:0] sext_ln38_24;
input  [31:0] sext_ln38_25;
input  [31:0] sext_ln38_26;
input  [31:0] sext_ln38_27;
input  [31:0] sext_ln38_28;
input  [31:0] sext_ln38_29;
input  [31:0] sext_ln38_30;
input  [31:0] sext_ln34;
input  [32:0] conv_i_i29;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg[9:0] data_address1;
reg data_ce1;
reg[9:0] cov_address0;
reg cov_ce0;
reg cov_we0;
reg[31:0] cov_d0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state32_pp0_stage15_iter1;
wire    ap_block_state48_pp0_stage15_iter2;
wire    ap_block_state64_pp0_stage15_iter3;
wire    ap_block_pp0_stage15_subdone;
reg   [0:0] icmp_ln34_reg_2412;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_714;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state34_pp0_stage1_iter2;
wire    ap_block_state50_pp0_stage1_iter3;
wire    ap_block_state66_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state35_pp0_stage2_iter2;
wire    ap_block_state51_pp0_stage2_iter3;
wire    ap_block_state67_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state36_pp0_stage3_iter2;
wire    ap_block_state52_pp0_stage3_iter3;
wire    ap_block_state68_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state37_pp0_stage4_iter2;
wire    ap_block_state53_pp0_stage4_iter3;
wire    ap_block_state69_pp0_stage4_iter4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state38_pp0_stage5_iter2;
wire    ap_block_state54_pp0_stage5_iter3;
wire    ap_block_state70_pp0_stage5_iter4;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state39_pp0_stage6_iter2;
wire    ap_block_state55_pp0_stage6_iter3;
wire    ap_block_state71_pp0_stage6_iter4;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state40_pp0_stage7_iter2;
wire    ap_block_state56_pp0_stage7_iter3;
wire    ap_block_state72_pp0_stage7_iter4;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
wire    ap_block_state41_pp0_stage8_iter2;
wire    ap_block_state57_pp0_stage8_iter3;
wire    ap_block_state73_pp0_stage8_iter4;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state26_pp0_stage9_iter1;
wire    ap_block_state42_pp0_stage9_iter2;
wire    ap_block_state58_pp0_stage9_iter3;
wire    ap_block_state74_pp0_stage9_iter4;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_state43_pp0_stage10_iter2;
wire    ap_block_state59_pp0_stage10_iter3;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state28_pp0_stage11_iter1;
wire    ap_block_state44_pp0_stage11_iter2;
wire    ap_block_state60_pp0_stage11_iter3;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state29_pp0_stage12_iter1;
wire    ap_block_state45_pp0_stage12_iter2;
wire    ap_block_state61_pp0_stage12_iter3;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state30_pp0_stage13_iter1;
wire    ap_block_state46_pp0_stage13_iter2;
wire    ap_block_state62_pp0_stage13_iter3;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state31_pp0_stage14_iter1;
wire    ap_block_state47_pp0_stage14_iter2;
wire    ap_block_state63_pp0_stage14_iter3;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state33_pp0_stage0_iter2;
wire    ap_block_state49_pp0_stage0_iter3;
wire    ap_block_state65_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_718;
wire   [47:0] grp_fu_710_p2;
reg   [47:0] reg_722;
wire   [47:0] grp_fu_706_p2;
reg   [47:0] reg_726;
wire  signed [47:0] conv_i_i29_cast_fu_730_p1;
reg  signed [47:0] conv_i_i29_cast_reg_2227;
wire  signed [47:0] sext_ln34_cast_fu_734_p1;
reg  signed [47:0] sext_ln34_cast_reg_2232;
wire  signed [47:0] sext_ln38_30_cast_fu_738_p1;
reg  signed [47:0] sext_ln38_30_cast_reg_2237;
wire  signed [47:0] sext_ln38_29_cast_fu_742_p1;
reg  signed [47:0] sext_ln38_29_cast_reg_2242;
wire  signed [47:0] sext_ln38_28_cast_fu_746_p1;
reg  signed [47:0] sext_ln38_28_cast_reg_2247;
wire  signed [47:0] sext_ln38_27_cast_fu_750_p1;
reg  signed [47:0] sext_ln38_27_cast_reg_2252;
wire  signed [47:0] sext_ln38_26_cast_fu_754_p1;
reg  signed [47:0] sext_ln38_26_cast_reg_2257;
wire  signed [47:0] sext_ln38_25_cast_fu_758_p1;
reg  signed [47:0] sext_ln38_25_cast_reg_2262;
wire  signed [47:0] sext_ln38_24_cast_fu_762_p1;
reg  signed [47:0] sext_ln38_24_cast_reg_2267;
wire  signed [47:0] sext_ln38_23_cast_fu_766_p1;
reg  signed [47:0] sext_ln38_23_cast_reg_2272;
wire  signed [47:0] sext_ln38_22_cast_fu_770_p1;
reg  signed [47:0] sext_ln38_22_cast_reg_2277;
wire  signed [47:0] sext_ln38_21_cast_fu_774_p1;
reg  signed [47:0] sext_ln38_21_cast_reg_2282;
wire  signed [47:0] sext_ln38_20_cast_fu_778_p1;
reg  signed [47:0] sext_ln38_20_cast_reg_2287;
wire  signed [47:0] sext_ln38_19_cast_fu_782_p1;
reg  signed [47:0] sext_ln38_19_cast_reg_2292;
wire  signed [47:0] sext_ln38_18_cast_fu_786_p1;
reg  signed [47:0] sext_ln38_18_cast_reg_2297;
wire  signed [47:0] sext_ln38_17_cast_fu_790_p1;
reg  signed [47:0] sext_ln38_17_cast_reg_2302;
wire  signed [47:0] sext_ln38_16_cast_fu_794_p1;
reg  signed [47:0] sext_ln38_16_cast_reg_2307;
wire  signed [47:0] sext_ln38_15_cast_fu_798_p1;
reg  signed [47:0] sext_ln38_15_cast_reg_2312;
wire  signed [47:0] sext_ln38_14_cast_fu_802_p1;
reg  signed [47:0] sext_ln38_14_cast_reg_2317;
wire  signed [47:0] sext_ln38_13_cast_fu_806_p1;
reg  signed [47:0] sext_ln38_13_cast_reg_2322;
wire  signed [47:0] sext_ln38_12_cast_fu_810_p1;
reg  signed [47:0] sext_ln38_12_cast_reg_2327;
wire  signed [47:0] sext_ln38_11_cast_fu_814_p1;
reg  signed [47:0] sext_ln38_11_cast_reg_2332;
wire  signed [47:0] sext_ln38_10_cast_fu_818_p1;
reg  signed [47:0] sext_ln38_10_cast_reg_2337;
wire  signed [47:0] sext_ln38_9_cast_fu_822_p1;
reg  signed [47:0] sext_ln38_9_cast_reg_2342;
wire  signed [47:0] sext_ln38_8_cast_fu_826_p1;
reg  signed [47:0] sext_ln38_8_cast_reg_2347;
wire  signed [47:0] sext_ln38_7_cast_fu_830_p1;
reg  signed [47:0] sext_ln38_7_cast_reg_2352;
wire  signed [47:0] sext_ln38_6_cast_fu_834_p1;
reg  signed [47:0] sext_ln38_6_cast_reg_2357;
wire  signed [47:0] sext_ln38_5_cast_fu_838_p1;
reg  signed [47:0] sext_ln38_5_cast_reg_2362;
wire  signed [47:0] sext_ln38_4_cast_fu_842_p1;
reg  signed [47:0] sext_ln38_4_cast_reg_2367;
wire  signed [47:0] sext_ln38_3_cast_fu_846_p1;
reg  signed [47:0] sext_ln38_3_cast_reg_2372;
wire  signed [47:0] sext_ln38_2_cast_fu_850_p1;
reg  signed [47:0] sext_ln38_2_cast_reg_2377;
wire  signed [47:0] sext_ln38_1_cast_fu_854_p1;
reg  signed [47:0] sext_ln38_1_cast_reg_2382;
wire  signed [47:0] sext_ln38_cast_fu_858_p1;
reg  signed [47:0] sext_ln38_cast_reg_2387;
wire   [9:0] zext_ln33_cast_fu_866_p1;
reg   [9:0] zext_ln33_cast_reg_2392;
reg   [5:0] j_1_reg_2397;
wire   [4:0] empty_fu_878_p1;
reg   [4:0] empty_reg_2407;
wire   [0:0] icmp_ln34_fu_882_p2;
reg   [0:0] icmp_ln34_reg_2412_pp0_iter1_reg;
reg   [0:0] icmp_ln34_reg_2412_pp0_iter2_reg;
reg   [0:0] icmp_ln34_reg_2412_pp0_iter3_reg;
wire   [6:0] zext_ln38_3_fu_893_p1;
reg   [6:0] zext_ln38_3_reg_2416;
wire   [7:0] zext_ln38_2_fu_908_p1;
reg   [7:0] zext_ln38_2_reg_2431;
wire  signed [47:0] sext_ln38_31_fu_952_p1;
wire  signed [47:0] sext_ln38_32_fu_957_p1;
wire   [8:0] zext_ln38_1_fu_962_p1;
reg   [8:0] zext_ln38_1_reg_2470;
reg   [31:0] tmp_3_reg_2494;
wire  signed [47:0] sext_ln38_33_fu_996_p1;
wire  signed [47:0] sext_ln38_34_fu_1001_p1;
reg   [31:0] tmp_4_reg_2519;
wire  signed [47:0] sext_ln38_35_fu_1049_p1;
wire  signed [47:0] sext_ln38_36_fu_1054_p1;
reg   [31:0] tmp_6_reg_2544;
wire  signed [47:0] sext_ln38_37_fu_1126_p1;
wire  signed [47:0] sext_ln38_38_fu_1131_p1;
reg   [31:0] tmp_8_reg_2569;
wire  signed [47:0] sext_ln38_39_fu_1203_p1;
wire  signed [47:0] sext_ln38_40_fu_1208_p1;
reg   [31:0] tmp_10_reg_2594;
wire  signed [47:0] sext_ln38_41_fu_1288_p1;
wire  signed [47:0] sext_ln38_42_fu_1293_p1;
wire   [9:0] zext_ln38_fu_1298_p1;
reg   [9:0] zext_ln38_reg_2609;
reg   [31:0] tmp_12_reg_2634;
wire  signed [47:0] sext_ln38_43_fu_1375_p1;
wire  signed [47:0] sext_ln38_44_fu_1380_p1;
reg   [31:0] tmp_14_reg_2659;
wire  signed [47:0] sext_ln38_45_fu_1452_p1;
wire  signed [47:0] sext_ln38_46_fu_1457_p1;
reg   [31:0] tmp_16_reg_2684;
wire  signed [47:0] sext_ln38_47_fu_1529_p1;
wire  signed [47:0] sext_ln38_48_fu_1534_p1;
reg   [31:0] tmp_18_reg_2709;
wire  signed [47:0] sext_ln38_49_fu_1606_p1;
wire  signed [47:0] sext_ln38_50_fu_1611_p1;
reg   [31:0] tmp_20_reg_2734;
wire  signed [47:0] sext_ln38_51_fu_1683_p1;
wire  signed [47:0] sext_ln38_52_fu_1688_p1;
wire   [9:0] add_ln36_fu_1713_p2;
reg   [9:0] add_ln36_reg_2759;
reg   [9:0] add_ln36_reg_2759_pp0_iter1_reg;
reg   [9:0] add_ln36_reg_2759_pp0_iter2_reg;
reg   [9:0] add_ln36_reg_2759_pp0_iter3_reg;
reg   [31:0] tmp_22_reg_2764;
wire  signed [47:0] sext_ln38_53_fu_1764_p1;
wire  signed [47:0] sext_ln38_54_fu_1769_p1;
reg   [31:0] tmp_24_reg_2789;
wire  signed [47:0] sext_ln38_55_fu_1849_p1;
wire  signed [47:0] sext_ln38_56_fu_1854_p1;
wire   [9:0] add_ln40_fu_1911_p2;
reg   [9:0] add_ln40_reg_2814;
reg   [9:0] add_ln40_reg_2814_pp0_iter1_reg;
reg   [9:0] add_ln40_reg_2814_pp0_iter2_reg;
reg   [9:0] add_ln40_reg_2814_pp0_iter3_reg;
reg   [31:0] tmp_26_reg_2819;
wire  signed [47:0] sext_ln38_57_fu_1963_p1;
wire  signed [47:0] sext_ln38_58_fu_1968_p1;
reg   [31:0] tmp_28_reg_2834;
wire  signed [47:0] sext_ln38_59_fu_2030_p1;
wire  signed [47:0] sext_ln38_60_fu_2035_p1;
reg   [31:0] tmp_30_reg_2849;
wire  signed [47:0] sext_ln38_61_fu_2087_p1;
wire  signed [47:0] sext_ln38_62_fu_2092_p1;
reg   [31:0] tmp_32_reg_2864;
reg   [31:0] tmp_34_reg_2869;
wire   [31:0] grp_fu_2198_p2;
reg   [31:0] sdiv_ln39_reg_2879;
wire   [31:0] trunc_ln39_fu_2207_p1;
reg   [31:0] trunc_ln39_reg_2884;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage9_subdone;
wire   [63:0] j_3_cast_fu_888_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln38_4_fu_903_p1;
wire   [63:0] zext_ln38_5_fu_916_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln38_6_fu_927_p1;
wire   [63:0] zext_ln38_7_fu_937_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln38_8_fu_947_p1;
wire   [63:0] zext_ln38_9_fu_970_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln38_10_fu_981_p1;
wire   [63:0] zext_ln38_11_fu_1011_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln38_12_fu_1021_p1;
wire   [63:0] zext_ln38_13_fu_1064_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln38_14_fu_1074_p1;
wire   [63:0] zext_ln38_15_fu_1141_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln38_16_fu_1151_p1;
wire   [63:0] zext_ln38_17_fu_1222_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln38_18_fu_1236_p1;
wire   [63:0] zext_ln38_19_fu_1312_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln38_20_fu_1323_p1;
wire   [63:0] zext_ln38_21_fu_1390_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln38_22_fu_1400_p1;
wire   [63:0] zext_ln38_23_fu_1467_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln38_24_fu_1477_p1;
wire   [63:0] zext_ln38_25_fu_1544_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln38_26_fu_1554_p1;
wire   [63:0] zext_ln38_27_fu_1621_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln38_28_fu_1631_p1;
wire   [63:0] zext_ln38_29_fu_1698_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln38_30_fu_1708_p1;
wire   [63:0] zext_ln38_31_fu_1783_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln38_32_fu_1797_p1;
wire   [63:0] zext_ln38_33_fu_1868_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln38_34_fu_1882_p1;
wire   [63:0] zext_ln36_fu_2203_p1;
wire   [63:0] zext_ln40_1_fu_2211_p1;
reg   [5:0] j_fu_200;
wire   [5:0] add_ln34_fu_1973_p2;
wire   [5:0] zext_ln33_1_cast_fu_862_p1;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_1;
reg  signed [31:0] grp_fu_706_p0;
reg  signed [31:0] grp_fu_706_p1;
reg  signed [31:0] grp_fu_710_p0;
reg  signed [31:0] grp_fu_710_p1;
wire   [6:0] add_ln38_31_fu_897_p2;
wire   [6:0] add_ln38_32_fu_911_p2;
wire   [7:0] add_ln38_33_fu_921_p2;
wire   [7:0] add_ln38_34_fu_932_p2;
wire   [7:0] add_ln38_35_fu_942_p2;
wire   [7:0] add_ln38_36_fu_965_p2;
wire   [8:0] add_ln38_37_fu_975_p2;
wire   [8:0] add_ln38_38_fu_1006_p2;
wire   [8:0] add_ln38_39_fu_1016_p2;
wire   [47:0] shl_ln1_fu_1026_p3;
wire   [47:0] add_ln38_fu_1033_p2;
wire   [8:0] add_ln38_40_fu_1059_p2;
wire   [8:0] add_ln38_41_fu_1069_p2;
wire   [47:0] shl_ln38_1_fu_1079_p3;
wire   [47:0] add_ln38_1_fu_1086_p2;
wire   [31:0] tmp_5_fu_1092_p4;
wire   [47:0] shl_ln38_2_fu_1102_p3;
wire   [47:0] add_ln38_2_fu_1110_p2;
wire   [8:0] add_ln38_42_fu_1136_p2;
wire   [8:0] add_ln38_43_fu_1146_p2;
wire   [47:0] shl_ln38_3_fu_1156_p3;
wire   [47:0] add_ln38_3_fu_1163_p2;
wire   [31:0] tmp_7_fu_1169_p4;
wire   [47:0] shl_ln38_4_fu_1179_p3;
wire   [47:0] add_ln38_4_fu_1187_p2;
wire   [7:0] add_ln38_44_fu_1213_p2;
wire  signed [8:0] sext_ln38_63_fu_1218_p1;
wire   [7:0] add_ln38_45_fu_1227_p2;
wire  signed [8:0] sext_ln38_64_fu_1232_p1;
wire   [47:0] shl_ln38_5_fu_1241_p3;
wire   [47:0] add_ln38_5_fu_1248_p2;
wire   [31:0] tmp_9_fu_1254_p4;
wire   [47:0] shl_ln38_6_fu_1264_p3;
wire   [47:0] add_ln38_6_fu_1272_p2;
wire   [6:0] tmp_s_fu_1301_p3;
wire  signed [8:0] sext_ln38_65_fu_1308_p1;
wire   [9:0] add_ln38_46_fu_1317_p2;
wire   [47:0] shl_ln38_7_fu_1328_p3;
wire   [47:0] add_ln38_7_fu_1335_p2;
wire   [31:0] tmp_11_fu_1341_p4;
wire   [47:0] shl_ln38_8_fu_1351_p3;
wire   [47:0] add_ln38_8_fu_1359_p2;
wire   [9:0] add_ln38_47_fu_1385_p2;
wire   [9:0] add_ln38_48_fu_1395_p2;
wire   [47:0] shl_ln38_9_fu_1405_p3;
wire   [47:0] add_ln38_9_fu_1412_p2;
wire   [31:0] tmp_13_fu_1418_p4;
wire   [47:0] shl_ln38_s_fu_1428_p3;
wire   [47:0] add_ln38_10_fu_1436_p2;
wire   [9:0] add_ln38_49_fu_1462_p2;
wire   [9:0] add_ln38_50_fu_1472_p2;
wire   [47:0] shl_ln38_10_fu_1482_p3;
wire   [47:0] add_ln38_11_fu_1489_p2;
wire   [31:0] tmp_15_fu_1495_p4;
wire   [47:0] shl_ln38_11_fu_1505_p3;
wire   [47:0] add_ln38_12_fu_1513_p2;
wire   [9:0] add_ln38_51_fu_1539_p2;
wire   [9:0] add_ln38_52_fu_1549_p2;
wire   [47:0] shl_ln38_12_fu_1559_p3;
wire   [47:0] add_ln38_13_fu_1566_p2;
wire   [31:0] tmp_17_fu_1572_p4;
wire   [47:0] shl_ln38_13_fu_1582_p3;
wire   [47:0] add_ln38_14_fu_1590_p2;
wire   [9:0] add_ln38_53_fu_1616_p2;
wire   [9:0] add_ln38_54_fu_1626_p2;
wire   [47:0] shl_ln38_14_fu_1636_p3;
wire   [47:0] add_ln38_15_fu_1643_p2;
wire   [31:0] tmp_19_fu_1649_p4;
wire   [47:0] shl_ln38_15_fu_1659_p3;
wire   [47:0] add_ln38_16_fu_1667_p2;
wire   [9:0] add_ln38_55_fu_1693_p2;
wire   [9:0] add_ln38_56_fu_1703_p2;
wire   [47:0] shl_ln38_16_fu_1717_p3;
wire   [47:0] add_ln38_17_fu_1724_p2;
wire   [31:0] tmp_21_fu_1730_p4;
wire   [47:0] shl_ln38_17_fu_1740_p3;
wire   [47:0] add_ln38_18_fu_1748_p2;
wire   [8:0] add_ln38_57_fu_1774_p2;
wire  signed [9:0] sext_ln38_66_fu_1779_p1;
wire   [8:0] add_ln38_58_fu_1788_p2;
wire  signed [9:0] sext_ln38_67_fu_1793_p1;
wire   [47:0] shl_ln38_18_fu_1802_p3;
wire   [47:0] add_ln38_19_fu_1809_p2;
wire   [31:0] tmp_23_fu_1815_p4;
wire   [47:0] shl_ln38_19_fu_1825_p3;
wire   [47:0] add_ln38_20_fu_1833_p2;
wire   [8:0] add_ln38_59_fu_1859_p2;
wire  signed [9:0] sext_ln38_68_fu_1864_p1;
wire   [8:0] add_ln38_60_fu_1873_p2;
wire  signed [9:0] sext_ln38_69_fu_1878_p1;
wire   [7:0] tmp_2_fu_1894_p3;
wire   [9:0] tmp_1_fu_1887_p3;
wire   [9:0] zext_ln40_fu_1901_p1;
wire   [9:0] sub_ln40_fu_1905_p2;
wire   [47:0] shl_ln38_20_fu_1916_p3;
wire   [47:0] add_ln38_21_fu_1923_p2;
wire   [31:0] tmp_25_fu_1929_p4;
wire   [47:0] shl_ln38_21_fu_1939_p3;
wire   [47:0] add_ln38_22_fu_1947_p2;
wire   [47:0] shl_ln38_22_fu_1983_p3;
wire   [47:0] add_ln38_23_fu_1990_p2;
wire   [31:0] tmp_27_fu_1996_p4;
wire   [47:0] shl_ln38_23_fu_2006_p3;
wire   [47:0] add_ln38_24_fu_2014_p2;
wire   [47:0] shl_ln38_24_fu_2040_p3;
wire   [47:0] add_ln38_25_fu_2047_p2;
wire   [31:0] tmp_29_fu_2053_p4;
wire   [47:0] shl_ln38_25_fu_2063_p3;
wire   [47:0] add_ln38_26_fu_2071_p2;
wire   [47:0] shl_ln38_26_fu_2097_p3;
wire   [47:0] add_ln38_27_fu_2104_p2;
wire   [31:0] tmp_31_fu_2110_p4;
wire   [47:0] shl_ln38_27_fu_2120_p3;
wire   [47:0] add_ln38_28_fu_2128_p2;
wire   [47:0] shl_ln38_28_fu_2144_p3;
wire   [47:0] add_ln38_29_fu_2151_p2;
wire   [31:0] tmp_33_fu_2157_p4;
wire   [47:0] shl_ln38_29_fu_2167_p3;
wire   [47:0] add_ln38_30_fu_2175_p2;
wire   [47:0] grp_fu_2198_p0;
wire  signed [32:0] grp_fu_2198_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage9;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_covariance_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_706_p0),
    .din1(grp_fu_706_p1),
    .ce(1'b1),
    .dout(grp_fu_706_p2)
);

kernel_covariance_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_710_p0),
    .din1(grp_fu_710_p1),
    .ce(1'b1),
    .dout(grp_fu_710_p2)
);

kernel_covariance_sdiv_48ns_33s_32_52_1 #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 32 ))
sdiv_48ns_33s_32_52_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2198_p0),
    .din1(grp_fu_2198_p1),
    .ce(1'b1),
    .dout(grp_fu_2198_p2)
);

kernel_covariance_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage15)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage9) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage9) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage9) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_200 <= zext_ln33_1_cast_fu_862_p1;
    end else if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_fu_200 <= add_ln34_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        add_ln36_reg_2759 <= add_ln36_fu_1713_p2;
        tmp_22_reg_2764 <= {{add_ln38_18_fu_1748_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        add_ln36_reg_2759_pp0_iter1_reg <= add_ln36_reg_2759;
        add_ln36_reg_2759_pp0_iter2_reg <= add_ln36_reg_2759_pp0_iter1_reg;
        add_ln36_reg_2759_pp0_iter3_reg <= add_ln36_reg_2759_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln40_reg_2814 <= add_ln40_fu_1911_p2;
        tmp_26_reg_2819 <= {{add_ln38_22_fu_1947_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln40_reg_2814_pp0_iter1_reg <= add_ln40_reg_2814;
        add_ln40_reg_2814_pp0_iter2_reg <= add_ln40_reg_2814_pp0_iter1_reg;
        add_ln40_reg_2814_pp0_iter3_reg <= add_ln40_reg_2814_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i_i29_cast_reg_2227 <= conv_i_i29_cast_fu_730_p1;
        empty_reg_2407 <= empty_fu_878_p1;
        icmp_ln34_reg_2412 <= icmp_ln34_fu_882_p2;
        icmp_ln34_reg_2412_pp0_iter1_reg <= icmp_ln34_reg_2412;
        icmp_ln34_reg_2412_pp0_iter2_reg <= icmp_ln34_reg_2412_pp0_iter1_reg;
        icmp_ln34_reg_2412_pp0_iter3_reg <= icmp_ln34_reg_2412_pp0_iter2_reg;
        j_1_reg_2397 <= ap_sig_allocacmp_j_1;
        sext_ln34_cast_reg_2232 <= sext_ln34_cast_fu_734_p1;
        sext_ln38_10_cast_reg_2337 <= sext_ln38_10_cast_fu_818_p1;
        sext_ln38_11_cast_reg_2332 <= sext_ln38_11_cast_fu_814_p1;
        sext_ln38_12_cast_reg_2327 <= sext_ln38_12_cast_fu_810_p1;
        sext_ln38_13_cast_reg_2322 <= sext_ln38_13_cast_fu_806_p1;
        sext_ln38_14_cast_reg_2317 <= sext_ln38_14_cast_fu_802_p1;
        sext_ln38_15_cast_reg_2312 <= sext_ln38_15_cast_fu_798_p1;
        sext_ln38_16_cast_reg_2307 <= sext_ln38_16_cast_fu_794_p1;
        sext_ln38_17_cast_reg_2302 <= sext_ln38_17_cast_fu_790_p1;
        sext_ln38_18_cast_reg_2297 <= sext_ln38_18_cast_fu_786_p1;
        sext_ln38_19_cast_reg_2292 <= sext_ln38_19_cast_fu_782_p1;
        sext_ln38_1_cast_reg_2382 <= sext_ln38_1_cast_fu_854_p1;
        sext_ln38_20_cast_reg_2287 <= sext_ln38_20_cast_fu_778_p1;
        sext_ln38_21_cast_reg_2282 <= sext_ln38_21_cast_fu_774_p1;
        sext_ln38_22_cast_reg_2277 <= sext_ln38_22_cast_fu_770_p1;
        sext_ln38_23_cast_reg_2272 <= sext_ln38_23_cast_fu_766_p1;
        sext_ln38_24_cast_reg_2267 <= sext_ln38_24_cast_fu_762_p1;
        sext_ln38_25_cast_reg_2262 <= sext_ln38_25_cast_fu_758_p1;
        sext_ln38_26_cast_reg_2257 <= sext_ln38_26_cast_fu_754_p1;
        sext_ln38_27_cast_reg_2252 <= sext_ln38_27_cast_fu_750_p1;
        sext_ln38_28_cast_reg_2247 <= sext_ln38_28_cast_fu_746_p1;
        sext_ln38_29_cast_reg_2242 <= sext_ln38_29_cast_fu_742_p1;
        sext_ln38_2_cast_reg_2377 <= sext_ln38_2_cast_fu_850_p1;
        sext_ln38_30_cast_reg_2237 <= sext_ln38_30_cast_fu_738_p1;
        sext_ln38_3_cast_reg_2372 <= sext_ln38_3_cast_fu_846_p1;
        sext_ln38_4_cast_reg_2367 <= sext_ln38_4_cast_fu_842_p1;
        sext_ln38_5_cast_reg_2362 <= sext_ln38_5_cast_fu_838_p1;
        sext_ln38_6_cast_reg_2357 <= sext_ln38_6_cast_fu_834_p1;
        sext_ln38_7_cast_reg_2352 <= sext_ln38_7_cast_fu_830_p1;
        sext_ln38_8_cast_reg_2347 <= sext_ln38_8_cast_fu_826_p1;
        sext_ln38_9_cast_reg_2342 <= sext_ln38_9_cast_fu_822_p1;
        sext_ln38_cast_reg_2387 <= sext_ln38_cast_fu_858_p1;
        tmp_28_reg_2834 <= {{add_ln38_24_fu_2014_p2[47:16]}};
        zext_ln33_cast_reg_2392[4 : 0] <= zext_ln33_cast_fu_866_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage2)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_714 <= data_q1;
        reg_718 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | 
    ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_722 <= grp_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_726 <= grp_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sdiv_ln39_reg_2879 <= grp_fu_2198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_10_reg_2594 <= {{add_ln38_6_fu_1272_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_12_reg_2634 <= {{add_ln38_8_fu_1359_p2[47:16]}};
        zext_ln38_reg_2609[5 : 0] <= zext_ln38_fu_1298_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_14_reg_2659 <= {{add_ln38_10_fu_1436_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_16_reg_2684 <= {{add_ln38_12_fu_1513_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_18_reg_2709 <= {{add_ln38_14_fu_1590_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_20_reg_2734 <= {{add_ln38_16_fu_1667_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_24_reg_2789 <= {{add_ln38_20_fu_1833_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_30_reg_2849 <= {{add_ln38_26_fu_2071_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_32_reg_2864 <= {{add_ln38_28_fu_2128_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_34_reg_2869 <= {{add_ln38_30_fu_2175_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_3_reg_2494 <= {{grp_fu_706_p2[47:16]}};
        zext_ln38_1_reg_2470[5 : 0] <= zext_ln38_1_fu_962_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_4_reg_2519 <= {{add_ln38_fu_1033_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_6_reg_2544 <= {{add_ln38_2_fu_1110_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_8_reg_2569 <= {{add_ln38_4_fu_1187_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        trunc_ln39_reg_2884 <= trunc_ln39_fu_2207_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2412 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln38_2_reg_2431[5 : 0] <= zext_ln38_2_fu_908_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_882_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln38_3_reg_2416[5 : 0] <= zext_ln38_3_fu_893_p1[5 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_2412 == 1'd1) & (1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (icmp_ln34_reg_2412_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_condition_exit_pp0_iter3_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = zext_ln33_1_cast_fu_862_p1;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_200;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            cov_address0 = zext_ln40_1_fu_2211_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            cov_address0 = zext_ln36_fu_2203_p1;
        end else begin
            cov_address0 = 'bx;
        end
    end else begin
        cov_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        cov_ce0 = 1'b1;
    end else begin
        cov_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            cov_d0 = trunc_ln39_reg_2884;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            cov_d0 = trunc_ln39_fu_2207_p1;
        end else begin
            cov_d0 = 'bx;
        end
    end else begin
        cov_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        cov_we0 = 1'b1;
    end else begin
        cov_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address0 = zext_ln38_34_fu_1882_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address0 = zext_ln38_32_fu_1797_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address0 = zext_ln38_30_fu_1708_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address0 = zext_ln38_28_fu_1631_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address0 = zext_ln38_26_fu_1554_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address0 = zext_ln38_24_fu_1477_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address0 = zext_ln38_22_fu_1400_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address0 = zext_ln38_20_fu_1323_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address0 = zext_ln38_18_fu_1236_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address0 = zext_ln38_16_fu_1151_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address0 = zext_ln38_14_fu_1074_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address0 = zext_ln38_12_fu_1021_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address0 = zext_ln38_10_fu_981_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address0 = zext_ln38_8_fu_947_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address0 = zext_ln38_6_fu_927_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address0 = zext_ln38_4_fu_903_p1;
        end else begin
            data_address0 = 'bx;
        end
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address1 = zext_ln38_33_fu_1868_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address1 = zext_ln38_31_fu_1783_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address1 = zext_ln38_29_fu_1698_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address1 = zext_ln38_27_fu_1621_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address1 = zext_ln38_25_fu_1544_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address1 = zext_ln38_23_fu_1467_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address1 = zext_ln38_21_fu_1390_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address1 = zext_ln38_19_fu_1312_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address1 = zext_ln38_17_fu_1222_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address1 = zext_ln38_15_fu_1141_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address1 = zext_ln38_13_fu_1064_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address1 = zext_ln38_11_fu_1011_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address1 = zext_ln38_9_fu_970_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address1 = zext_ln38_7_fu_937_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address1 = zext_ln38_5_fu_916_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address1 = j_3_cast_fu_888_p1;
        end else begin
            data_address1 = 'bx;
        end
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_706_p0 = sext_ln38_61_fu_2087_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_706_p0 = sext_ln38_59_fu_2030_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_706_p0 = sext_ln38_57_fu_1963_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_706_p0 = sext_ln38_55_fu_1849_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_706_p0 = sext_ln38_53_fu_1764_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_706_p0 = sext_ln38_51_fu_1683_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_706_p0 = sext_ln38_49_fu_1606_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_706_p0 = sext_ln38_47_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_706_p0 = sext_ln38_45_fu_1452_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_706_p0 = sext_ln38_43_fu_1375_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_706_p0 = sext_ln38_41_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_706_p0 = sext_ln38_39_fu_1203_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_706_p0 = sext_ln38_37_fu_1126_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_706_p0 = sext_ln38_35_fu_1049_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_706_p0 = sext_ln38_33_fu_996_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_706_p0 = sext_ln38_31_fu_952_p1;
    end else begin
        grp_fu_706_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_706_p1 = sext_ln38_30_cast_reg_2237;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_706_p1 = sext_ln38_28_cast_reg_2247;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_706_p1 = sext_ln38_26_cast_reg_2257;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_706_p1 = sext_ln38_24_cast_reg_2267;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_706_p1 = sext_ln38_22_cast_reg_2277;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_706_p1 = sext_ln38_20_cast_reg_2287;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_706_p1 = sext_ln38_18_cast_reg_2297;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_706_p1 = sext_ln38_16_cast_reg_2307;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_706_p1 = sext_ln38_14_cast_reg_2317;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_706_p1 = sext_ln38_12_cast_reg_2327;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_706_p1 = sext_ln38_10_cast_reg_2337;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_706_p1 = sext_ln38_8_cast_reg_2347;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_706_p1 = sext_ln38_6_cast_reg_2357;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_706_p1 = sext_ln38_4_cast_reg_2367;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_706_p1 = sext_ln38_2_cast_reg_2377;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_706_p1 = sext_ln38_cast_reg_2387;
    end else begin
        grp_fu_706_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_710_p0 = sext_ln38_62_fu_2092_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_710_p0 = sext_ln38_60_fu_2035_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_710_p0 = sext_ln38_58_fu_1968_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_710_p0 = sext_ln38_56_fu_1854_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_710_p0 = sext_ln38_54_fu_1769_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_710_p0 = sext_ln38_52_fu_1688_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_710_p0 = sext_ln38_50_fu_1611_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_710_p0 = sext_ln38_48_fu_1534_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_710_p0 = sext_ln38_46_fu_1457_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_710_p0 = sext_ln38_44_fu_1380_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_710_p0 = sext_ln38_42_fu_1293_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_710_p0 = sext_ln38_40_fu_1208_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_710_p0 = sext_ln38_38_fu_1131_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_710_p0 = sext_ln38_36_fu_1054_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_710_p0 = sext_ln38_34_fu_1001_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_710_p0 = sext_ln38_32_fu_957_p1;
    end else begin
        grp_fu_710_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_710_p1 = sext_ln34_cast_reg_2232;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_710_p1 = sext_ln38_29_cast_reg_2242;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_710_p1 = sext_ln38_27_cast_reg_2252;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_710_p1 = sext_ln38_25_cast_reg_2262;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_710_p1 = sext_ln38_23_cast_reg_2272;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_710_p1 = sext_ln38_21_cast_reg_2282;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_710_p1 = sext_ln38_19_cast_reg_2292;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_710_p1 = sext_ln38_17_cast_reg_2302;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_710_p1 = sext_ln38_15_cast_reg_2312;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_710_p1 = sext_ln38_13_cast_reg_2322;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_710_p1 = sext_ln38_11_cast_reg_2332;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_710_p1 = sext_ln38_9_cast_reg_2342;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_710_p1 = sext_ln38_7_cast_reg_2352;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_710_p1 = sext_ln38_5_cast_reg_2362;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_710_p1 = sext_ln38_3_cast_reg_2372;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_710_p1 = sext_ln38_1_cast_reg_2382;
    end else begin
        grp_fu_710_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter3_stage9) & (ap_idle_pp0_0to2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_1973_p2 = (j_1_reg_2397 + 6'd1);

assign add_ln36_fu_1713_p2 = (sub_ln36 + zext_ln38_reg_2609);

assign add_ln38_10_fu_1436_p2 = (shl_ln38_s_fu_1428_p3 + reg_722);

assign add_ln38_11_fu_1489_p2 = (shl_ln38_10_fu_1482_p3 + reg_726);

assign add_ln38_12_fu_1513_p2 = (shl_ln38_11_fu_1505_p3 + reg_722);

assign add_ln38_13_fu_1566_p2 = (shl_ln38_12_fu_1559_p3 + reg_726);

assign add_ln38_14_fu_1590_p2 = (shl_ln38_13_fu_1582_p3 + reg_722);

assign add_ln38_15_fu_1643_p2 = (shl_ln38_14_fu_1636_p3 + reg_726);

assign add_ln38_16_fu_1667_p2 = (shl_ln38_15_fu_1659_p3 + reg_722);

assign add_ln38_17_fu_1724_p2 = (shl_ln38_16_fu_1717_p3 + reg_726);

assign add_ln38_18_fu_1748_p2 = (shl_ln38_17_fu_1740_p3 + reg_722);

assign add_ln38_19_fu_1809_p2 = (shl_ln38_18_fu_1802_p3 + reg_726);

assign add_ln38_1_fu_1086_p2 = (shl_ln38_1_fu_1079_p3 + reg_726);

assign add_ln38_20_fu_1833_p2 = (shl_ln38_19_fu_1825_p3 + reg_722);

assign add_ln38_21_fu_1923_p2 = (shl_ln38_20_fu_1916_p3 + reg_726);

assign add_ln38_22_fu_1947_p2 = (shl_ln38_21_fu_1939_p3 + reg_722);

assign add_ln38_23_fu_1990_p2 = (shl_ln38_22_fu_1983_p3 + reg_726);

assign add_ln38_24_fu_2014_p2 = (shl_ln38_23_fu_2006_p3 + reg_722);

assign add_ln38_25_fu_2047_p2 = (shl_ln38_24_fu_2040_p3 + reg_726);

assign add_ln38_26_fu_2071_p2 = (shl_ln38_25_fu_2063_p3 + reg_722);

assign add_ln38_27_fu_2104_p2 = (shl_ln38_26_fu_2097_p3 + reg_726);

assign add_ln38_28_fu_2128_p2 = (shl_ln38_27_fu_2120_p3 + reg_722);

assign add_ln38_29_fu_2151_p2 = (shl_ln38_28_fu_2144_p3 + reg_726);

assign add_ln38_2_fu_1110_p2 = (shl_ln38_2_fu_1102_p3 + reg_722);

assign add_ln38_30_fu_2175_p2 = (shl_ln38_29_fu_2167_p3 + reg_722);

assign add_ln38_31_fu_897_p2 = (zext_ln38_3_fu_893_p1 + 7'd28);

assign add_ln38_32_fu_911_p2 = (zext_ln38_3_reg_2416 + 7'd56);

assign add_ln38_33_fu_921_p2 = (zext_ln38_2_fu_908_p1 + 8'd84);

assign add_ln38_34_fu_932_p2 = (zext_ln38_2_reg_2431 + 8'd112);

assign add_ln38_35_fu_942_p2 = ($signed(zext_ln38_2_reg_2431) + $signed(8'd140));

assign add_ln38_36_fu_965_p2 = ($signed(zext_ln38_2_reg_2431) + $signed(8'd168));

assign add_ln38_37_fu_975_p2 = (zext_ln38_1_fu_962_p1 + 9'd196);

assign add_ln38_38_fu_1006_p2 = (zext_ln38_1_reg_2470 + 9'd224);

assign add_ln38_39_fu_1016_p2 = (zext_ln38_1_reg_2470 + 9'd252);

assign add_ln38_3_fu_1163_p2 = (shl_ln38_3_fu_1156_p3 + reg_726);

assign add_ln38_40_fu_1059_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd280));

assign add_ln38_41_fu_1069_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd308));

assign add_ln38_42_fu_1136_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd336));

assign add_ln38_43_fu_1146_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd364));

assign add_ln38_44_fu_1213_p2 = ($signed(zext_ln38_2_reg_2431) + $signed(8'd136));

assign add_ln38_45_fu_1227_p2 = ($signed(zext_ln38_2_reg_2431) + $signed(8'd164));

assign add_ln38_46_fu_1317_p2 = (zext_ln38_fu_1298_p1 + 10'd476);

assign add_ln38_47_fu_1385_p2 = (zext_ln38_reg_2609 + 10'd504);

assign add_ln38_48_fu_1395_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd532));

assign add_ln38_49_fu_1462_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd560));

assign add_ln38_4_fu_1187_p2 = (shl_ln38_4_fu_1179_p3 + reg_722);

assign add_ln38_50_fu_1472_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd588));

assign add_ln38_51_fu_1539_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd616));

assign add_ln38_52_fu_1549_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd644));

assign add_ln38_53_fu_1616_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd672));

assign add_ln38_54_fu_1626_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd700));

assign add_ln38_55_fu_1693_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd728));

assign add_ln38_56_fu_1703_p2 = ($signed(zext_ln38_reg_2609) + $signed(10'd756));

assign add_ln38_57_fu_1774_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd272));

assign add_ln38_58_fu_1788_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd300));

assign add_ln38_59_fu_1859_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd328));

assign add_ln38_5_fu_1248_p2 = (shl_ln38_5_fu_1241_p3 + reg_726);

assign add_ln38_60_fu_1873_p2 = ($signed(zext_ln38_1_reg_2470) + $signed(9'd356));

assign add_ln38_6_fu_1272_p2 = (shl_ln38_6_fu_1264_p3 + reg_722);

assign add_ln38_7_fu_1335_p2 = (shl_ln38_7_fu_1328_p3 + reg_726);

assign add_ln38_8_fu_1359_p2 = (shl_ln38_8_fu_1351_p3 + reg_722);

assign add_ln38_9_fu_1412_p2 = (shl_ln38_9_fu_1405_p3 + reg_726);

assign add_ln38_fu_1033_p2 = (shl_ln1_fu_1026_p3 + reg_722);

assign add_ln40_fu_1911_p2 = (sub_ln40_fu_1905_p2 + zext_ln33_cast_reg_2392);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign conv_i_i29_cast_fu_730_p1 = $signed(conv_i_i29);

assign empty_fu_878_p1 = ap_sig_allocacmp_j_1[4:0];

assign grp_fu_2198_p0 = {{tmp_34_reg_2869}, {16'd0}};

assign grp_fu_2198_p1 = conv_i_i29_cast_reg_2227;

assign icmp_ln34_fu_882_p2 = ((ap_sig_allocacmp_j_1 == 6'd28) ? 1'b1 : 1'b0);

assign j_3_cast_fu_888_p1 = ap_sig_allocacmp_j_1;

assign sext_ln34_cast_fu_734_p1 = $signed(sext_ln34);

assign sext_ln38_10_cast_fu_818_p1 = $signed(sext_ln38_10);

assign sext_ln38_11_cast_fu_814_p1 = $signed(sext_ln38_11);

assign sext_ln38_12_cast_fu_810_p1 = $signed(sext_ln38_12);

assign sext_ln38_13_cast_fu_806_p1 = $signed(sext_ln38_13);

assign sext_ln38_14_cast_fu_802_p1 = $signed(sext_ln38_14);

assign sext_ln38_15_cast_fu_798_p1 = $signed(sext_ln38_15);

assign sext_ln38_16_cast_fu_794_p1 = $signed(sext_ln38_16);

assign sext_ln38_17_cast_fu_790_p1 = $signed(sext_ln38_17);

assign sext_ln38_18_cast_fu_786_p1 = $signed(sext_ln38_18);

assign sext_ln38_19_cast_fu_782_p1 = $signed(sext_ln38_19);

assign sext_ln38_1_cast_fu_854_p1 = $signed(sext_ln38_1);

assign sext_ln38_20_cast_fu_778_p1 = $signed(sext_ln38_20);

assign sext_ln38_21_cast_fu_774_p1 = $signed(sext_ln38_21);

assign sext_ln38_22_cast_fu_770_p1 = $signed(sext_ln38_22);

assign sext_ln38_23_cast_fu_766_p1 = $signed(sext_ln38_23);

assign sext_ln38_24_cast_fu_762_p1 = $signed(sext_ln38_24);

assign sext_ln38_25_cast_fu_758_p1 = $signed(sext_ln38_25);

assign sext_ln38_26_cast_fu_754_p1 = $signed(sext_ln38_26);

assign sext_ln38_27_cast_fu_750_p1 = $signed(sext_ln38_27);

assign sext_ln38_28_cast_fu_746_p1 = $signed(sext_ln38_28);

assign sext_ln38_29_cast_fu_742_p1 = $signed(sext_ln38_29);

assign sext_ln38_2_cast_fu_850_p1 = $signed(sext_ln38_2);

assign sext_ln38_30_cast_fu_738_p1 = $signed(sext_ln38_30);

assign sext_ln38_31_fu_952_p1 = $signed(reg_714);

assign sext_ln38_32_fu_957_p1 = $signed(reg_718);

assign sext_ln38_33_fu_996_p1 = $signed(reg_714);

assign sext_ln38_34_fu_1001_p1 = $signed(reg_718);

assign sext_ln38_35_fu_1049_p1 = $signed(reg_714);

assign sext_ln38_36_fu_1054_p1 = $signed(reg_718);

assign sext_ln38_37_fu_1126_p1 = $signed(reg_714);

assign sext_ln38_38_fu_1131_p1 = $signed(reg_718);

assign sext_ln38_39_fu_1203_p1 = $signed(reg_714);

assign sext_ln38_3_cast_fu_846_p1 = $signed(sext_ln38_3);

assign sext_ln38_40_fu_1208_p1 = $signed(reg_718);

assign sext_ln38_41_fu_1288_p1 = $signed(reg_714);

assign sext_ln38_42_fu_1293_p1 = $signed(reg_718);

assign sext_ln38_43_fu_1375_p1 = $signed(reg_714);

assign sext_ln38_44_fu_1380_p1 = $signed(reg_718);

assign sext_ln38_45_fu_1452_p1 = $signed(reg_714);

assign sext_ln38_46_fu_1457_p1 = $signed(reg_718);

assign sext_ln38_47_fu_1529_p1 = $signed(reg_714);

assign sext_ln38_48_fu_1534_p1 = $signed(reg_718);

assign sext_ln38_49_fu_1606_p1 = $signed(reg_714);

assign sext_ln38_4_cast_fu_842_p1 = $signed(sext_ln38_4);

assign sext_ln38_50_fu_1611_p1 = $signed(reg_718);

assign sext_ln38_51_fu_1683_p1 = $signed(reg_714);

assign sext_ln38_52_fu_1688_p1 = $signed(reg_718);

assign sext_ln38_53_fu_1764_p1 = $signed(reg_714);

assign sext_ln38_54_fu_1769_p1 = $signed(reg_718);

assign sext_ln38_55_fu_1849_p1 = $signed(reg_714);

assign sext_ln38_56_fu_1854_p1 = $signed(reg_718);

assign sext_ln38_57_fu_1963_p1 = $signed(reg_714);

assign sext_ln38_58_fu_1968_p1 = $signed(reg_718);

assign sext_ln38_59_fu_2030_p1 = $signed(reg_714);

assign sext_ln38_5_cast_fu_838_p1 = $signed(sext_ln38_5);

assign sext_ln38_60_fu_2035_p1 = $signed(reg_718);

assign sext_ln38_61_fu_2087_p1 = $signed(reg_714);

assign sext_ln38_62_fu_2092_p1 = $signed(reg_718);

assign sext_ln38_63_fu_1218_p1 = $signed(add_ln38_44_fu_1213_p2);

assign sext_ln38_64_fu_1232_p1 = $signed(add_ln38_45_fu_1227_p2);

assign sext_ln38_65_fu_1308_p1 = $signed(tmp_s_fu_1301_p3);

assign sext_ln38_66_fu_1779_p1 = $signed(add_ln38_57_fu_1774_p2);

assign sext_ln38_67_fu_1793_p1 = $signed(add_ln38_58_fu_1788_p2);

assign sext_ln38_68_fu_1864_p1 = $signed(add_ln38_59_fu_1859_p2);

assign sext_ln38_69_fu_1878_p1 = $signed(add_ln38_60_fu_1873_p2);

assign sext_ln38_6_cast_fu_834_p1 = $signed(sext_ln38_6);

assign sext_ln38_7_cast_fu_830_p1 = $signed(sext_ln38_7);

assign sext_ln38_8_cast_fu_826_p1 = $signed(sext_ln38_8);

assign sext_ln38_9_cast_fu_822_p1 = $signed(sext_ln38_9);

assign sext_ln38_cast_fu_858_p1 = $signed(sext_ln38);

assign shl_ln1_fu_1026_p3 = {{tmp_3_reg_2494}, {16'd0}};

assign shl_ln38_10_fu_1482_p3 = {{tmp_14_reg_2659}, {16'd0}};

assign shl_ln38_11_fu_1505_p3 = {{tmp_15_fu_1495_p4}, {16'd0}};

assign shl_ln38_12_fu_1559_p3 = {{tmp_16_reg_2684}, {16'd0}};

assign shl_ln38_13_fu_1582_p3 = {{tmp_17_fu_1572_p4}, {16'd0}};

assign shl_ln38_14_fu_1636_p3 = {{tmp_18_reg_2709}, {16'd0}};

assign shl_ln38_15_fu_1659_p3 = {{tmp_19_fu_1649_p4}, {16'd0}};

assign shl_ln38_16_fu_1717_p3 = {{tmp_20_reg_2734}, {16'd0}};

assign shl_ln38_17_fu_1740_p3 = {{tmp_21_fu_1730_p4}, {16'd0}};

assign shl_ln38_18_fu_1802_p3 = {{tmp_22_reg_2764}, {16'd0}};

assign shl_ln38_19_fu_1825_p3 = {{tmp_23_fu_1815_p4}, {16'd0}};

assign shl_ln38_1_fu_1079_p3 = {{tmp_4_reg_2519}, {16'd0}};

assign shl_ln38_20_fu_1916_p3 = {{tmp_24_reg_2789}, {16'd0}};

assign shl_ln38_21_fu_1939_p3 = {{tmp_25_fu_1929_p4}, {16'd0}};

assign shl_ln38_22_fu_1983_p3 = {{tmp_26_reg_2819}, {16'd0}};

assign shl_ln38_23_fu_2006_p3 = {{tmp_27_fu_1996_p4}, {16'd0}};

assign shl_ln38_24_fu_2040_p3 = {{tmp_28_reg_2834}, {16'd0}};

assign shl_ln38_25_fu_2063_p3 = {{tmp_29_fu_2053_p4}, {16'd0}};

assign shl_ln38_26_fu_2097_p3 = {{tmp_30_reg_2849}, {16'd0}};

assign shl_ln38_27_fu_2120_p3 = {{tmp_31_fu_2110_p4}, {16'd0}};

assign shl_ln38_28_fu_2144_p3 = {{tmp_32_reg_2864}, {16'd0}};

assign shl_ln38_29_fu_2167_p3 = {{tmp_33_fu_2157_p4}, {16'd0}};

assign shl_ln38_2_fu_1102_p3 = {{tmp_5_fu_1092_p4}, {16'd0}};

assign shl_ln38_3_fu_1156_p3 = {{tmp_6_reg_2544}, {16'd0}};

assign shl_ln38_4_fu_1179_p3 = {{tmp_7_fu_1169_p4}, {16'd0}};

assign shl_ln38_5_fu_1241_p3 = {{tmp_8_reg_2569}, {16'd0}};

assign shl_ln38_6_fu_1264_p3 = {{tmp_9_fu_1254_p4}, {16'd0}};

assign shl_ln38_7_fu_1328_p3 = {{tmp_10_reg_2594}, {16'd0}};

assign shl_ln38_8_fu_1351_p3 = {{tmp_11_fu_1341_p4}, {16'd0}};

assign shl_ln38_9_fu_1405_p3 = {{tmp_12_reg_2634}, {16'd0}};

assign shl_ln38_s_fu_1428_p3 = {{tmp_13_fu_1418_p4}, {16'd0}};

assign sub_ln40_fu_1905_p2 = (tmp_1_fu_1887_p3 - zext_ln40_fu_1901_p1);

assign tmp_11_fu_1341_p4 = {{add_ln38_7_fu_1335_p2[47:16]}};

assign tmp_13_fu_1418_p4 = {{add_ln38_9_fu_1412_p2[47:16]}};

assign tmp_15_fu_1495_p4 = {{add_ln38_11_fu_1489_p2[47:16]}};

assign tmp_17_fu_1572_p4 = {{add_ln38_13_fu_1566_p2[47:16]}};

assign tmp_19_fu_1649_p4 = {{add_ln38_15_fu_1643_p2[47:16]}};

assign tmp_1_fu_1887_p3 = {{empty_reg_2407}, {5'd0}};

assign tmp_21_fu_1730_p4 = {{add_ln38_17_fu_1724_p2[47:16]}};

assign tmp_23_fu_1815_p4 = {{add_ln38_19_fu_1809_p2[47:16]}};

assign tmp_25_fu_1929_p4 = {{add_ln38_21_fu_1923_p2[47:16]}};

assign tmp_27_fu_1996_p4 = {{add_ln38_23_fu_1990_p2[47:16]}};

assign tmp_29_fu_2053_p4 = {{add_ln38_25_fu_2047_p2[47:16]}};

assign tmp_2_fu_1894_p3 = {{j_1_reg_2397}, {2'd0}};

assign tmp_31_fu_2110_p4 = {{add_ln38_27_fu_2104_p2[47:16]}};

assign tmp_33_fu_2157_p4 = {{add_ln38_29_fu_2151_p2[47:16]}};

assign tmp_5_fu_1092_p4 = {{add_ln38_1_fu_1086_p2[47:16]}};

assign tmp_7_fu_1169_p4 = {{add_ln38_3_fu_1163_p2[47:16]}};

assign tmp_9_fu_1254_p4 = {{add_ln38_5_fu_1248_p2[47:16]}};

assign tmp_s_fu_1301_p3 = {{1'd1}, {j_1_reg_2397}};

assign trunc_ln39_fu_2207_p1 = sdiv_ln39_reg_2879[31:0];

assign zext_ln33_1_cast_fu_862_p1 = zext_ln33_1;

assign zext_ln33_cast_fu_866_p1 = zext_ln33;

assign zext_ln36_fu_2203_p1 = add_ln36_reg_2759_pp0_iter3_reg;

assign zext_ln38_10_fu_981_p1 = add_ln38_37_fu_975_p2;

assign zext_ln38_11_fu_1011_p1 = add_ln38_38_fu_1006_p2;

assign zext_ln38_12_fu_1021_p1 = add_ln38_39_fu_1016_p2;

assign zext_ln38_13_fu_1064_p1 = add_ln38_40_fu_1059_p2;

assign zext_ln38_14_fu_1074_p1 = add_ln38_41_fu_1069_p2;

assign zext_ln38_15_fu_1141_p1 = add_ln38_42_fu_1136_p2;

assign zext_ln38_16_fu_1151_p1 = add_ln38_43_fu_1146_p2;

assign zext_ln38_17_fu_1222_p1 = $unsigned(sext_ln38_63_fu_1218_p1);

assign zext_ln38_18_fu_1236_p1 = $unsigned(sext_ln38_64_fu_1232_p1);

assign zext_ln38_19_fu_1312_p1 = $unsigned(sext_ln38_65_fu_1308_p1);

assign zext_ln38_1_fu_962_p1 = j_1_reg_2397;

assign zext_ln38_20_fu_1323_p1 = add_ln38_46_fu_1317_p2;

assign zext_ln38_21_fu_1390_p1 = add_ln38_47_fu_1385_p2;

assign zext_ln38_22_fu_1400_p1 = add_ln38_48_fu_1395_p2;

assign zext_ln38_23_fu_1467_p1 = add_ln38_49_fu_1462_p2;

assign zext_ln38_24_fu_1477_p1 = add_ln38_50_fu_1472_p2;

assign zext_ln38_25_fu_1544_p1 = add_ln38_51_fu_1539_p2;

assign zext_ln38_26_fu_1554_p1 = add_ln38_52_fu_1549_p2;

assign zext_ln38_27_fu_1621_p1 = add_ln38_53_fu_1616_p2;

assign zext_ln38_28_fu_1631_p1 = add_ln38_54_fu_1626_p2;

assign zext_ln38_29_fu_1698_p1 = add_ln38_55_fu_1693_p2;

assign zext_ln38_2_fu_908_p1 = j_1_reg_2397;

assign zext_ln38_30_fu_1708_p1 = add_ln38_56_fu_1703_p2;

assign zext_ln38_31_fu_1783_p1 = $unsigned(sext_ln38_66_fu_1779_p1);

assign zext_ln38_32_fu_1797_p1 = $unsigned(sext_ln38_67_fu_1793_p1);

assign zext_ln38_33_fu_1868_p1 = $unsigned(sext_ln38_68_fu_1864_p1);

assign zext_ln38_34_fu_1882_p1 = $unsigned(sext_ln38_69_fu_1878_p1);

assign zext_ln38_3_fu_893_p1 = ap_sig_allocacmp_j_1;

assign zext_ln38_4_fu_903_p1 = add_ln38_31_fu_897_p2;

assign zext_ln38_5_fu_916_p1 = add_ln38_32_fu_911_p2;

assign zext_ln38_6_fu_927_p1 = add_ln38_33_fu_921_p2;

assign zext_ln38_7_fu_937_p1 = add_ln38_34_fu_932_p2;

assign zext_ln38_8_fu_947_p1 = add_ln38_35_fu_942_p2;

assign zext_ln38_9_fu_970_p1 = add_ln38_36_fu_965_p2;

assign zext_ln38_fu_1298_p1 = j_1_reg_2397;

assign zext_ln40_1_fu_2211_p1 = add_ln40_reg_2814_pp0_iter3_reg;

assign zext_ln40_fu_1901_p1 = tmp_2_fu_1894_p3;

always @ (posedge ap_clk) begin
    zext_ln33_cast_reg_2392[9:5] <= 5'b00000;
    zext_ln38_3_reg_2416[6] <= 1'b0;
    zext_ln38_2_reg_2431[7:6] <= 2'b00;
    zext_ln38_1_reg_2470[8:6] <= 3'b000;
    zext_ln38_reg_2609[9:6] <= 4'b0000;
end

endmodule //kernel_covariance_kernel_covariance_Pipeline_VITIS_LOOP_34_6
