Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 11:19:14 2020
| Host         : DESKTOP-SAE033K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.398        0.000                      0                  741        0.097        0.000                      0                  741        4.500        0.000                       0                   275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.398        0.000                      0                  741        0.097        0.000                      0                  741        4.500        0.000                       0                   275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 3.030ns (32.031%)  route 6.429ns (67.969%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.394    14.682    gameMachine/memory/D[0]
    SLICE_X61Y46         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.518    14.923    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)       -0.067    15.080    gameMachine/memory/M_temp_reg1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg9_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 3.030ns (32.045%)  route 6.425ns (67.955%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.390    14.678    gameMachine/memory/D[0]
    SLICE_X59Y45         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.518    14.923    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.067    15.080    gameMachine/memory/M_temp_reg9_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_position_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 3.030ns (32.014%)  route 6.435ns (67.986%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.399    14.687    gameMachine/memory/D[0]
    SLICE_X61Y48         FDRE                                         r  gameMachine/memory/M_player_position_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.519    14.924    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  gameMachine/memory/M_player_position_q_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.047    15.101    gameMachine/memory/M_player_position_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_lives_left_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 3.030ns (32.032%)  route 6.429ns (67.968%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.394    14.682    gameMachine/memory/D[0]
    SLICE_X58Y48         FDSE                                         r  gameMachine/memory/M_lives_left_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.519    14.924    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  gameMachine/memory/M_lives_left_q_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y48         FDSE (Setup_fdse_C_D)       -0.047    15.101    gameMachine/memory/M_lives_left_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_won_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 3.030ns (32.014%)  route 6.435ns (67.986%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.399    14.687    gameMachine/memory/D[0]
    SLICE_X61Y47         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.519    14.924    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)       -0.040    15.108    gameMachine/memory/M_player_won_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_slow_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 3.030ns (32.028%)  route 6.430ns (67.972%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.395    14.683    gameMachine/memory/D[0]
    SLICE_X63Y47         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.520    14.925    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[0]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)       -0.047    15.116    gameMachine/memory/M_slow_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_fast_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 3.030ns (32.083%)  route 6.414ns (67.917%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.850    11.777    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.901 r  gameMachine/game_controlunit/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.901    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.433 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.590 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.940    13.530    gameMachine/game_controlunit/CO[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.329    13.859 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.305    14.164    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.379    14.667    gameMachine/memory/D[0]
    SLICE_X60Y46         FDRE                                         r  gameMachine/memory/M_fast_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.518    14.923    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  gameMachine/memory/M_fast_counter_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X60Y46         FDRE (Setup_fdre_C_D)       -0.028    15.119    gameMachine/memory/M_fast_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_difficulty_level_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 3.187ns (34.869%)  route 5.953ns (65.131%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.449    11.376    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    11.500 r  gameMachine/game_controlunit/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    11.500    gameMachine/game_alu/arithmeticUnit/S[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.050    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.164 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.164    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__2/O[0]
                         net (fo=1, routed)           0.650    13.149    gameMachine/game_controlunit/p_0_in[12]
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.299    13.448 r  gameMachine/game_controlunit/M_player_position_q[12]_i_1/O
                         net (fo=8, routed)           0.914    14.362    gameMachine/memory/D[12]
    SLICE_X58Y42         FDRE                                         r  gameMachine/memory/M_difficulty_level_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.517    14.922    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  gameMachine/memory/M_difficulty_level_q_reg[12]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)       -0.067    15.079    gameMachine/memory/M_difficulty_level_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_position_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 3.201ns (36.261%)  route 5.627ns (63.739%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.449    11.376    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    11.500 r  gameMachine/game_controlunit/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    11.500    gameMachine/game_alu/arithmeticUnit/S[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.050    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.164 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.164    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.517 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__2/O[2]
                         net (fo=1, routed)           0.421    12.938    gameMachine/game_controlunit/p_0_in[14]
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.296    13.234 r  gameMachine/game_controlunit/M_player_position_q[14]_i_1/O
                         net (fo=8, routed)           0.816    14.050    gameMachine/memory/D[14]
    SLICE_X56Y45         FDRE                                         r  gameMachine/memory/M_player_position_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.453    14.858    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  gameMachine/memory/M_player_position_q_reg[14]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y45         FDRE (Setup_fdre_C_D)       -0.233    14.849    gameMachine/memory/M_player_position_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg9_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 3.285ns (36.342%)  route 5.754ns (63.658%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.638     5.222    gameMachine/game_controlunit/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     5.641 f  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=6, routed)           1.032     6.674    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X63Y43         LUT4 (Prop_lut4_I2_O)        0.327     7.001 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21/O
                         net (fo=1, routed)           0.574     7.575    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_21_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.901 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.413     8.315    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10/O
                         net (fo=25, routed)          0.647     9.086    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.118     9.204 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.864    10.068    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_7_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.326    10.394 f  gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.409    10.803    gameMachine/game_controlunit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.927 r  gameMachine/game_controlunit/i__carry_i_16/O
                         net (fo=5, routed)           0.449    11.376    gameMachine/game_controlunit/i__carry_i_16_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    11.500 r  gameMachine/game_controlunit/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    11.500    gameMachine/game_alu/arithmeticUnit/S[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.050    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.164 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.164    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.591 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.426    13.017    gameMachine/game_controlunit/p_0_in[15]
    SLICE_X58Y45         LUT5 (Prop_lut5_I0_O)        0.306    13.323 r  gameMachine/game_controlunit/M_player_position_q[15]_i_2/O
                         net (fo=8, routed)           0.939    14.262    gameMachine/memory/D[15]
    SLICE_X58Y45         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.518    14.923    gameMachine/memory/clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[15]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)       -0.067    15.080    gameMachine/memory/M_temp_reg9_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_mid/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.830    btn_cond_mid/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  btn_cond_mid/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    btn_cond_mid/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  btn_cond_mid/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.040    btn_cond_mid/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    btn_cond_mid/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_down/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  btn_cond_down/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  btn_cond_down/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.801    btn_cond_down/M_ctr_q_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  btn_cond_down/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_down/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  btn_cond_down/M_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.016    btn_cond_down/M_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X65Y50         FDRE                                         r  btn_cond_down/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_down/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  btn_cond_down/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    btn_cond_down/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 btn_cond_up/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_up/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.595     1.539    btn_cond_up/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  btn_cond_up/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  btn_cond_up/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.800    btn_cond_up/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  btn_cond_up/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    btn_cond_up/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  btn_cond_up/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    btn_cond_up/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  btn_cond_up/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.863     2.052    btn_cond_up/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  btn_cond_up/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    btn_cond_up/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_mid/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.830    btn_cond_mid/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  btn_cond_mid/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    btn_cond_mid/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.053 r  btn_cond_mid/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.053    btn_cond_mid/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    btn_cond_mid/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_down/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  btn_cond_down/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  btn_cond_down/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.801    btn_cond_down/M_ctr_q_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  btn_cond_down/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_down/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  btn_cond_down/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.027    btn_cond_down/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X65Y50         FDRE                                         r  btn_cond_down/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_down/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  btn_cond_down/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    btn_cond_down/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 btn_cond_up/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_up/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.595     1.539    btn_cond_up/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  btn_cond_up/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  btn_cond_up/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.800    btn_cond_up/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  btn_cond_up/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    btn_cond_up/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  btn_cond_up/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    btn_cond_up/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  btn_cond_up/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.863     2.052    btn_cond_up/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  btn_cond_up/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    btn_cond_up/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_mid/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.830    btn_cond_mid/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  btn_cond_mid/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    btn_cond_mid/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.076 r  btn_cond_mid/M_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.076    btn_cond_mid/M_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    btn_cond_mid/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_mid/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.830    btn_cond_mid/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  btn_cond_mid/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    btn_cond_mid/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.078 r  btn_cond_mid/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.078    btn_cond_mid/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    btn_cond_mid/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_mid/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.830    btn_cond_mid/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  btn_cond_mid/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    btn_cond_mid/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  btn_cond_mid/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.027    btn_cond_mid/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  btn_cond_mid/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.080    btn_cond_mid/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X64Y51         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_mid/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    btn_cond_mid/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.596     1.540    btn_cond_down/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  btn_cond_down/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  btn_cond_down/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.801    btn_cond_down/M_ctr_q_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  btn_cond_down/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_down/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  btn_cond_down/M_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.052    btn_cond_down/M_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X65Y50         FDRE                                         r  btn_cond_down/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.864     2.054    btn_cond_down/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  btn_cond_down/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    btn_cond_down/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y47   btn_cond_down/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y50   btn_cond_down/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y50   btn_cond_down/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y50   btn_cond_down/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y50   btn_cond_down/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y51   btn_cond_down/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   btn_cond_down/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   btn_cond_down/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   btn_cond_down/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   btn_cond_down/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   btn_cond_down/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   btn_cond_down/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_mid/M_ctr_q_reg[3]/C



