###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue May 25 11:36:53 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T3[0] v |                  | 0.015 |       |   0.137 |   -0.172 | 
     | sb_1b/U73 |                    | AOI22D0BWP40     | 0.015 | 0.000 |   0.137 |   -0.172 | 
     | sb_1b/U73 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.028 |   0.164 |   -0.144 | 
     | sb_1b/U77 |                    | AOI22D1BWP40     | 0.028 | 0.000 |   0.164 |   -0.144 | 
     | sb_1b/U77 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.049 | 0.036 |   0.200 |   -0.108 | 
     | sb_1b/U78 |                    | MUX2D1BWP40      | 0.049 | 0.000 |   0.200 |   -0.108 | 
     | sb_1b/U78 | I0 v -> Z v        | MUX2D1BWP40      | 0.090 | 0.096 |   0.296 |   -0.013 | 
     |           |                    | pe_tile_new_unq1 | 0.090 | 0.003 |   0.298 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |    Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                 |                    |                  |       |       |  Time   |   Time   | 
     |-----------------+--------------------+------------------+-------+-------+---------+----------| 
     |                 | in_BUS1_S3_T1[0] v |                  | 0.017 |       |   0.138 |   -0.173 | 
     | sb_1b/U86       |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.173 | 
     | sb_1b/U86       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.030 | 0.029 |   0.167 |   -0.144 | 
     | sb_1b/FE_RC_6_0 |                    | AOI22D1BWP40     | 0.030 | 0.000 |   0.167 |   -0.144 | 
     | sb_1b/FE_RC_6_0 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.048 | 0.037 |   0.204 |   -0.107 | 
     | sb_1b/U90       |                    | MUX2D1BWP40      | 0.048 | 0.000 |   0.204 |   -0.107 | 
     | sb_1b/U90       | I0 v -> Z v        | MUX2D1BWP40      | 0.092 | 0.094 |   0.298 |   -0.013 | 
     |                 |                    | pe_tile_new_unq1 | 0.092 | 0.003 |   0.301 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.302
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T0[0] v |                  | 0.016 |       |   0.137 |   -0.175 | 
     | sb_1b/U28 |                    | AOI22D0BWP40     | 0.016 | 0.001 |   0.138 |   -0.174 | 
     | sb_1b/U28 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.027 |   0.165 |   -0.147 | 
     | sb_1b/U32 |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.165 |   -0.147 | 
     | sb_1b/U32 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.055 | 0.041 |   0.206 |   -0.107 | 
     | sb_1b/U33 |                    | MUX2D1BWP40      | 0.055 | 0.000 |   0.206 |   -0.107 | 
     | sb_1b/U33 | I0 v -> Z v        | MUX2D1BWP40      | 0.089 | 0.094 |   0.300 |   -0.012 | 
     |           |                    | pe_tile_new_unq1 | 0.089 | 0.002 |   0.302 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.303
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |    Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                 |                    |                  |       |       |  Time   |   Time   | 
     |-----------------+--------------------+------------------+-------+-------+---------+----------| 
     |                 | in_BUS1_S3_T2[0] v |                  | 0.017 |       |   0.138 |   -0.175 | 
     | sb_1b/U80       |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.175 | 
     | sb_1b/U80       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.028 |   0.167 |   -0.146 | 
     | sb_1b/FE_RC_5_0 |                    | AOI22D1BWP40     | 0.028 | 0.000 |   0.167 |   -0.146 | 
     | sb_1b/FE_RC_5_0 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.052 | 0.039 |   0.206 |   -0.107 | 
     | sb_1b/U84       |                    | MUX2D1BWP40      | 0.052 | 0.000 |   0.206 |   -0.107 | 
     | sb_1b/U84       | I0 v -> Z v        | MUX2D1BWP40      | 0.087 | 0.095 |   0.301 |   -0.012 | 
     |                 |                    | pe_tile_new_unq1 | 0.087 | 0.002 |   0.303 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.305
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T4[0] v |                  | 0.016 |       |   0.137 |   -0.177 | 
     | sb_1b/U66 |                    | AOI22D0BWP40     | 0.016 | 0.000 |   0.138 |   -0.177 | 
     | sb_1b/U66 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 | 0.031 |   0.168 |   -0.146 | 
     | sb_1b/U69 |                    | AOI22D0BWP40     | 0.032 | 0.000 |   0.168 |   -0.146 | 
     | sb_1b/U69 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.055 | 0.039 |   0.208 |   -0.107 | 
     | sb_1b/U71 |                    | MUX2D1BWP40      | 0.055 | 0.000 |   0.208 |   -0.107 | 
     | sb_1b/U71 | I0 v -> Z v        | MUX2D1BWP40      | 0.088 | 0.095 |   0.302 |   -0.012 | 
     |           |                    | pe_tile_new_unq1 | 0.088 | 0.002 |   0.305 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.307
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T2[0] v |                  | 0.022 |       |   0.140 |   -0.177 | 
     | sb_1b/U44 |                    | AOI22D0BWP40     | 0.022 | 0.001 |   0.141 |   -0.176 | 
     | sb_1b/U44 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.031 | 0.031 |   0.172 |   -0.144 | 
     | sb_1b/U47 |                    | AOI22D0BWP40     | 0.031 | 0.000 |   0.172 |   -0.144 | 
     | sb_1b/U47 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.043 | 0.039 |   0.212 |   -0.105 | 
     | sb_1b/U48 |                    | CKMUX2D1BWP40    | 0.043 | 0.000 |   0.212 |   -0.105 | 
     | sb_1b/U48 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.086 | 0.093 |   0.305 |   -0.012 | 
     |           |                    | pe_tile_new_unq1 | 0.086 | 0.002 |   0.307 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.308
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |           |                    |                  |       |        |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S0_T4[0] v |                  | 0.020 |        |   0.139 |   -0.179 | 
     | sb_1b/U37 |                    | AOI22D0BWP40     | 0.020 | -0.001 |   0.138 |   -0.180 | 
     | sb_1b/U37 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 |  0.031 |   0.169 |   -0.149 | 
     | sb_1b/U39 |                    | AOI22D0BWP40     | 0.032 |  0.000 |   0.169 |   -0.149 | 
     | sb_1b/U39 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.055 |  0.045 |   0.214 |   -0.104 | 
     | sb_1b/U41 |                    | CKMUX2D1BWP40    | 0.055 |  0.000 |   0.214 |   -0.104 | 
     | sb_1b/U41 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.085 |  0.092 |   0.306 |   -0.012 | 
     |           |                    | pe_tile_new_unq1 | 0.085 |  0.002 |   0.308 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.310
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T1[0] v |                  | 0.017 |       |   0.138 |   -0.182 | 
     | sb_1b/U160       |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.139 |   -0.182 | 
     | sb_1b/U160       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.029 | 0.024 |   0.162 |   -0.158 | 
     | sb_1b/FE_RC_29_0 |                    | AOI22D0BWP40     | 0.029 | 0.000 |   0.162 |   -0.158 | 
     | sb_1b/FE_RC_29_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.048 | 0.039 |   0.202 |   -0.119 | 
     | sb_1b/U241       |                    | CKMUX2D2BWP40    | 0.048 | 0.000 |   0.202 |   -0.119 | 
     | sb_1b/U241       | I0 v -> Z v        | CKMUX2D2BWP40    | 0.115 | 0.097 |   0.299 |   -0.022 | 
     |                  |                    | pe_tile_new_unq1 | 0.116 | 0.012 |   0.310 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] v |                       | 0.030 |        |   0.146 |   -0.175 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.030 |  0.003 |   0.149 |   -0.172 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd0_4i_8b | 0.107 |  0.057 |   0.206 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.107 |  0.000 |   0.206 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd0_2i_8b | 0.036 |  0.056 |   0.262 |   -0.059 | 
     | FE_PSC62_out_BUS16_S0_T0_1       |                     | BUFFD6BWP40           | 0.039 | -0.011 |   0.251 |   -0.070 | 
     | FE_PSC62_out_BUS16_S0_T0_1       | I v -> Z v          | BUFFD6BWP40           | 0.045 |  0.046 |   0.297 |   -0.023 | 
     |                                  |                     | pe_tile_new_unq1      | 0.053 |  0.014 |   0.311 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                           |                    |                  |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                           | in_BUS1_S0_T1[0] v |                  | 0.017 |       |   0.138 |   -0.184 | 
     | sb_1b/U52                 |                    | AOI22D0BWP40     | 0.017 | 0.001 |   0.139 |   -0.183 | 
     | sb_1b/U52                 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.034 | 0.032 |   0.171 |   -0.151 | 
     | sb_1b/FE_RC_8_0           |                    | IOA21D1BWP40     | 0.034 | 0.000 |   0.171 |   -0.151 | 
     | sb_1b/FE_RC_8_0           | A2 ^ -> ZN ^       | IOA21D1BWP40     | 0.018 | 0.040 |   0.212 |   -0.111 | 
     | sb_1b/FE_OFC121_FE_RN_2_0 |                    | INVD1BWP40       | 0.018 | 0.000 |   0.212 |   -0.111 | 
     | sb_1b/FE_OFC121_FE_RN_2_0 | I ^ -> ZN v        | INVD1BWP40       | 0.014 | 0.014 |   0.226 |   -0.097 | 
     | sb_1b/U56                 |                    | CKMUX2D1BWP40    | 0.014 | 0.000 |   0.226 |   -0.097 | 
     | sb_1b/U56                 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.085 | 0.084 |   0.310 |   -0.012 | 
     |                           |                    | pe_tile_new_unq1 | 0.085 | 0.002 |   0.312 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.314
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |           |                    |                  |       |        |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S0_T3[0] v |                  | 0.021 |        |   0.139 |   -0.185 | 
     | sb_1b/U93 |                    | AOI22D0BWP40     | 0.021 | -0.000 |   0.139 |   -0.185 | 
     | sb_1b/U93 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.030 |  0.030 |   0.169 |   -0.155 | 
     | sb_1b/U95 |                    | AOI22D0BWP40     | 0.030 |  0.000 |   0.169 |   -0.155 | 
     | sb_1b/U95 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.058 |  0.047 |   0.216 |   -0.108 | 
     | sb_1b/U96 |                    | MUX2D1BWP40      | 0.058 |  0.000 |   0.216 |   -0.108 | 
     | sb_1b/U96 | I0 v -> Z v        | MUX2D1BWP40      | 0.084 |  0.097 |   0.313 |   -0.012 | 
     |           |                    | pe_tile_new_unq1 | 0.084 |  0.002 |   0.314 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.314
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                            |                    |                  |       |       |  Time   |   Time   | 
     |----------------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                            | in_BUS1_S3_T0[0] v |                  | 0.016 |       |   0.137 |   -0.187 | 
     | sb_1b/U157                 |                    | AOI22D0BWP40     | 0.016 | 0.001 |   0.138 |   -0.186 | 
     | sb_1b/U157                 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.033 | 0.026 |   0.164 |   -0.161 | 
     | sb_1b/U159                 |                    | AOI22D0BWP40     | 0.033 | 0.000 |   0.164 |   -0.161 | 
     | sb_1b/U159                 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.047 | 0.040 |   0.204 |   -0.121 | 
     | sb_1b/FE_PSC68_out_1_0_i_0 |                    | CKBD4BWP40       | 0.047 | 0.000 |   0.204 |   -0.121 | 
     | sb_1b/FE_PSC68_out_1_0_i_0 | I v -> Z v         | CKBD4BWP40       | 0.012 | 0.032 |   0.236 |   -0.089 | 
     | sb_1b/U247                 |                    | CKMUX2D2BWP40    | 0.012 | 0.000 |   0.236 |   -0.089 | 
     | sb_1b/U247                 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.079 | 0.070 |   0.306 |   -0.018 | 
     |                            |                    | pe_tile_new_unq1 | 0.080 | 0.008 |   0.314 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.315
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T3[0] v |                  | 0.015 |       |   0.137 |   -0.188 | 
     | sb_1b/U142       |                    | AOI22D0BWP40     | 0.015 | 0.000 |   0.137 |   -0.188 | 
     | sb_1b/U142       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.022 |   0.159 |   -0.166 | 
     | sb_1b/FE_RC_30_0 |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.159 |   -0.166 | 
     | sb_1b/FE_RC_30_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.049 | 0.043 |   0.201 |   -0.123 | 
     | sb_1b/U239       |                    | CKMUX2D2BWP40    | 0.049 | 0.000 |   0.201 |   -0.123 | 
     | sb_1b/U239       | I0 v -> Z v        | CKMUX2D2BWP40    | 0.134 | 0.090 |   0.291 |   -0.033 | 
     |                  |                    | pe_tile_new_unq1 | 0.140 | 0.023 |   0.315 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.315
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T2[15] v |                       | 0.033 |        |   0.147 |   -0.178 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.034 |  0.004 |   0.151 |   -0.174 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I1_7 v -> ZN_7 ^     | nem_ohmux_invd0_4i_8b | 0.122 |  0.063 |   0.214 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.122 |  0.000 |   0.214 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd0_2i_8b | 0.031 |  0.055 |   0.269 |   -0.056 | 
     | FE_PSC5_out_BUS16_S0_T2_15        |                      | BUFFD6BWP40           | 0.033 | -0.011 |   0.258 |   -0.067 | 
     | FE_PSC5_out_BUS16_S0_T2_15        | I v -> Z v           | BUFFD6BWP40           | 0.045 |  0.045 |   0.303 |   -0.022 | 
     |                                   |                      | pe_tile_new_unq1      | 0.052 |  0.012 |   0.315 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.317
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T0[0] v |                  | 0.018 |       |   0.138 |   -0.189 | 
     | sb_1b/U59 |                    | AOI22D0BWP40     | 0.018 | 0.000 |   0.139 |   -0.188 | 
     | sb_1b/U59 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.030 | 0.030 |   0.169 |   -0.159 | 
     | sb_1b/U62 |                    | AOI22D0BWP40     | 0.030 | 0.000 |   0.169 |   -0.159 | 
     | sb_1b/U62 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.065 | 0.048 |   0.216 |   -0.111 | 
     | sb_1b/U63 |                    | MUX2D1BWP40      | 0.065 | 0.000 |   0.216 |   -0.111 | 
     | sb_1b/U63 | I0 v -> Z v        | MUX2D1BWP40      | 0.087 | 0.098 |   0.315 |   -0.012 | 
     |           |                    | pe_tile_new_unq1 | 0.087 | 0.002 |   0.317 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T2[0] v |                  | 0.017 |       |   0.138 |   -0.190 | 
     | sb_1b/U139       |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.190 | 
     | sb_1b/U139       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.033 | 0.026 |   0.165 |   -0.164 | 
     | sb_1b/FE_RC_12_0 |                    | AOI22D0BWP40     | 0.033 | 0.000 |   0.165 |   -0.164 | 
     | sb_1b/FE_RC_12_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.038 | 0.038 |   0.203 |   -0.125 | 
     | sb_1b/U245       |                    | MUX2D1BWP40      | 0.038 | 0.000 |   0.203 |   -0.125 | 
     | sb_1b/U245       | I0 v -> Z v        | MUX2D1BWP40      | 0.139 | 0.107 |   0.310 |   -0.019 | 
     |                  |                    | pe_tile_new_unq1 | 0.141 | 0.009 |   0.318 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.319
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T1[1] v |                       | 0.038 |        |   0.148 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.040 |  0.003 |   0.152 |   -0.177 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd0_4i_8b | 0.129 |  0.068 |   0.220 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.129 |  0.000 |   0.220 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd0_2i_8b | 0.038 |  0.053 |   0.273 |   -0.056 | 
     | FE_PSC40_out_BUS16_S3_T1_1       |                     | BUFFD6BWP40           | 0.042 | -0.010 |   0.263 |   -0.066 | 
     | FE_PSC40_out_BUS16_S3_T1_1       | I v -> Z v          | BUFFD6BWP40           | 0.042 |  0.049 |   0.312 |   -0.017 | 
     |                                  |                     | pe_tile_new_unq1      | 0.044 |  0.007 |   0.319 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.324
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T2[0] v |                  | 0.017 |       |   0.138 |   -0.196 | 
     | sb_1b/U136       |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.196 | 
     | sb_1b/U136       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.023 |   0.162 |   -0.172 | 
     | sb_1b/FE_RC_78_0 |                    | AOI22D0BWP40     | 0.028 | 0.000 |   0.162 |   -0.172 | 
     | sb_1b/FE_RC_78_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.064 | 0.048 |   0.210 |   -0.124 | 
     | sb_1b/U240       |                    | CKMUX2D2BWP40    | 0.064 | 0.000 |   0.210 |   -0.124 | 
     | sb_1b/U240       | I0 v -> Z v        | CKMUX2D2BWP40    | 0.123 | 0.093 |   0.303 |   -0.030 | 
     |                  |                    | pe_tile_new_unq1 | 0.128 | 0.020 |   0.324 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.328
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T4[0] v |                  | 0.016 |       |   0.137 |   -0.201 | 
     | sb_1b/U151 |                    | AOI22D0BWP40     | 0.016 | 0.000 |   0.138 |   -0.201 | 
     | sb_1b/U151 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.022 |   0.160 |   -0.178 | 
     | sb_1b/U153 |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.160 |   -0.178 | 
     | sb_1b/U153 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.047 | 0.041 |   0.201 |   -0.137 | 
     | sb_1b/U243 |                    | MUX2D1BWP40      | 0.047 | 0.000 |   0.201 |   -0.137 | 
     | sb_1b/U243 | I0 v -> Z v        | MUX2D1BWP40      | 0.144 | 0.118 |   0.320 |   -0.019 | 
     |            |                    | pe_tile_new_unq1 | 0.145 | 0.009 |   0.328 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.331
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T0[0] v |                  | 0.016 |       |   0.137 |   -0.204 | 
     | sb_1b/U148       |                    | AOI22D0BWP40     | 0.016 | 0.001 |   0.138 |   -0.203 | 
     | sb_1b/U148       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.025 | 0.021 |   0.159 |   -0.182 | 
     | sb_1b/FE_RC_13_0 |                    | AOI22D0BWP40     | 0.025 | 0.000 |   0.159 |   -0.182 | 
     | sb_1b/FE_RC_13_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.067 | 0.053 |   0.212 |   -0.129 | 
     | sb_1b/U242       |                    | CKMUX2D2BWP40    | 0.067 | 0.000 |   0.212 |   -0.129 | 
     | sb_1b/U242       | I0 v -> Z v        | CKMUX2D2BWP40    | 0.124 | 0.106 |   0.318 |   -0.022 | 
     |                  |                    | pe_tile_new_unq1 | 0.127 | 0.012 |   0.331 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.331
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[1] v |                       | 0.029 |        |   0.145 |   -0.196 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.029 |  0.003 |   0.148 |   -0.193 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd0_4i_8b | 0.163 |  0.069 |   0.217 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.163 |  0.000 |   0.217 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd0_2i_8b | 0.047 |  0.064 |   0.281 |   -0.060 | 
     | FE_PSC60_out_BUS16_S0_T4_1       |                     | CKBD4BWP40            | 0.053 | -0.011 |   0.270 |   -0.071 | 
     | FE_PSC60_out_BUS16_S0_T4_1       | I v -> Z v          | CKBD4BWP40            | 0.054 |  0.057 |   0.327 |   -0.014 | 
     |                                  |                     | pe_tile_new_unq1      | 0.055 |  0.004 |   0.331 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.332
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[1] v |                       | 0.034 |        |   0.147 |   -0.195 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.035 |  0.001 |   0.147 |   -0.194 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd0_4i_8b | 0.133 |  0.072 |   0.219 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.133 |  0.000 |   0.219 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd0_2i_8b | 0.057 |  0.069 |   0.287 |   -0.054 | 
     | FE_PSC42_out_BUS16_S3_T0_1       |                     | CKBD8BWP40            | 0.063 | -0.011 |   0.276 |   -0.066 | 
     | FE_PSC42_out_BUS16_S3_T0_1       | I v -> Z v          | CKBD8BWP40            | 0.034 |  0.049 |   0.325 |   -0.016 | 
     |                                  |                     | pe_tile_new_unq1      | 0.036 |  0.007 |   0.332 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.333
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T4[0] v |                  | 0.016 |       |   0.137 |   -0.205 | 
     | sb_1b/U154       |                    | AOI22D0BWP40     | 0.016 | 0.000 |   0.138 |   -0.205 | 
     | sb_1b/U154       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.022 |   0.160 |   -0.183 | 
     | sb_1b/FE_RC_14_0 |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.160 |   -0.183 | 
     | sb_1b/FE_RC_14_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.075 | 0.054 |   0.214 |   -0.128 | 
     | sb_1b/U238       |                    | CKMUX2D2BWP40    | 0.075 | 0.000 |   0.215 |   -0.128 | 
     | sb_1b/U238       | I0 v -> Z v        | CKMUX2D2BWP40    | 0.138 | 0.095 |   0.310 |   -0.033 | 
     |                  |                    | pe_tile_new_unq1 | 0.144 | 0.023 |   0.333 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.333
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[4] v |                       | 0.039 |        |   0.148 |   -0.195 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.041 |  0.002 |   0.151 |   -0.193 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd0_4i_8b | 0.124 |  0.073 |   0.224 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.124 |  0.000 |   0.224 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd0_2i_8b | 0.033 |  0.059 |   0.283 |   -0.060 | 
     | FE_PSC32_out_BUS16_S0_T2_4       |                     | CKBD5BWP40            | 0.035 | -0.011 |   0.272 |   -0.071 | 
     | FE_PSC32_out_BUS16_S0_T2_4       | I v -> Z v          | CKBD5BWP40            | 0.054 |  0.046 |   0.318 |   -0.025 | 
     |                                  |                     | pe_tile_new_unq1      | 0.063 |  0.015 |   0.333 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.338
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[6] v |                       | 0.032 |        |   0.147 |   -0.201 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.033 |  0.002 |   0.148 |   -0.199 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd0_4i_8b | 0.133 |  0.074 |   0.222 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.133 |  0.000 |   0.222 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd0_2i_8b | 0.050 |  0.064 |   0.286 |   -0.062 | 
     | FE_PSC54_out_BUS16_S0_T4_6       |                     | CKBD4BWP40            | 0.056 | -0.011 |   0.275 |   -0.072 | 
     | FE_PSC54_out_BUS16_S0_T4_6       | I v -> Z v          | CKBD4BWP40            | 0.056 |  0.056 |   0.331 |   -0.017 | 
     |                                  |                     | pe_tile_new_unq1      | 0.058 |  0.007 |   0.338 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.339
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T3[0] v |                  | 0.015 |       |   0.137 |   -0.212 | 
     | sb_1b/U133       |                    | AOI22D0BWP40     | 0.015 | 0.000 |   0.137 |   -0.212 | 
     | sb_1b/U133       | A2 v -> ZN ^       | AOI22D0BWP40     | 0.029 | 0.023 |   0.160 |   -0.189 | 
     | sb_1b/FE_RC_17_0 |                    | AOI22D0BWP40     | 0.029 | 0.000 |   0.160 |   -0.189 | 
     | sb_1b/FE_RC_17_0 | B2 ^ -> ZN v       | AOI22D0BWP40     | 0.055 | 0.044 |   0.203 |   -0.145 | 
     | sb_1b/U244       |                    | MUX2D1BWP40      | 0.055 | 0.000 |   0.203 |   -0.145 | 
     | sb_1b/U244       | I0 v -> Z v        | MUX2D1BWP40      | 0.148 | 0.125 |   0.328 |   -0.021 | 
     |                  |                    | pe_tile_new_unq1 | 0.149 | 0.011 |   0.339 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.340
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T2[15] v |                       | 0.038 |        |   0.148 |   -0.202 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.040 |  0.005 |   0.153 |   -0.196 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd0_4i_8b | 0.140 |  0.071 |   0.225 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.140 |  0.000 |   0.225 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd0_2i_8b | 0.043 |  0.065 |   0.290 |   -0.060 | 
     | FE_PSC38_out_BUS16_S2_T2_15       |                      | BUFFD6BWP40           | 0.046 | -0.011 |   0.279 |   -0.071 | 
     | FE_PSC38_out_BUS16_S2_T2_15       | I v -> Z v           | BUFFD6BWP40           | 0.046 |  0.051 |   0.330 |   -0.020 | 
     |                                   |                      | pe_tile_new_unq1      | 0.050 |  0.010 |   0.340 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.341
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T4[8] v |                       | 0.029 |        |   0.145 |   -0.207 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                     | nem_ohmux_invd0_4i_8b | 0.030 |  0.004 |   0.149 |   -0.203 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd0_4i_8b | 0.104 |  0.052 |   0.200 |   -0.151 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 |                     | nem_ohmux_invd0_2i_8b | 0.104 |  0.000 |   0.200 |   -0.151 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd0_2i_8b | 0.097 |  0.050 |   0.250 |   -0.101 | 
     | FE_OFC148_out_BUS16_S1_T4_8       |                     | BUFFD3BWP40           | 0.105 | -0.014 |   0.237 |   -0.114 | 
     | FE_OFC148_out_BUS16_S1_T4_8       | I v -> Z v          | BUFFD3BWP40           | 0.095 |  0.098 |   0.335 |   -0.016 | 
     |                                   |                     | pe_tile_new_unq1      | 0.096 |  0.006 |   0.341 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.342
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[3] v |                       | 0.028 |        |   0.145 |   -0.208 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.029 |  0.004 |   0.149 |   -0.204 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd0_4i_8b | 0.250 |  0.068 |   0.216 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.250 |  0.002 |   0.218 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd0_2i_8b | 0.052 |  0.071 |   0.289 |   -0.063 | 
     | FE_PSC46_out_BUS16_S3_T3_3       |                     | CKBD4BWP40            | 0.058 | -0.011 |   0.279 |   -0.074 | 
     | FE_PSC46_out_BUS16_S3_T3_3       | I v -> Z v          | CKBD4BWP40            | 0.057 |  0.057 |   0.336 |   -0.017 | 
     |                                  |                     | pe_tile_new_unq1      | 0.059 |  0.007 |   0.342 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.345
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] v |                       | 0.023 |        |   0.143 |   -0.212 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.024 |  0.002 |   0.145 |   -0.210 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd0_4i_8b | 0.119 |  0.063 |   0.208 |   -0.147 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.119 |  0.000 |   0.208 |   -0.147 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd0_2i_8b | 0.042 |  0.047 |   0.255 |   -0.100 | 
     | FE_OFC326_out_BUS16_S2_T0_11      |                      | BUFFD2BWP40           | 0.046 | -0.010 |   0.245 |   -0.110 | 
     | FE_OFC326_out_BUS16_S2_T0_11      | I v -> Z v           | BUFFD2BWP40           | 0.125 |  0.093 |   0.338 |   -0.017 | 
     |                                   |                      | pe_tile_new_unq1      | 0.125 |  0.007 |   0.345 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.348
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[3] v |                       | 0.031 |        |   0.146 |   -0.212 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.031 |  0.003 |   0.149 |   -0.209 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd0_4i_8b | 0.139 |  0.084 |   0.233 |   -0.126 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.139 |  0.000 |   0.233 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd0_2i_8b | 0.068 |  0.063 |   0.295 |   -0.063 | 
     | FE_PSC64_out_BUS16_S0_T4_3       |                     | CKBD5BWP40            | 0.075 | -0.012 |   0.283 |   -0.075 | 
     | FE_PSC64_out_BUS16_S0_T4_3       | I v -> Z v          | CKBD5BWP40            | 0.047 |  0.058 |   0.342 |   -0.017 | 
     |                                  |                     | pe_tile_new_unq1      | 0.049 |  0.007 |   0.348 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.349
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[2] v |                       | 0.030 |        |   0.147 |   -0.212 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.031 |  0.003 |   0.150 |   -0.209 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd0_4i_8b | 0.111 |  0.064 |   0.214 |   -0.145 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.111 |  0.000 |   0.214 |   -0.145 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd0_2i_8b | 0.036 |  0.042 |   0.256 |   -0.103 | 
     | FE_OFC369_out_BUS16_S2_T0_2      |                     | BUFFD2BWP40           | 0.040 | -0.009 |   0.247 |   -0.112 | 
     | FE_OFC369_out_BUS16_S2_T0_2      | I v -> Z v          | BUFFD2BWP40           | 0.127 |  0.094 |   0.340 |   -0.019 | 
     |                                  |                     | pe_tile_new_unq1      | 0.128 |  0.009 |   0.349 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.349
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[14] v |                       | 0.023 |        |   0.143 |   -0.217 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.023 |  0.001 |   0.144 |   -0.216 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd0_4i_8b | 0.146 |  0.061 |   0.205 |   -0.155 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.146 |  0.000 |   0.205 |   -0.155 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd0_2i_8b | 0.041 |  0.053 |   0.258 |   -0.102 | 
     | FE_OFC370_out_BUS16_S2_T0_14      |                      | BUFFD2BWP40           | 0.045 | -0.010 |   0.247 |   -0.112 | 
     | FE_OFC370_out_BUS16_S2_T0_14      | I v -> Z v           | BUFFD2BWP40           | 0.124 |  0.096 |   0.343 |   -0.016 | 
     |                                   |                      | pe_tile_new_unq1      | 0.125 |  0.006 |   0.349 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.350
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[10] v |                       | 0.026 |        |   0.145 |   -0.215 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.026 |  0.002 |   0.147 |   -0.213 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd0_4i_8b | 0.121 |  0.062 |   0.209 |   -0.151 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.121 |  0.000 |   0.209 |   -0.151 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd0_2i_8b | 0.039 |  0.045 |   0.254 |   -0.106 | 
     | FE_OFC325_out_BUS16_S2_T0_10      |                      | BUFFD2BWP40           | 0.044 | -0.010 |   0.244 |   -0.115 | 
     | FE_OFC325_out_BUS16_S2_T0_10      | I v -> Z v           | BUFFD2BWP40           | 0.131 |  0.093 |   0.337 |   -0.023 | 
     |                                   |                      | pe_tile_new_unq1      | 0.133 |  0.013 |   0.350 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.353
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[2] v |                       | 0.029 |        |   0.145 |   -0.217 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.030 |  0.003 |   0.149 |   -0.214 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd0_4i_8b | 0.277 |  0.072 |   0.221 |   -0.142 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.276 |  0.002 |   0.223 |   -0.140 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd0_2i_8b | 0.042 |  0.061 |   0.284 |   -0.079 | 
     | FE_PSC44_out_BUS16_S3_T3_2       |                     | CKBD3BWP40            | 0.047 | -0.010 |   0.274 |   -0.088 | 
     | FE_PSC44_out_BUS16_S3_T3_2       | I v -> Z v          | CKBD3BWP40            | 0.075 |  0.071 |   0.345 |   -0.018 | 
     |                                  |                     | pe_tile_new_unq1      | 0.076 |  0.008 |   0.353 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.353
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |                    |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S3_T1[0] v |                  | 0.017 |       |   0.138 |   -0.225 | 
     | sb_1b/U145               |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.225 | 
     | sb_1b/U145               | A2 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.023 |   0.162 |   -0.202 | 
     | sb_1b/U147               |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.162 |   -0.202 | 
     | sb_1b/U147               | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.047 | 0.041 |   0.203 |   -0.161 | 
     | sb_1b/U246               |                    | MUX2D1BWP40      | 0.047 | 0.000 |   0.203 |   -0.161 | 
     | sb_1b/U246               | I0 v -> Z v        | MUX2D1BWP40      | 0.041 | 0.067 |   0.270 |   -0.094 | 
     | FE_PDC2_out_BUS1_S1_T1_0 |                    | BUFFD2BWP40      | 0.041 | 0.000 |   0.270 |   -0.093 | 
     | FE_PDC2_out_BUS1_S1_T1_0 | I v -> Z v         | BUFFD2BWP40      | 0.096 | 0.070 |   0.340 |   -0.023 | 
     |                          |                    | pe_tile_new_unq1 | 0.099 | 0.013 |   0.353 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.354
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[5] v |                       | 0.035 |        |   0.147 |   -0.217 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.037 |  0.003 |   0.151 |   -0.214 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd0_4i_8b | 0.118 |  0.063 |   0.213 |   -0.151 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.118 |  0.000 |   0.213 |   -0.151 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd0_2i_8b | 0.133 |  0.052 |   0.265 |   -0.100 | 
     | FE_OFC343_out_BUS16_S0_T2_5      |                     | BUFFD2BWP40           | 0.143 | -0.015 |   0.250 |   -0.114 | 
     | FE_OFC343_out_BUS16_S0_T2_5      | I v -> Z v          | BUFFD2BWP40           | 0.095 |  0.101 |   0.351 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.095 |  0.003 |   0.354 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.354
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] v |                       | 0.024 |        |   0.143 |   -0.221 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.024 |  0.001 |   0.144 |   -0.220 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd0_4i_8b | 0.141 |  0.068 |   0.212 |   -0.152 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.141 |  0.000 |   0.212 |   -0.152 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd0_2i_8b | 0.045 |  0.049 |   0.262 |   -0.103 | 
     | FE_OFC368_out_BUS16_S2_T0_15      |                      | BUFFD2BWP40           | 0.050 | -0.010 |   0.252 |   -0.113 | 
     | FE_OFC368_out_BUS16_S2_T0_15      | I v -> Z v           | BUFFD2BWP40           | 0.123 |  0.096 |   0.347 |   -0.017 | 
     |                                   |                      | pe_tile_new_unq1      | 0.124 |  0.007 |   0.354 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.356
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[12] v |                       | 0.029 |        |   0.145 |   -0.220 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.029 |  0.004 |   0.149 |   -0.217 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd0_4i_8b | 0.087 |  0.058 |   0.207 |   -0.159 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.087 |  0.000 |   0.207 |   -0.159 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd0_2i_8b | 0.067 |  0.053 |   0.260 |   -0.106 | 
     | FE_OFC126_out_BUS16_S1_T3_12      |                      | BUFFD2BWP40           | 0.074 | -0.012 |   0.248 |   -0.118 | 
     | FE_OFC126_out_BUS16_S1_T3_12      | I v -> Z v           | BUFFD2BWP40           | 0.125 |  0.100 |   0.348 |   -0.017 | 
     |                                   |                      | pe_tile_new_unq1      | 0.126 |  0.007 |   0.356 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.358
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[15] v |                       | 0.035 |        |   0.148 |   -0.219 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.036 |  0.001 |   0.149 |   -0.218 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd0_4i_8b | 0.179 |  0.086 |   0.236 |   -0.132 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.179 |  0.001 |   0.237 |   -0.131 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd0_2i_8b | 0.040 |  0.055 |   0.292 |   -0.076 | 
     | FE_PSC52_out_BUS16_S0_T4_15       |                      | CKBD3BWP40            | 0.044 | -0.010 |   0.282 |   -0.086 | 
     | FE_PSC52_out_BUS16_S0_T4_15       | I v -> Z v           | CKBD3BWP40            | 0.072 |  0.071 |   0.353 |   -0.015 | 
     |                                   |                      | pe_tile_new_unq1      | 0.073 |  0.005 |   0.358 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.365
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.144
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] v |                       | 0.026 |        |   0.144 |   -0.231 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd0_4i_8b | 0.027 |  0.003 |   0.147 |   -0.228 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd0_4i_8b | 0.142 |  0.078 |   0.224 |   -0.150 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                     | nem_ohmux_invd0_2i_8b | 0.142 |  0.000 |   0.225 |   -0.150 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd0_2i_8b | 0.051 |  0.056 |   0.281 |   -0.094 | 
     | FE_OCPC366_out_BUS16_S0_T1_9      |                     | BUFFD2BWP40           | 0.057 | -0.011 |   0.270 |   -0.105 | 
     | FE_OCPC366_out_BUS16_S0_T1_9      | I v -> Z v          | BUFFD2BWP40           | 0.111 |  0.087 |   0.357 |   -0.018 | 
     |                                   |                     | pe_tile_new_unq1      | 0.112 |  0.008 |   0.365 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.365
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] v |                       | 0.024 |        |   0.143 |   -0.232 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.024 |  0.001 |   0.144 |   -0.231 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd0_4i_8b | 0.138 |  0.065 |   0.209 |   -0.166 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.138 |  0.000 |   0.209 |   -0.166 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd0_2i_8b | 0.127 |  0.048 |   0.257 |   -0.118 | 
     | FE_OFC160_out_BUS16_S1_T0_15      |                      | BUFFD2BWP40           | 0.140 | -0.015 |   0.243 |   -0.132 | 
     | FE_OFC160_out_BUS16_S1_T0_15      | I v -> Z v           | BUFFD2BWP40           | 0.126 |  0.115 |   0.358 |   -0.017 | 
     |                                   |                      | pe_tile_new_unq1      | 0.127 |  0.007 |   0.365 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.365
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T4[15] v |                       | 0.030 |        |   0.145 |   -0.231 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.031 |  0.005 |   0.149 |   -0.226 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd0_4i_8b | 0.123 |  0.067 |   0.216 |   -0.160 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.123 |  0.000 |   0.216 |   -0.160 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd0_2i_8b | 0.121 |  0.067 |   0.283 |   -0.093 | 
     | FE_OFC137_out_BUS16_S1_T4_15      |                      | CKBD3BWP40            | 0.134 | -0.014 |   0.269 |   -0.106 | 
     | FE_OFC137_out_BUS16_S1_T4_15      | I v -> Z v           | CKBD3BWP40            | 0.073 |  0.092 |   0.361 |   -0.014 | 
     |                                   |                      | pe_tile_new_unq1      | 0.073 |  0.004 |   0.365 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.366
  Slack Time                    0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[0] v |                       | 0.036 |        |   0.148 |   -0.229 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.038 |  0.003 |   0.151 |   -0.226 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd0_4i_8b | 0.108 |  0.067 |   0.218 |   -0.158 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.108 |  0.000 |   0.218 |   -0.158 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd0_2i_8b | 0.140 |  0.058 |   0.276 |   -0.101 | 
     | FE_OFC349_out_BUS16_S0_T2_0      |                     | BUFFD2BWP40           | 0.152 | -0.015 |   0.261 |   -0.115 | 
     | FE_OFC349_out_BUS16_S0_T2_0      | I v -> Z v          | BUFFD2BWP40           | 0.093 |  0.103 |   0.364 |   -0.012 | 
     |                                  |                     | pe_tile_new_unq1      | 0.093 |  0.002 |   0.366 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.367
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T2[6] v |                       | 0.033 |        |   0.147 |   -0.230 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.035 |  0.006 |   0.152 |   -0.224 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd0_4i_8b | 0.132 |  0.071 |   0.223 |   -0.154 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.132 |  0.000 |   0.223 |   -0.154 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd0_2i_8b | 0.040 |  0.058 |   0.281 |   -0.095 | 
     | FE_OFC342_out_BUS16_S2_T2_6      |                     | BUFFD2BWP40           | 0.045 | -0.011 |   0.271 |   -0.106 | 
     | FE_OFC342_out_BUS16_S2_T2_6      | I v -> Z v          | BUFFD2BWP40           | 0.114 |  0.092 |   0.363 |   -0.014 | 
     |                                  |                     | pe_tile_new_unq1      | 0.115 |  0.004 |   0.367 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.367
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] v |                       | 0.029 |        |   0.146 |   -0.231 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.030 |  0.001 |   0.147 |   -0.230 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd0_4i_8b | 0.110 |  0.062 |   0.209 |   -0.168 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.110 |  0.000 |   0.209 |   -0.168 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd0_2i_8b | 0.117 |  0.067 |   0.276 |   -0.101 | 
     | FE_OFC344_out_BUS16_S0_T0_0      |                     | BUFFD2BWP40           | 0.128 | -0.013 |   0.263 |   -0.114 | 
     | FE_OFC344_out_BUS16_S0_T0_0      | I v -> Z v          | BUFFD2BWP40           | 0.099 |  0.099 |   0.362 |   -0.015 | 
     |                                  |                     | pe_tile_new_unq1      | 0.099 |  0.005 |   0.367 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.367
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T2[6] v |                       | 0.033 |        |   0.147 |   -0.231 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.035 |  0.006 |   0.153 |   -0.225 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd0_4i_8b | 0.140 |  0.066 |   0.219 |   -0.158 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.140 |  0.000 |   0.219 |   -0.158 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd0_2i_8b | 0.072 |  0.058 |   0.277 |   -0.100 | 
     | FE_OFC341_out_BUS16_S1_T2_6      |                     | BUFFD2BWP40           | 0.080 | -0.011 |   0.265 |   -0.112 | 
     | FE_OFC341_out_BUS16_S1_T2_6      | I v -> Z v          | BUFFD2BWP40           | 0.109 |  0.097 |   0.362 |   -0.015 | 
     |                                  |                     | pe_tile_new_unq1      | 0.110 |  0.005 |   0.367 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.367
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[10] v |                       | 0.032 |        |   0.146 |   -0.231 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd0_4i_8b | 0.033 |  0.003 |   0.149 |   -0.228 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd0_4i_8b | 0.116 |  0.075 |   0.224 |   -0.153 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd0_2i_8b | 0.116 |  0.000 |   0.224 |   -0.153 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd0_2i_8b | 0.053 |  0.054 |   0.278 |   -0.099 | 
     | FE_OCPC281_out_BUS16_S0_T2_10     |                      | BUFFD2BWP40           | 0.058 | -0.011 |   0.267 |   -0.111 | 
     | FE_OCPC281_out_BUS16_S0_T2_10     | I v -> Z v           | BUFFD2BWP40           | 0.116 |  0.090 |   0.357 |   -0.020 | 
     |                                   |                      | pe_tile_new_unq1      | 0.118 |  0.010 |   0.367 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.369
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[7] v |                       | 0.032 |        |   0.146 |   -0.233 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.033 |  0.003 |   0.149 |   -0.230 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd0_4i_8b | 0.099 |  0.069 |   0.218 |   -0.161 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.099 |  0.000 |   0.218 |   -0.161 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd0_2i_8b | 0.129 |  0.062 |   0.280 |   -0.099 | 
     | FE_OFC346_out_BUS16_S0_T2_7      |                     | BUFFD2BWP40           | 0.140 | -0.015 |   0.265 |   -0.113 | 
     | FE_OFC346_out_BUS16_S0_T2_7      | I v -> Z v          | BUFFD2BWP40           | 0.092 |  0.101 |   0.366 |   -0.012 | 
     |                                  |                     | pe_tile_new_unq1      | 0.092 |  0.002 |   0.369 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.369
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[0] v |                       | 0.036 |        |   0.148 |   -0.232 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 |                     | nem_ohmux_invd0_4i_8b | 0.038 |  0.005 |   0.152 |   -0.227 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd0_4i_8b | 0.120 |  0.066 |   0.218 |   -0.161 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 |                     | nem_ohmux_invd0_2i_8b | 0.120 |  0.000 |   0.218 |   -0.161 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd0_2i_8b | 0.054 |  0.062 |   0.281 |   -0.098 | 
     | FE_OFC357_out_BUS16_S2_T2_0      |                     | BUFFD2BWP40           | 0.060 | -0.011 |   0.270 |   -0.110 | 
     | FE_OFC357_out_BUS16_S2_T2_0      | I v -> Z v          | BUFFD2BWP40           | 0.110 |  0.097 |   0.366 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.110 |  0.003 |   0.369 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 

