============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May  6 11:00:21 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/PLL_VGA.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_VGA.v(65)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(114)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.361688s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (48.2%)

RUN-1004 : used memory is 297 MB, reserved memory is 274 MB, peak memory is 302 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75728863363072"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75728863363072"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1111001110101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25890/18 useful/useless nets, 14934/10 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 25619/4 useful/useless nets, 15329/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25603/16 useful/useless nets, 15317/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25340/30 useful/useless nets, 15054/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.363975s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (71.0%)

RUN-1004 : used memory is 307 MB, reserved memory is 283 MB, peak memory is 309 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25787/2 useful/useless nets, 15504/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83073, tnet num: 17339, tinst num: 15503, tnode num: 96575, tedge num: 135249.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 343 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.374465s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (44.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 319 MB, peak memory is 443 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.890906s wall, 2.046875s user + 0.046875s system = 2.093750s CPU (53.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 317 MB, peak memory is 443 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[1] will be merged to another kept net isp_out_data[11]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[11] will be merged to another kept net isp_out_data[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25094/1 useful/useless nets, 14804/0 useful/useless insts
SYN-4016 : Net sd_reader/clk driven by BUFG (279 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net clk_148m_vga_dup_1 is clkc0 of pll U_PLL_VGA/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll U_PLL_VGA/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 115 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14805 instances
RUN-0007 : 8816 luts, 2914 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25095 nets
RUN-1001 : 14617 nets have 2 pins
RUN-1001 : 9074 nets have [3 - 5] pins
RUN-1001 : 790 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 72 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1369     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     546     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  51   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 68
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14803 instances, 8816 luts, 2914 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81568, tnet num: 16645, tinst num: 14803, tnode num: 94846, tedge num: 133672.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.235402s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (58.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.4214e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14803.
PHY-3001 : Level 1 #clusters 1965.
PHY-3001 : End clustering;  0.124935s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (50.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.1447e+06, overlap = 856.719
PHY-3002 : Step(2): len = 1.01413e+06, overlap = 936.531
PHY-3002 : Step(3): len = 696828, overlap = 1213.34
PHY-3002 : Step(4): len = 606408, overlap = 1353.72
PHY-3002 : Step(5): len = 486804, overlap = 1496.44
PHY-3002 : Step(6): len = 418334, overlap = 1600.34
PHY-3002 : Step(7): len = 336128, overlap = 1699.91
PHY-3002 : Step(8): len = 298484, overlap = 1754.62
PHY-3002 : Step(9): len = 252039, overlap = 1821.28
PHY-3002 : Step(10): len = 222406, overlap = 1860.06
PHY-3002 : Step(11): len = 199395, overlap = 1893.12
PHY-3002 : Step(12): len = 180460, overlap = 1906.28
PHY-3002 : Step(13): len = 165060, overlap = 1911.34
PHY-3002 : Step(14): len = 149396, overlap = 1922.75
PHY-3002 : Step(15): len = 146242, overlap = 1924.72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66755e-07
PHY-3002 : Step(16): len = 157345, overlap = 1880.78
PHY-3002 : Step(17): len = 187730, overlap = 1867.66
PHY-3002 : Step(18): len = 166941, overlap = 1861.28
PHY-3002 : Step(19): len = 165910, overlap = 1831.41
PHY-3002 : Step(20): len = 148511, overlap = 1838.75
PHY-3002 : Step(21): len = 146091, overlap = 1815.91
PHY-3002 : Step(22): len = 135115, overlap = 1817.72
PHY-3002 : Step(23): len = 135572, overlap = 1807.5
PHY-3002 : Step(24): len = 130012, overlap = 1805.94
PHY-3002 : Step(25): len = 132648, overlap = 1806.84
PHY-3002 : Step(26): len = 127830, overlap = 1810.72
PHY-3002 : Step(27): len = 130859, overlap = 1800.03
PHY-3002 : Step(28): len = 127917, overlap = 1810.94
PHY-3002 : Step(29): len = 130094, overlap = 1815.91
PHY-3002 : Step(30): len = 129593, overlap = 1785.72
PHY-3002 : Step(31): len = 130864, overlap = 1764.91
PHY-3002 : Step(32): len = 131693, overlap = 1771.81
PHY-3002 : Step(33): len = 132591, overlap = 1793.31
PHY-3002 : Step(34): len = 132801, overlap = 1799.09
PHY-3002 : Step(35): len = 132257, overlap = 1757.03
PHY-3002 : Step(36): len = 132566, overlap = 1791.38
PHY-3002 : Step(37): len = 132513, overlap = 1793.44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.3351e-07
PHY-3002 : Step(38): len = 143204, overlap = 1710.59
PHY-3002 : Step(39): len = 157139, overlap = 1665.34
PHY-3002 : Step(40): len = 156904, overlap = 1643.56
PHY-3002 : Step(41): len = 158919, overlap = 1606.47
PHY-3002 : Step(42): len = 157629, overlap = 1584.5
PHY-3002 : Step(43): len = 159196, overlap = 1612.53
PHY-3002 : Step(44): len = 156738, overlap = 1627.91
PHY-3002 : Step(45): len = 157006, overlap = 1638.12
PHY-3002 : Step(46): len = 155467, overlap = 1649.66
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46702e-06
PHY-3002 : Step(47): len = 173691, overlap = 1599.38
PHY-3002 : Step(48): len = 184668, overlap = 1618.72
PHY-3002 : Step(49): len = 186656, overlap = 1560.81
PHY-3002 : Step(50): len = 189735, overlap = 1533.03
PHY-3002 : Step(51): len = 189857, overlap = 1527.25
PHY-3002 : Step(52): len = 190884, overlap = 1514.31
PHY-3002 : Step(53): len = 186525, overlap = 1533.38
PHY-3002 : Step(54): len = 186773, overlap = 1537.09
PHY-3002 : Step(55): len = 184470, overlap = 1532.44
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.93404e-06
PHY-3002 : Step(56): len = 205962, overlap = 1539.47
PHY-3002 : Step(57): len = 217180, overlap = 1416.53
PHY-3002 : Step(58): len = 221662, overlap = 1442.53
PHY-3002 : Step(59): len = 224142, overlap = 1370.44
PHY-3002 : Step(60): len = 223805, overlap = 1339.12
PHY-3002 : Step(61): len = 224498, overlap = 1367.47
PHY-3002 : Step(62): len = 221722, overlap = 1367.5
PHY-3002 : Step(63): len = 221137, overlap = 1330.97
PHY-3002 : Step(64): len = 220889, overlap = 1325.31
PHY-3002 : Step(65): len = 221886, overlap = 1347.41
PHY-3002 : Step(66): len = 221149, overlap = 1351
PHY-3002 : Step(67): len = 221475, overlap = 1309.44
PHY-3002 : Step(68): len = 220044, overlap = 1314.59
PHY-3002 : Step(69): len = 220276, overlap = 1301.34
PHY-3002 : Step(70): len = 217855, overlap = 1352.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.86808e-06
PHY-3002 : Step(71): len = 231886, overlap = 1296.94
PHY-3002 : Step(72): len = 240561, overlap = 1300.69
PHY-3002 : Step(73): len = 242431, overlap = 1263.44
PHY-3002 : Step(74): len = 244723, overlap = 1283.97
PHY-3002 : Step(75): len = 247495, overlap = 1281.78
PHY-3002 : Step(76): len = 250416, overlap = 1259.38
PHY-3002 : Step(77): len = 250330, overlap = 1244.25
PHY-3002 : Step(78): len = 250792, overlap = 1224.47
PHY-3002 : Step(79): len = 250103, overlap = 1210.69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.17362e-05
PHY-3002 : Step(80): len = 266002, overlap = 1179.84
PHY-3002 : Step(81): len = 280432, overlap = 1154.75
PHY-3002 : Step(82): len = 283202, overlap = 1090.5
PHY-3002 : Step(83): len = 284432, overlap = 1062.81
PHY-3002 : Step(84): len = 286699, overlap = 1020.31
PHY-3002 : Step(85): len = 288784, overlap = 985.844
PHY-3002 : Step(86): len = 288082, overlap = 1016.53
PHY-3002 : Step(87): len = 289399, overlap = 1018.97
PHY-3002 : Step(88): len = 288217, overlap = 967.75
PHY-3002 : Step(89): len = 288517, overlap = 948.125
PHY-3002 : Step(90): len = 287814, overlap = 951.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.34723e-05
PHY-3002 : Step(91): len = 302435, overlap = 921.031
PHY-3002 : Step(92): len = 316139, overlap = 867.844
PHY-3002 : Step(93): len = 322079, overlap = 841.312
PHY-3002 : Step(94): len = 324939, overlap = 824.938
PHY-3002 : Step(95): len = 327133, overlap = 791.875
PHY-3002 : Step(96): len = 328397, overlap = 787.875
PHY-3002 : Step(97): len = 326672, overlap = 776.375
PHY-3002 : Step(98): len = 326468, overlap = 785.188
PHY-3002 : Step(99): len = 326045, overlap = 783.812
PHY-3002 : Step(100): len = 326331, overlap = 765.938
PHY-3002 : Step(101): len = 325724, overlap = 767.938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.67231e-05
PHY-3002 : Step(102): len = 340165, overlap = 748.062
PHY-3002 : Step(103): len = 348835, overlap = 738.875
PHY-3002 : Step(104): len = 351507, overlap = 736.719
PHY-3002 : Step(105): len = 352881, overlap = 732.438
PHY-3002 : Step(106): len = 354528, overlap = 729.219
PHY-3002 : Step(107): len = 356593, overlap = 723.312
PHY-3002 : Step(108): len = 356782, overlap = 730.875
PHY-3002 : Step(109): len = 356933, overlap = 733.969
PHY-3002 : Step(110): len = 357625, overlap = 732.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.34461e-05
PHY-3002 : Step(111): len = 367957, overlap = 711.094
PHY-3002 : Step(112): len = 375941, overlap = 680.125
PHY-3002 : Step(113): len = 379010, overlap = 646.562
PHY-3002 : Step(114): len = 380648, overlap = 628.375
PHY-3002 : Step(115): len = 383751, overlap = 627.906
PHY-3002 : Step(116): len = 386016, overlap = 613.406
PHY-3002 : Step(117): len = 386019, overlap = 601.094
PHY-3002 : Step(118): len = 385617, overlap = 583.781
PHY-3002 : Step(119): len = 385568, overlap = 585.562
PHY-3002 : Step(120): len = 386346, overlap = 576.625
PHY-3002 : Step(121): len = 386420, overlap = 573.812
PHY-3002 : Step(122): len = 386479, overlap = 569.438
PHY-3002 : Step(123): len = 386913, overlap = 568.156
PHY-3002 : Step(124): len = 387197, overlap = 564.031
PHY-3002 : Step(125): len = 386520, overlap = 568.219
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000184556
PHY-3002 : Step(126): len = 393812, overlap = 542.156
PHY-3002 : Step(127): len = 398605, overlap = 495.344
PHY-3002 : Step(128): len = 399817, overlap = 504.344
PHY-3002 : Step(129): len = 400799, overlap = 504.438
PHY-3002 : Step(130): len = 402923, overlap = 503.219
PHY-3002 : Step(131): len = 404113, overlap = 511.031
PHY-3002 : Step(132): len = 403639, overlap = 510.844
PHY-3002 : Step(133): len = 403630, overlap = 484.281
PHY-3002 : Step(134): len = 404779, overlap = 503.188
PHY-3002 : Step(135): len = 405328, overlap = 505.281
PHY-3002 : Step(136): len = 404657, overlap = 507.625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00036819
PHY-3002 : Step(137): len = 408594, overlap = 486.062
PHY-3002 : Step(138): len = 411378, overlap = 469.312
PHY-3002 : Step(139): len = 412343, overlap = 468.344
PHY-3002 : Step(140): len = 413181, overlap = 449.906
PHY-3002 : Step(141): len = 414411, overlap = 448.562
PHY-3002 : Step(142): len = 415115, overlap = 441.969
PHY-3002 : Step(143): len = 415113, overlap = 447.125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000663522
PHY-3002 : Step(144): len = 417791, overlap = 441.375
PHY-3002 : Step(145): len = 419421, overlap = 443.875
PHY-3002 : Step(146): len = 419272, overlap = 439.562
PHY-3002 : Step(147): len = 419523, overlap = 435.406
PHY-3002 : Step(148): len = 421126, overlap = 441.188
PHY-3002 : Step(149): len = 422462, overlap = 434
PHY-3002 : Step(150): len = 422075, overlap = 431.281
PHY-3002 : Step(151): len = 421869, overlap = 422.375
PHY-3002 : Step(152): len = 422854, overlap = 427.5
PHY-3002 : Step(153): len = 423639, overlap = 429.625
PHY-3002 : Step(154): len = 423010, overlap = 423.688
PHY-3002 : Step(155): len = 422927, overlap = 425.281
PHY-3002 : Step(156): len = 423393, overlap = 426.281
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00117975
PHY-3002 : Step(157): len = 424620, overlap = 426.531
PHY-3002 : Step(158): len = 426285, overlap = 421.938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606208, over cnt = 1795(5%), over = 15114, worst = 237
PHY-1001 : End global iterations;  0.421625s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.4%)

PHY-1001 : Congestion index: top1 = 137.82, top5 = 91.29, top10 = 73.09, top15 = 62.82.
PHY-3001 : End congestion estimation;  0.610696s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (40.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.379091s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.75523e-05
PHY-3002 : Step(159): len = 471408, overlap = 358.781
PHY-3002 : Step(160): len = 470100, overlap = 338.969
PHY-3002 : Step(161): len = 454172, overlap = 319.594
PHY-3002 : Step(162): len = 446730, overlap = 305.438
PHY-3002 : Step(163): len = 445720, overlap = 313.781
PHY-3002 : Step(164): len = 433755, overlap = 330.25
PHY-3002 : Step(165): len = 433085, overlap = 324.656
PHY-3002 : Step(166): len = 425064, overlap = 327.281
PHY-3002 : Step(167): len = 425443, overlap = 327.812
PHY-3002 : Step(168): len = 419627, overlap = 330.438
PHY-3002 : Step(169): len = 419165, overlap = 333.781
PHY-3002 : Step(170): len = 417131, overlap = 339.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115105
PHY-3002 : Step(171): len = 423123, overlap = 339.031
PHY-3002 : Step(172): len = 426373, overlap = 336.469
PHY-3002 : Step(173): len = 433018, overlap = 328.688
PHY-3002 : Step(174): len = 434978, overlap = 327.469
PHY-3002 : Step(175): len = 438329, overlap = 322.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000230209
PHY-3002 : Step(176): len = 439708, overlap = 317.938
PHY-3002 : Step(177): len = 441336, overlap = 311
PHY-3002 : Step(178): len = 449695, overlap = 296.125
PHY-3002 : Step(179): len = 457376, overlap = 303.531
PHY-3002 : Step(180): len = 459693, overlap = 311.625
PHY-3002 : Step(181): len = 460571, overlap = 314.656
PHY-3002 : Step(182): len = 459817, overlap = 312.594
PHY-3002 : Step(183): len = 454906, overlap = 316.406
PHY-3002 : Step(184): len = 452827, overlap = 320.969
PHY-3002 : Step(185): len = 449344, overlap = 320.969
PHY-3002 : Step(186): len = 445640, overlap = 321
PHY-3002 : Step(187): len = 444529, overlap = 322.156
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 196/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580840, over cnt = 2273(6%), over = 15443, worst = 165
PHY-1001 : End global iterations;  0.551085s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 116.25, top5 = 83.38, top10 = 69.21, top15 = 61.41.
PHY-3001 : End congestion estimation;  0.847972s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (55.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393138s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46545e-05
PHY-3002 : Step(188): len = 455402, overlap = 739.719
PHY-3002 : Step(189): len = 461781, overlap = 656.812
PHY-3002 : Step(190): len = 446779, overlap = 548.219
PHY-3002 : Step(191): len = 446446, overlap = 543.781
PHY-3002 : Step(192): len = 431336, overlap = 522.906
PHY-3002 : Step(193): len = 430341, overlap = 518.938
PHY-3002 : Step(194): len = 418403, overlap = 534.594
PHY-3002 : Step(195): len = 418014, overlap = 534.344
PHY-3002 : Step(196): len = 410792, overlap = 528.844
PHY-3002 : Step(197): len = 409938, overlap = 523.719
PHY-3002 : Step(198): len = 405497, overlap = 523.906
PHY-3002 : Step(199): len = 403185, overlap = 525.531
PHY-3002 : Step(200): len = 402750, overlap = 523.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.9309e-05
PHY-3002 : Step(201): len = 403103, overlap = 509.812
PHY-3002 : Step(202): len = 404139, overlap = 508
PHY-3002 : Step(203): len = 405324, overlap = 499.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.65832e-05
PHY-3002 : Step(204): len = 412805, overlap = 485.688
PHY-3002 : Step(205): len = 416510, overlap = 471.219
PHY-3002 : Step(206): len = 429213, overlap = 423.438
PHY-3002 : Step(207): len = 432338, overlap = 409.281
PHY-3002 : Step(208): len = 429550, overlap = 387.312
PHY-3002 : Step(209): len = 428981, overlap = 379.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173166
PHY-3002 : Step(210): len = 432237, overlap = 364.844
PHY-3002 : Step(211): len = 433745, overlap = 362
PHY-3002 : Step(212): len = 438584, overlap = 359.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000330578
PHY-3002 : Step(213): len = 439943, overlap = 350.562
PHY-3002 : Step(214): len = 443744, overlap = 336.25
PHY-3002 : Step(215): len = 451945, overlap = 320.906
PHY-3002 : Step(216): len = 457941, overlap = 320.312
PHY-3002 : Step(217): len = 457439, overlap = 318.75
PHY-3002 : Step(218): len = 456867, overlap = 319.281
PHY-3002 : Step(219): len = 456672, overlap = 318.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000647143
PHY-3002 : Step(220): len = 458743, overlap = 307.906
PHY-3002 : Step(221): len = 460010, overlap = 302.594
PHY-3002 : Step(222): len = 462607, overlap = 298.219
PHY-3002 : Step(223): len = 464485, overlap = 292.438
PHY-3002 : Step(224): len = 466993, overlap = 296.031
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00109316
PHY-3002 : Step(225): len = 467579, overlap = 296.219
PHY-3002 : Step(226): len = 468137, overlap = 295.812
PHY-3002 : Step(227): len = 469222, overlap = 291.188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81568, tnet num: 16645, tinst num: 14803, tnode num: 94846, tedge num: 133672.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.023826s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (59.5%)

RUN-1004 : used memory is 542 MB, reserved memory is 523 MB, peak memory is 580 MB
OPT-1001 : Total overflow 862.31 peak overflow 5.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 546/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 656768, over cnt = 3014(8%), over = 15202, worst = 44
PHY-1001 : End global iterations;  0.738125s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (46.6%)

PHY-1001 : Congestion index: top1 = 80.28, top5 = 64.18, top10 = 57.18, top15 = 52.84.
PHY-1001 : End incremental global routing;  0.949361s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (51.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.498226s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (78.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.732419s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (63.1%)

OPT-1001 : Current memory(MB): used = 560, reserve = 542, peak = 580.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16535/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 656768, over cnt = 3014(8%), over = 15202, worst = 44
PHY-1002 : len = 777752, over cnt = 2647(7%), over = 7752, worst = 38
PHY-1002 : len = 850824, over cnt = 1442(4%), over = 3504, worst = 38
PHY-1002 : len = 888264, over cnt = 761(2%), over = 1685, worst = 17
PHY-1002 : len = 928104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.371045s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.1%)

PHY-1001 : Congestion index: top1 = 63.88, top5 = 56.41, top10 = 52.51, top15 = 49.92.
OPT-1001 : End congestion update;  1.604451s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (95.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.315230s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (49.6%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.919857s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (87.9%)

OPT-1001 : Current memory(MB): used = 568, reserve = 551, peak = 580.
OPT-1001 : End physical optimization;  4.817712s wall, 3.453125s user + 0.015625s system = 3.468750s CPU (72.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8816 LUT to BLE ...
SYN-4008 : Packed 8816 LUT and 1288 SEQ to BLE.
SYN-4003 : Packing 1626 remaining SEQ's ...
SYN-4005 : Packed 1395 SEQ with LUT/SLICE
SYN-4006 : 6241 single LUT's are left
SYN-4006 : 231 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9047/12396 primitive instances ...
PHY-3001 : End packing;  0.608134s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (69.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7878 instances
RUN-1001 : 3873 mslices, 3873 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24033 nets
RUN-1001 : 13273 nets have 2 pins
RUN-1001 : 9276 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7876 instances, 7746 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 486459, Over = 425.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11904/24033.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 879760, over cnt = 2197(6%), over = 3594, worst = 10
PHY-1002 : len = 882904, over cnt = 1656(4%), over = 2346, worst = 7
PHY-1002 : len = 897720, over cnt = 815(2%), over = 1094, worst = 7
PHY-1002 : len = 905544, over cnt = 514(1%), over = 682, worst = 6
PHY-1002 : len = 926552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.426476s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (64.6%)

PHY-1001 : Congestion index: top1 = 67.00, top5 = 57.15, top10 = 52.56, top15 = 49.73.
PHY-3001 : End congestion estimation;  1.738532s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (65.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78496, tnet num: 15583, tinst num: 7876, tnode num: 89592, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.225126s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (68.9%)

RUN-1004 : used memory is 598 MB, reserved memory is 582 MB, peak memory is 598 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.689072s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (69.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63686e-05
PHY-3002 : Step(228): len = 469637, overlap = 426.25
PHY-3002 : Step(229): len = 467163, overlap = 428.5
PHY-3002 : Step(230): len = 459935, overlap = 437
PHY-3002 : Step(231): len = 456864, overlap = 442.5
PHY-3002 : Step(232): len = 452689, overlap = 455.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27372e-05
PHY-3002 : Step(233): len = 455809, overlap = 448.25
PHY-3002 : Step(234): len = 459175, overlap = 440.25
PHY-3002 : Step(235): len = 460755, overlap = 437
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47391e-05
PHY-3002 : Step(236): len = 473005, overlap = 418.25
PHY-3002 : Step(237): len = 480071, overlap = 408.75
PHY-3002 : Step(238): len = 488362, overlap = 395
PHY-3002 : Step(239): len = 489721, overlap = 386
PHY-3002 : Step(240): len = 489985, overlap = 379.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.471786s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (6.6%)

PHY-3001 : Trial Legalized: Len = 697026
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 707/24033.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 925232, over cnt = 3485(9%), over = 6411, worst = 7
PHY-1002 : len = 948328, over cnt = 2392(6%), over = 3794, worst = 7
PHY-1002 : len = 980960, over cnt = 752(2%), over = 1105, worst = 6
PHY-1002 : len = 996464, over cnt = 194(0%), over = 264, worst = 5
PHY-1002 : len = 1.00265e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.720107s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (64.9%)

PHY-1001 : Congestion index: top1 = 61.27, top5 = 55.74, top10 = 52.83, top15 = 50.67.
PHY-3001 : End congestion estimation;  3.062133s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449416s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (76.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.95444e-05
PHY-3002 : Step(241): len = 601929, overlap = 161.5
PHY-3002 : Step(242): len = 577729, overlap = 199.5
PHY-3002 : Step(243): len = 560788, overlap = 208.5
PHY-3002 : Step(244): len = 552510, overlap = 213.75
PHY-3002 : Step(245): len = 546392, overlap = 213.5
PHY-3002 : Step(246): len = 543033, overlap = 213.25
PHY-3002 : Step(247): len = 538677, overlap = 213.25
PHY-3002 : Step(248): len = 536910, overlap = 214.75
PHY-3002 : Step(249): len = 535439, overlap = 221
PHY-3002 : Step(250): len = 532899, overlap = 223.25
PHY-3002 : Step(251): len = 532428, overlap = 224.5
PHY-3002 : Step(252): len = 530503, overlap = 223.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179089
PHY-3002 : Step(253): len = 542520, overlap = 211.25
PHY-3002 : Step(254): len = 549989, overlap = 205.25
PHY-3002 : Step(255): len = 553327, overlap = 197.25
PHY-3002 : Step(256): len = 554991, overlap = 194.75
PHY-3002 : Step(257): len = 557352, overlap = 196.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00032701
PHY-3002 : Step(258): len = 563691, overlap = 193.5
PHY-3002 : Step(259): len = 572447, overlap = 187
PHY-3002 : Step(260): len = 580988, overlap = 179.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021048s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.2%)

PHY-3001 : Legalized: Len = 622077, Over = 0
PHY-3001 : Spreading special nets. 76 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048511s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.6%)

PHY-3001 : 125 instances has been re-located, deltaX = 50, deltaY = 94, maxDist = 4.
PHY-3001 : Final: Len = 625027, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78496, tnet num: 15583, tinst num: 7876, tnode num: 89592, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.327616s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (60.0%)

RUN-1004 : used memory is 595 MB, reserved memory is 583 MB, peak memory is 627 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2044/24033.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 863056, over cnt = 3356(9%), over = 6122, worst = 8
PHY-1002 : len = 887008, over cnt = 2181(6%), over = 3312, worst = 8
PHY-1002 : len = 910392, over cnt = 951(2%), over = 1357, worst = 5
PHY-1002 : len = 924808, over cnt = 371(1%), over = 511, worst = 5
PHY-1002 : len = 934040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.340593s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (63.4%)

PHY-1001 : Congestion index: top1 = 58.58, top5 = 53.64, top10 = 50.70, top15 = 48.45.
PHY-1001 : End incremental global routing;  2.657752s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (62.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.466340s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (70.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.453576s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (63.8%)

OPT-1001 : Current memory(MB): used = 611, reserve = 599, peak = 627.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14579/24033.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 934040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117097s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (40.0%)

PHY-1001 : Congestion index: top1 = 58.58, top5 = 53.64, top10 = 50.70, top15 = 48.45.
OPT-1001 : End congestion update;  0.422781s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (37.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.332418s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (61.1%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.755381s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (47.6%)

OPT-1001 : Current memory(MB): used = 616, reserve = 602, peak = 627.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.323572s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (82.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14579/24033.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 934040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123957s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 58.58, top5 = 53.64, top10 = 50.70, top15 = 48.45.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.322328s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (63.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.756034s wall, 4.203125s user + 0.015625s system = 4.218750s CPU (62.4%)

RUN-1003 : finish command "place" in  32.353662s wall, 16.843750s user + 0.578125s system = 17.421875s CPU (53.8%)

RUN-1004 : used memory is 574 MB, reserved memory is 559 MB, peak memory is 627 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.345382s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (89.4%)

RUN-1004 : used memory is 574 MB, reserved memory is 560 MB, peak memory is 630 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7878 instances
RUN-1001 : 3873 mslices, 3873 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24033 nets
RUN-1001 : 13273 nets have 2 pins
RUN-1001 : 9276 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78496, tnet num: 15583, tinst num: 7876, tnode num: 89592, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.219064s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.9%)

RUN-1004 : used memory is 576 MB, reserved memory is 570 MB, peak memory is 630 MB
PHY-1001 : 3873 mslices, 3873 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 849752, over cnt = 3418(9%), over = 6407, worst = 8
PHY-1002 : len = 877400, over cnt = 2218(6%), over = 3407, worst = 8
PHY-1002 : len = 912648, over cnt = 523(1%), over = 733, worst = 7
PHY-1002 : len = 923320, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 923480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.350417s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (57.8%)

PHY-1001 : Congestion index: top1 = 58.10, top5 = 53.48, top10 = 50.27, top15 = 48.06.
PHY-1001 : End global routing;  2.669846s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (56.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 628, reserve = 615, peak = 630.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : clock net sd_reader/clk will be merged with clock clk_gen_inst/clk1_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 904, reserve = 895, peak = 904.
PHY-1001 : End build detailed router design. 3.039915s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (28.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 170016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.926543s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (21.1%)

PHY-1001 : Current memory(MB): used = 940, reserve = 931, peak = 940.
PHY-1001 : End phase 1; 1.932351s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (21.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.96174e+06, over cnt = 3080(0%), over = 3098, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 950, reserve = 941, peak = 950.
PHY-1001 : End initial routed; 25.874898s wall, 11.593750s user + 0.062500s system = 11.656250s CPU (45.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15016(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.048059s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (40.4%)

PHY-1001 : Current memory(MB): used = 968, reserve = 960, peak = 968.
PHY-1001 : End phase 2; 27.923159s wall, 12.421875s user + 0.062500s system = 12.484375s CPU (44.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.96174e+06, over cnt = 3080(0%), over = 3098, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.076440s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.83878e+06, over cnt = 1318(0%), over = 1325, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.340842s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (73.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.8267e+06, over cnt = 407(0%), over = 407, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.119734s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (79.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.82896e+06, over cnt = 113(0%), over = 113, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.592247s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (29.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.83062e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.337411s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (60.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.83141e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.265479s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (53.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.83162e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.245463s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (44.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.83162e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.293366s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (47.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.83163e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.168834s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (64.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.83166e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.161165s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15016(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.095923s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (15.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for U_PLL_VGA/pll_inst.fbclk[0]
PHY-1001 : 804 feed throughs used by 448 nets
PHY-1001 : End commit to database; 1.821062s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (19.7%)

PHY-1001 : Current memory(MB): used = 1065, reserve = 1061, peak = 1065.
PHY-1001 : End phase 3; 10.747741s wall, 5.171875s user + 0.031250s system = 5.203125s CPU (48.4%)

PHY-1003 : Routed, final wirelength = 2.83166e+06
PHY-1001 : Current memory(MB): used = 1071, reserve = 1066, peak = 1071.
PHY-1001 : End export database. 0.117847s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.3%)

PHY-1001 : End detail routing;  44.079573s wall, 18.968750s user + 0.093750s system = 19.062500s CPU (43.2%)

RUN-1003 : finish command "route" in  48.563936s wall, 21.140625s user + 0.093750s system = 21.234375s CPU (43.7%)

RUN-1004 : used memory is 997 MB, reserved memory is 993 MB, peak memory is 1071 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15066   out of  19600   76.87%
#reg                     3006   out of  19600   15.34%
#le                     15297
  #lut only             12291   out of  15297   80.35%
  #reg only               231   out of  15297    1.51%
  #lut&reg               2775   out of  15297   18.14%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        2   out of      4   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                                                           Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                                                     2066
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2                                      244
#3        clk_gen_inst/clk1_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc1                                      181
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck                                                 142
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                                                   72
#6        sdclk_syn_6                              GCLK               lslice             cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[1]_syn_117.q0    68
#7        clk_148m_vga_dup_1                       GCLK               pll                U_PLL_VGA/pll_inst.clkc0                                         55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15297  |14427   |639     |3022    |20      |3       |
|  ISP                               |AHBISP                                      |8163   |7875    |220     |600     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7617   |7506    |76      |279     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1774   |1768    |6       |22      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1773   |1767    |6       |24      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1775   |1769    |6       |25      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |37     |31      |6       |27      |2       |0       |
|    u_demosaic                      |demosaic                                    |446    |281     |132     |257     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |116    |65      |29      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |76     |42      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |86     |53      |33      |59      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |140    |101     |35      |61      |0       |0       |
|    u_gamma                         |gamma                                       |31     |31      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |12     |12      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |2      |2       |0       |1       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |2      |2       |0       |1       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |26     |26      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |7      |7       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |3      |3       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |3      |3       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_PLL_VGA                         |PLL_VGA                                     |0      |0       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |8      |8       |0       |7       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |606    |482     |102     |271     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |272    |229     |34      |135     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |694    |526     |103     |396     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |387    |262     |60      |267     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |138    |78      |18      |112     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |14     |7       |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |22      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |149    |108     |18      |122     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |26     |21      |0       |25      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |23      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |30      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |307    |264     |43      |129     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |44     |35      |9       |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |61     |61      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |44     |40      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |95     |77      |18      |36      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |63     |51      |12      |27      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5085   |5015    |56      |1364    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |154    |89      |65      |33      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |503    |348     |93      |295     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |503    |348     |93      |295     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |199    |137     |0       |189     |0       |0       |
|        reg_inst                    |register                                    |199    |137     |0       |189     |0       |0       |
|      trigger_inst                  |trigger                                     |304    |211     |93      |106     |0       |0       |
|        bus_inst                    |bus_top                                     |95     |59      |36      |27      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |46     |28      |18      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |47     |29      |18      |15      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |118    |89      |29      |55      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13227  
    #2          2       7928   
    #3          3        757   
    #4          4        591   
    #5        5-10       910   
    #6        11-50      478   
    #7       51-100      27    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.756462s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (94.3%)

RUN-1004 : used memory is 998 MB, reserved memory is 993 MB, peak memory is 1071 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78496, tnet num: 15583, tinst num: 7876, tnode num: 89592, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.231021s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (54.6%)

RUN-1004 : used memory is 1003 MB, reserved memory is 999 MB, peak memory is 1071 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		config_inst_syn_10
		sd_reader/clk
		sdclk_syn_12
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL U_PLL_VGA/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7876
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24033, pip num: 186064
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 804
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3173 valid insts, and 491785 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101111001110101110
BIT-1004 : PLL setting string = 0011
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  25.808054s wall, 114.093750s user + 1.546875s system = 115.640625s CPU (448.1%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1108 MB, peak memory is 1282 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240506_110021.log"
