Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct  4 22:08:48 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: f1/FSM_sequential_state_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.625        0.000                      0                  202        0.204        0.000                      0                  202        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.625        0.000                      0                  202        0.204        0.000                      0                  202        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 2.718ns (80.319%)  route 0.666ns (19.681%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  count/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    count/value_reg[40]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  count/value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    count/value_reg[44]_i_1_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.712 r  count/value_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.712    count/value_reg[48]_i_1_n_6
    SLICE_X87Y96         FDRE                                         r  count/value_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  count/value_reg[49]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y96         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[49]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 2.607ns (79.652%)  route 0.666ns (20.348%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  count/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    count/value_reg[40]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  count/value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    count/value_reg[44]_i_1_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.601 r  count/value_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.601    count/value_reg[48]_i_1_n_7
    SLICE_X87Y96         FDRE                                         r  count/value_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  count/value_reg[48]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y96         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[48]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 2.604ns (79.633%)  route 0.666ns (20.367%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  count/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    count/value_reg[40]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.598 r  count/value_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.598    count/value_reg[44]_i_1_n_6
    SLICE_X87Y95         FDRE                                         r  count/value_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  count/value_reg[45]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[45]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 2.583ns (79.501%)  route 0.666ns (20.499%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  count/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    count/value_reg[40]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.577 r  count/value_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.577    count/value_reg[44]_i_1_n_4
    SLICE_X87Y95         FDRE                                         r  count/value_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  count/value_reg[47]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[47]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 2.509ns (79.024%)  route 0.666ns (20.976%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  count/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    count/value_reg[40]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  count/value_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.503    count/value_reg[44]_i_1_n_5
    SLICE_X87Y95         FDRE                                         r  count/value_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  count/value_reg[46]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[46]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 2.493ns (78.917%)  route 0.666ns (21.083%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  count/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    count/value_reg[40]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.487 r  count/value_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.487    count/value_reg[44]_i_1_n_7
    SLICE_X87Y95         FDRE                                         r  count/value_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  count/value_reg[44]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[44]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 2.490ns (78.897%)  route 0.666ns (21.103%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.484 r  count/value_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.484    count/value_reg[40]_i_1_n_6
    SLICE_X87Y94         FDRE                                         r  count/value_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  count/value_reg[41]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[41]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 2.469ns (78.756%)  route 0.666ns (21.244%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.463 r  count/value_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.463    count/value_reg[40]_i_1_n_4
    SLICE_X87Y94         FDRE                                         r  count/value_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  count/value_reg[43]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[43]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 2.395ns (78.242%)  route 0.666ns (21.758%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.389 r  count/value_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.389    count/value_reg[40]_i_1_n_5
    SLICE_X87Y94         FDRE                                         r  count/value_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  count/value_reg[42]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[42]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 count/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 2.379ns (78.128%)  route 0.666ns (21.872%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.725     5.328    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count/value_reg[1]/Q
                         net (fo=2, routed)           0.666     6.450    f1/DI[0]
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  f1/value[0]_i_5/O
                         net (fo=1, routed)           0.000     6.574    count/S[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  count/value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    count/value_reg[0]_i_2_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  count/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    count/value_reg[4]_i_1_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  count/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    count/value_reg[8]_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  count/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    count/value_reg[12]_i_1_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  count/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    count/value_reg[16]_i_1_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  count/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    count/value_reg[20]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  count/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    count/value_reg[24]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  count/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    count/value_reg[28]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  count/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    count/value_reg[32]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  count/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    count/value_reg[36]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.373 r  count/value_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.373    count/value_reg[40]_i_1_n_7
    SLICE_X87Y94         FDRE                                         r  count/value_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    count/clock_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  count/value_reg[40]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    count/value_reg[40]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 d3/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.242%)  route 0.177ns (48.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.604     1.523    d3/clock_IBUF_BUFG
    SLICE_X82Y88         FDRE                                         r  d3/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  d3/clean_reg/Q
                         net (fo=2, routed)           0.177     1.841    f1/cleanD
    SLICE_X88Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.886 r  f1//FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    f1//FSM_sequential_state[1]_i_1_n_0
    SLICE_X88Y88         FDRE                                         r  f1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.042    f1/clock_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  f1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.120     1.682    f1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 f1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.124%)  route 0.090ns (26.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.604     1.523    f1/clock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  f1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.148     1.671 r  f1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.090     1.762    f1/state[0]
    SLICE_X88Y87         LUT3 (Prop_lut3_I1_O)        0.098     1.860 r  f1//FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    f1//FSM_sequential_state[2]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  f1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.875     2.040    f1/clock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  f1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.120     1.643    f1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 count/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.604     1.523    count/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  count/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count/value_reg[12]/Q
                         net (fo=2, routed)           0.067     1.731    count/value_reg[15]_0[0]
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.855 r  count/value_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.855    count/value_reg[12]_i_1_n_6
    SLICE_X87Y87         FDRE                                         r  count/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.875     2.040    count/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  count/value_reg[13]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    count/value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 count/value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.605     1.524    count/clock_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  count/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count/value_reg[16]/Q
                         net (fo=2, routed)           0.067     1.732    count/value_reg[19]_0[0]
    SLICE_X87Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.856 r  count/value_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.856    count/value_reg[16]_i_1_n_6
    SLICE_X87Y88         FDRE                                         r  count/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.042    count/clock_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  count/value_reg[17]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    count/value_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 count/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    count/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  count/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count/value_reg[4]/Q
                         net (fo=2, routed)           0.067     1.730    count/value_reg[7]_0[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.854 r  count/value_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    count/value_reg[4]_i_1_n_6
    SLICE_X87Y85         FDRE                                         r  count/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    count/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  count/value_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.105     1.627    count/value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 count/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    count/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  count/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count/value_reg[8]/Q
                         net (fo=2, routed)           0.067     1.730    count/value_reg[11]_0[0]
    SLICE_X87Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.854 r  count/value_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    count/value_reg[8]_i_1_n_6
    SLICE_X87Y86         FDRE                                         r  count/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    count/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  count/value_reg[9]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    count/value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count/value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.604     1.523    count/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  count/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count/value_reg[14]/Q
                         net (fo=2, routed)           0.067     1.731    count/value_reg[15]_0[2]
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.858 r  count/value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    count/value_reg[12]_i_1_n_4
    SLICE_X87Y87         FDRE                                         r  count/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.875     2.040    count/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  count/value_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    count/value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    count/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  count/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count/value_reg[10]/Q
                         net (fo=2, routed)           0.067     1.730    count/value_reg[11]_0[2]
    SLICE_X87Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.857 r  count/value_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    count/value_reg[8]_i_1_n_4
    SLICE_X87Y86         FDRE                                         r  count/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    count/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  count/value_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    count/value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    count/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  count/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count/value_reg[6]/Q
                         net (fo=2, routed)           0.067     1.730    count/value_reg[7]_0[2]
    SLICE_X87Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.857 r  count/value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    count/value_reg[4]_i_1_n_4
    SLICE_X87Y85         FDRE                                         r  count/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    count/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  count/value_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.105     1.627    count/value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count/value_reg[2]/Q
                         net (fo=2, routed)           0.067     1.730    count/DI[1]
    SLICE_X87Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.857 r  count/value_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.857    count/value_reg[0]_i_2_n_4
    SLICE_X87Y84         FDRE                                         r  count/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.873     2.038    count/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  count/value_reg[3]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.105     1.627    count/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y87    count/value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y87    count/value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y87    count/value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    count/value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    count/value_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    count/value_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    count/value_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y84    count/value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    count/value_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    count/value_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    count/value_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    count/value_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    count/value_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    count/value_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    count/value_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    d1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    d1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    d1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    d3/clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    count/value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    count/value_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    count/value_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    d1/clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    d2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    d2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    d2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d2/count_reg[8]/C



