RADEON_CLK_PIN_CNTL,VAR_0
RADEON_DONT_USE_XTALIN,VAR_1
RADEON_M_SPLL_REF_FB_DIV,VAR_2
RADEON_SCLK_CNTL,VAR_3
RADEON_SCLK_SRC_SEL_MASK,VAR_4
RADEON_SPLL_CNTL,VAR_5
RADEON_SPLL_FB_DIV_MASK,VAR_6
RADEON_SPLL_FB_DIV_SHIFT,VAR_7
RADEON_SPLL_PVG_MASK,VAR_8
RADEON_SPLL_PVG_SHIFT,VAR_9
RADEON_SPLL_RESET,VAR_10
RADEON_SPLL_SLEEP,VAR_11
RREG32_PLL,FUNC_0
WREG32_PLL,FUNC_1
calc_eng_mem_clock,FUNC_2
udelay,FUNC_3
radeon_legacy_set_engine_clock,FUNC_4
rdev,VAR_12
eng_clock,VAR_13
tmp,VAR_14
fb_div,VAR_15
post_div,VAR_16
