{"top":"global._Main",
"namespaces":{
  "global":{
    "modules":{
      "Mux2xBits4":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x4_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",4]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x4_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x4_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x4_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x4_inst0.out"]
        ]
      },
      "Mux4xBits4":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["I2",["Array",4,"BitIn"]],
          ["I3",["Array",4,"BitIn"]],
          ["S",["Array",2,"BitIn"]],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux4x4_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",4], "width":["Int",4]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux4x4_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux4x4_inst0.in.data.1"],
          ["self.I2","coreir_commonlib_mux4x4_inst0.in.data.2"],
          ["self.I3","coreir_commonlib_mux4x4_inst0.in.data.3"],
          ["self.S","coreir_commonlib_mux4x4_inst0.in.sel"],
          ["self.O","coreir_commonlib_mux4x4_inst0.out"]
        ]
      },
      "_Main":{
        "type":["Record",[
          ["write_addr0",["Array",2,"BitIn"]],
          ["write_data0",["Array",4,"BitIn"]],
          ["write_addr1",["Array",2,"BitIn"]],
          ["write_data1",["Array",4,"BitIn"]],
          ["read_addr0",["Array",2,"BitIn"]],
          ["read_data0",["Array",4,"Bit"]],
          ["read_addr1",["Array",2,"BitIn"]],
          ["read_data1",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "my_regfile":{
            "modref":"global.my_regfile"
          }
        },
        "connections":[
          ["self.ASYNCRESET","my_regfile.ASYNCRESET"],
          ["self.CLK","my_regfile.CLK"],
          ["self.read_addr0","my_regfile.read_0.addr"],
          ["self.read_data0","my_regfile.read_0.data"],
          ["self.read_addr1","my_regfile.read_1.addr"],
          ["self.read_data1","my_regfile.read_1.data"],
          ["self.write_addr0","my_regfile.write_0.addr"],
          ["self.write_data0","my_regfile.write_0.data"],
          ["self.write_addr1","my_regfile.write_1.addr"],
          ["self.write_data1","my_regfile.write_1.data"]
        ]
      },
      "my_regfile":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["write_0",["Record",[["data",["Array",4,"BitIn"]],["addr",["Array",2,"BitIn"]]]]],
          ["read_0",["Record",[["data",["Array",4,"Bit"]],["addr",["Array",2,"BitIn"]]]]],
          ["write_1",["Record",[["data",["Array",4,"BitIn"]],["addr",["Array",2,"BitIn"]]]]],
          ["read_1",["Record",[["data",["Array",4,"Bit"]],["addr",["Array",2,"BitIn"]]]]]
        ]],
        "instances":{
          "Mux2xBits4_inst0":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst1":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst10":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst11":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst2":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst3":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst4":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst5":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst6":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst7":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst8":{
            "modref":"global.Mux2xBits4"
          },
          "Mux2xBits4_inst9":{
            "modref":"global.Mux2xBits4"
          },
          "Mux4xBits4_inst0":{
            "modref":"global.Mux4xBits4"
          },
          "Mux4xBits4_inst1":{
            "modref":"global.Mux4xBits4"
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",4]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "reg_PR_inst1":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",4]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "reg_PR_inst2":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",4]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "reg_PR_inst3":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",4]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.out","Mux2xBits4_inst0.I0"],
          ["self.write_0.data","Mux2xBits4_inst0.I1"],
          ["Mux2xBits4_inst6.I0","Mux2xBits4_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBits4_inst0.S"],
          ["reg_PR_inst1.out","Mux2xBits4_inst1.I0"],
          ["self.write_0.data","Mux2xBits4_inst1.I1"],
          ["Mux2xBits4_inst7.I0","Mux2xBits4_inst1.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBits4_inst1.S"],
          ["Mux2xBits4_inst4.O","Mux2xBits4_inst10.I0"],
          ["self.write_1.data","Mux2xBits4_inst10.I1"],
          ["self.read_0.data","Mux2xBits4_inst10.O"],
          ["magma_Bits_2_eq_inst10.out","Mux2xBits4_inst10.S"],
          ["Mux2xBits4_inst5.O","Mux2xBits4_inst11.I0"],
          ["self.write_1.data","Mux2xBits4_inst11.I1"],
          ["self.read_1.data","Mux2xBits4_inst11.O"],
          ["magma_Bits_2_eq_inst11.out","Mux2xBits4_inst11.S"],
          ["reg_PR_inst2.out","Mux2xBits4_inst2.I0"],
          ["self.write_0.data","Mux2xBits4_inst2.I1"],
          ["Mux2xBits4_inst8.I0","Mux2xBits4_inst2.O"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBits4_inst2.S"],
          ["reg_PR_inst3.out","Mux2xBits4_inst3.I0"],
          ["self.write_0.data","Mux2xBits4_inst3.I1"],
          ["Mux2xBits4_inst9.I0","Mux2xBits4_inst3.O"],
          ["magma_Bits_2_eq_inst3.out","Mux2xBits4_inst3.S"],
          ["Mux4xBits4_inst0.O","Mux2xBits4_inst4.I0"],
          ["self.write_0.data","Mux2xBits4_inst4.I1"],
          ["magma_Bits_2_eq_inst4.out","Mux2xBits4_inst4.S"],
          ["Mux4xBits4_inst1.O","Mux2xBits4_inst5.I0"],
          ["self.write_0.data","Mux2xBits4_inst5.I1"],
          ["magma_Bits_2_eq_inst5.out","Mux2xBits4_inst5.S"],
          ["self.write_1.data","Mux2xBits4_inst6.I1"],
          ["reg_PR_inst0.in","Mux2xBits4_inst6.O"],
          ["magma_Bits_2_eq_inst6.out","Mux2xBits4_inst6.S"],
          ["self.write_1.data","Mux2xBits4_inst7.I1"],
          ["reg_PR_inst1.in","Mux2xBits4_inst7.O"],
          ["magma_Bits_2_eq_inst7.out","Mux2xBits4_inst7.S"],
          ["self.write_1.data","Mux2xBits4_inst8.I1"],
          ["reg_PR_inst2.in","Mux2xBits4_inst8.O"],
          ["magma_Bits_2_eq_inst8.out","Mux2xBits4_inst8.S"],
          ["self.write_1.data","Mux2xBits4_inst9.I1"],
          ["reg_PR_inst3.in","Mux2xBits4_inst9.O"],
          ["magma_Bits_2_eq_inst9.out","Mux2xBits4_inst9.S"],
          ["reg_PR_inst0.out","Mux4xBits4_inst0.I0"],
          ["reg_PR_inst1.out","Mux4xBits4_inst0.I1"],
          ["reg_PR_inst2.out","Mux4xBits4_inst0.I2"],
          ["reg_PR_inst3.out","Mux4xBits4_inst0.I3"],
          ["self.read_0.addr","Mux4xBits4_inst0.S"],
          ["reg_PR_inst0.out","Mux4xBits4_inst1.I0"],
          ["reg_PR_inst1.out","Mux4xBits4_inst1.I1"],
          ["reg_PR_inst2.out","Mux4xBits4_inst1.I2"],
          ["reg_PR_inst3.out","Mux4xBits4_inst1.I3"],
          ["self.read_1.addr","Mux4xBits4_inst1.S"],
          ["magma_Bits_2_eq_inst0.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst6.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_1_2.out"],
          ["magma_Bits_2_eq_inst7.in1","const_1_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst8.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst3.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst9.in1","const_3_2.out"],
          ["self.write_0.addr","magma_Bits_2_eq_inst0.in0"],
          ["self.write_0.addr","magma_Bits_2_eq_inst1.in0"],
          ["self.write_1.addr","magma_Bits_2_eq_inst10.in0"],
          ["self.read_0.addr","magma_Bits_2_eq_inst10.in1"],
          ["self.write_1.addr","magma_Bits_2_eq_inst11.in0"],
          ["self.read_1.addr","magma_Bits_2_eq_inst11.in1"],
          ["self.write_0.addr","magma_Bits_2_eq_inst2.in0"],
          ["self.write_0.addr","magma_Bits_2_eq_inst3.in0"],
          ["self.write_0.addr","magma_Bits_2_eq_inst4.in0"],
          ["self.read_0.addr","magma_Bits_2_eq_inst4.in1"],
          ["self.write_0.addr","magma_Bits_2_eq_inst5.in0"],
          ["self.read_1.addr","magma_Bits_2_eq_inst5.in1"],
          ["self.write_1.addr","magma_Bits_2_eq_inst6.in0"],
          ["self.write_1.addr","magma_Bits_2_eq_inst7.in0"],
          ["self.write_1.addr","magma_Bits_2_eq_inst8.in0"],
          ["self.write_1.addr","magma_Bits_2_eq_inst9.in0"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.ASYNCRESET","reg_PR_inst1.arst"],
          ["self.CLK","reg_PR_inst1.clk"],
          ["self.ASYNCRESET","reg_PR_inst2.arst"],
          ["self.CLK","reg_PR_inst2.clk"],
          ["self.ASYNCRESET","reg_PR_inst3.arst"],
          ["self.CLK","reg_PR_inst3.clk"]
        ]
      }
    }
  }
}
}
