0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM0_0_0/sim/design_1_BRAM0_0_0.v,1705536185,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM1_0_0/sim/design_1_BRAM1_0_0.v,,design_1_BRAM0_0_0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM1_0_0/sim/design_1_BRAM1_0_0.v,1705539328,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/sim/design_1.v,,design_1_BRAM1_0_0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1705536354,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_blk_mem_gen_0_0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_0_0/sim/design_1_kcpsm6_0_0.v,1705536185,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM0_0_0/sim/design_1_BRAM0_0_0.v,,design_1_kcpsm6_0_0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_1_0/sim/design_1_kcpsm6_1_0.v,1705466903,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,,design_1_kcpsm6_1_0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1705522601,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_0_0/sim/design_1_kcpsm6_0_0.v,,design_1_xlconstant_0_0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/sim/design_1.v,1705539328,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sources_1/imports/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sim_1/new/tb.v,1705539669,verilog,,,,tb,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd,1400661852,vhdl,,,,kcpsm6,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sources_1/imports/Final/fidex/BRAM0.vhd,1705532704,vhdl,,,,bram0,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sources_1/imports/design_1_wrapper.v,1705539328,verilog,,C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sim_1/new/tb.v,,design_1_wrapper,,,,,,,,
C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sources_1/imports/fidex_even/BRAM1.vhd,1705539255,vhdl,,,,bram1,,,,,,,,
