# VeriGen - A Verilog Fuzzer with a focus on the Generate and Hierarchical Naming constructs.
*Watch this space*
