// Seed: 3499797927
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd53
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire _id_3;
  parameter id_4 = "";
  logic [id_3  !=?  1 : 1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire _id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  logic id_11;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_6
  );
endmodule
