###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:32 2015
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.132
+ Phase Shift                   6.000
= Required Time                 6.768
- Arrival Time                  6.562
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.306 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.460 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.773 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.073 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    1.972 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.319 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.564 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.654 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.855 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.246 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.599 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.853 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.331 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.567 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.257 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.557 | 0.539 |   5.590 |    5.796 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.423 | 0.325 |   5.915 |    6.121 | 
     | I0/receiveTOP/TIM/CLKS/U11               | B ^ -> Y ^     | AND2X2  | 0.139 | 0.193 |   6.108 |    6.313 | 
     | I0/receiveTOP/TIM/CLKS/U9                | A ^ -> Y v     | INVX2   | 0.112 | 0.114 |   6.222 |    6.428 | 
     | I0/receiveTOP/TIM/CLKS/U54               | A v -> Y v     | XOR2X1  | 0.151 | 0.180 |   6.402 |    6.608 | 
     | I0/receiveTOP/TIM/CLKS/U55               | C v -> Y ^     | OAI21X1 | 0.183 | 0.160 |   6.562 |    6.768 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | D ^            | DFFSR   | 0.183 | 0.001 |   6.562 |    6.768 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.106 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.048 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.361 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.680 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.302 | 0.015 |   0.900 |    0.695 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         0.123
+ Phase Shift                   6.000
= Required Time                 6.778
- Arrival Time                  6.571
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.307 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.461 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.774 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.074 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    1.972 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.319 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.565 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.655 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.856 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.246 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.599 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.854 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.332 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.568 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.257 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.557 | 0.539 |   5.590 |    5.796 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.423 | 0.325 |   5.915 |    6.121 | 
     | I0/receiveTOP/TIM/CLKS/U11               | B ^ -> Y ^     | AND2X2  | 0.139 | 0.193 |   6.108 |    6.314 | 
     | I0/receiveTOP/TIM/CLKS/U56               | B ^ -> Y v     | NAND2X1 | 0.207 | 0.139 |   6.247 |    6.453 | 
     | I0/receiveTOP/TIM/CLKS/U7                | A v -> Y v     | XOR2X1  | 0.133 | 0.196 |   6.443 |    6.649 | 
     | I0/receiveTOP/TIM/CLKS/U58               | B v -> Y ^     | NAND2X1 | 0.141 | 0.128 |   6.571 |    6.778 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | D ^            | DFFSR   | 0.141 | 0.000 |   6.571 |    6.778 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.107 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.048 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.361 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.679 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.302 | 0.016 |   0.901 |    0.695 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[2] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.134
+ Phase Shift                   6.000
= Required Time                 6.742
- Arrival Time                  6.520
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.322 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.476 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.789 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.089 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    1.987 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.334 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.580 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.670 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.871 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.261 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.614 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.869 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.347 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.583 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.272 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.260 |   5.311 |    5.533 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.200 | 0.239 |   5.551 |    5.772 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.450 | 0.254 |   5.804 |    6.026 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.162 | 0.151 |   5.955 |    6.177 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.396 | 0.173 |   6.129 |    6.350 | 
     | I0/receiveTOP/RCU/U11               | A v -> Y ^     | INVX1   | 0.277 | 0.279 |   6.408 |    6.629 | 
     | I0/receiveTOP/RCU/U384              | B ^ -> Y v     | OAI21X1 | 0.196 | 0.112 |   6.520 |    6.741 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | D v            | DFFSR   | 0.196 | 0.001 |   6.520 |    6.742 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.122 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.033 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.346 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.295 | 0.300 |   0.867 |    0.646 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | CLK ^          | DFFSR  | 0.301 | 0.009 |   0.876 |    0.654 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[14] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         0.121
+ Phase Shift                   6.000
= Required Time                 6.762
- Arrival Time                  6.540
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.322 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.476 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.801 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.082 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.628 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    1.979 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.428 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.654 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.280 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.596 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.714 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.815 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.009 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.276 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.696 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.298 | 0.347 |   4.820 |    5.042 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.300 | 0.302 |   5.122 |    5.344 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.226 | 0.238 |   5.360 |    5.582 | 
     | I0/SD/SDController/Countstates/add_35_aco/U128    | B v -> Y ^     | NAND2X1 | 0.303 | 0.256 |   5.616 |    5.838 | 
     | I0/SD/SDController/Countstates/add_35_aco/U95     | B ^ -> Y ^     | OR2X2   | 0.116 | 0.333 |   5.949 |    6.171 | 
     | I0/SD/SDController/Countstates/add_35_aco/U93     | A ^ -> Y v     | INVX1   | 0.093 | 0.101 |   6.050 |    6.272 | 
     | I0/SD/SDController/Countstates/add_35_aco/U91     | A v -> Y ^     | NAND2X1 | 0.129 | 0.127 |   6.177 |    6.399 | 
     | I0/SD/SDController/Countstates/add_35_aco/U92     | B ^ -> Y v     | NAND2X1 | 0.109 | 0.095 |   6.271 |    6.494 | 
     | I0/SD/SDController/Countstates/U31                | A v -> Y ^     | MUX2X1  | 0.310 | 0.145 |   6.417 |    6.639 | 
     | I0/SD/SDController/Countstates/U74                | A ^ -> Y v     | INVX1   | 0.129 | 0.123 |   6.540 |    6.762 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[14] | D v            | DFFSR   | 0.129 | 0.000 |   6.540 |    6.762 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.122 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.032 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.357 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.639 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.299 | 0.021 |   0.883 |    0.660 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[1] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         0.128
+ Phase Shift                   6.000
= Required Time                 6.747
- Arrival Time                  6.508
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.339 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.493 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.806 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.106 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.005 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.352 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.597 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.687 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.888 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.278 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.632 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.886 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.364 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.600 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.290 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.260 |   5.311 |    5.550 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.200 | 0.239 |   5.551 |    5.789 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.450 | 0.254 |   5.804 |    6.043 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.162 | 0.151 |   5.955 |    6.194 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.396 | 0.173 |   6.129 |    6.367 | 
     | I0/receiveTOP/RCU/U11               | A v -> Y ^     | INVX1   | 0.277 | 0.279 |   6.408 |    6.647 | 
     | I0/receiveTOP/RCU/U359              | B ^ -> Y v     | OAI21X1 | 0.165 | 0.100 |   6.508 |    6.747 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | D v            | DFFSR   | 0.165 | 0.000 |   6.508 |    6.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.139 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.015 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.329 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.295 | 0.300 |   0.867 |    0.628 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.300 | 0.008 |   0.875 |    0.636 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[14] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.760
- Arrival Time                  6.501
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.359 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.513 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.838 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.119 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.648 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.232 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.696 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    2.934 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.053 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.337 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.512 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.826 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.076 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.504 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.846 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.047 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.298 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.549 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    5.913 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U10     | A ^ -> Y v     | NOR2X1  | 0.304 | 0.358 |   6.012 |    6.272 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U4      | A v -> Y v     | XNOR2X1 | 0.150 | 0.228 |   6.240 |    6.500 | 
     | I0/SD/SDController/LoadFIFO/U50                | A v -> Y ^     | MUX2X1  | 0.220 | 0.148 |   6.388 |    6.648 | 
     | I0/SD/SDController/LoadFIFO/U63                | A ^ -> Y v     | INVX1   | 0.108 | 0.113 |   6.501 |    6.760 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | D v            | DFFSR   | 0.108 | 0.000 |   6.501 |    6.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.159 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.005 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.320 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.602 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.299 | 0.015 |   0.876 |    0.617 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[13] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.762
- Arrival Time                  6.498
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.364 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.518 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.843 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.124 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.670 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.021 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.470 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.696 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.323 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.639 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.756 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.857 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.051 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.318 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.738 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.033 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.209 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.531 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.415 | 0.405 |   5.672 |    5.936 | 
     | I0/SD/SDController/Countstates/add_35_aco/U17     | A ^ -> Y v     | NOR2X1  | 0.285 | 0.327 |   5.999 |    6.263 | 
     | I0/SD/SDController/Countstates/add_35_aco/U140    | A v -> Y v     | XOR2X1  | 0.156 | 0.229 |   6.228 |    6.492 | 
     | I0/SD/SDController/Countstates/U24                | A v -> Y ^     | MUX2X1  | 0.163 | 0.134 |   6.362 |    6.626 | 
     | I0/SD/SDController/Countstates/U67                | A ^ -> Y v     | INVX1   | 0.128 | 0.135 |   6.497 |    6.762 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | D v            | DFFSR   | 0.128 | 0.001 |   6.498 |    6.762 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.164 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.010 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.314 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.597 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.299 | 0.021 |   0.882 |    0.618 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[15] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.788
- Arrival Time                  6.494
= Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.394 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.548 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.873 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.154 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.683 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.267 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.731 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    2.969 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.088 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.372 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.547 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.861 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.111 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.539 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.881 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.082 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.333 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.584 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    5.948 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U5      | A ^ -> Y v     | NOR2X1  | 0.296 | 0.350 |   6.004 |    6.298 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U103    | A v -> Y v     | XNOR2X1 | 0.147 | 0.223 |   6.228 |    6.522 | 
     | I0/SD/SDController/LoadFIFO/U44                | A v -> Y ^     | MUX2X1  | 0.244 | 0.133 |   6.361 |    6.655 | 
     | I0/SD/SDController/LoadFIFO/U61                | A ^ -> Y v     | INVX1   | 0.130 | 0.133 |   6.494 |    6.788 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | D v            | DFFSR   | 0.130 | 0.000 |   6.494 |    6.788 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.194 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.040 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.285 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.593 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |    0.614 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[3] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.125
+ Phase Shift                   6.000
= Required Time                 6.744
- Arrival Time                  6.445
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.399 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.553 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.866 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.166 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.065 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.412 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.657 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.747 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.948 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.339 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.692 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.946 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.424 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.660 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.350 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.260 |   5.311 |    5.610 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.200 | 0.239 |   5.551 |    5.850 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.450 | 0.254 |   5.804 |    6.103 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.162 | 0.151 |   5.955 |    6.254 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.396 | 0.173 |   6.129 |    6.428 | 
     | I0/receiveTOP/RCU/U391              | A v -> Y ^     | NAND2X1 | 0.170 | 0.213 |   6.342 |    6.641 | 
     | I0/receiveTOP/RCU/U392              | B ^ -> Y v     | NAND2X1 | 0.156 | 0.103 |   6.445 |    6.744 | 
     | I0/receiveTOP/RCU/\cur_state_reg[3] | D v            | DFFSR   | 0.156 | 0.001 |   6.445 |    6.744 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.199 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.045 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.280 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    0.561 | 
     | I0/receiveTOP/RCU/\cur_state_reg[3] | CLK ^          | DFFSR  | 0.281 | 0.010 |   0.869 |    0.571 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[11] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.123
+ Phase Shift                   6.000
= Required Time                 6.759
- Arrival Time                  6.451
= Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.408 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.562 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.887 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.168 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.714 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.065 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.514 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.740 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.367 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.682 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.800 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.901 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.095 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.362 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.782 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.077 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.253 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.575 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.415 | 0.405 |   5.672 |    5.980 | 
     | I0/SD/SDController/Countstates/add_35_aco/U29     | B ^ -> Y v     | NOR2X1  | 0.241 | 0.277 |   5.949 |    6.257 | 
     | I0/SD/SDController/Countstates/add_35_aco/U112    | A v -> Y v     | XNOR2X1 | 0.168 | 0.226 |   6.175 |    6.483 | 
     | I0/SD/SDController/Countstates/U185               | B v -> Y ^     | MUX2X1  | 0.176 | 0.125 |   6.300 |    6.608 | 
     | I0/SD/SDController/Countstates/U21                | A ^ -> Y v     | INVX1   | 0.142 | 0.150 |   6.450 |    6.759 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[11] | D v            | DFFSR   | 0.142 | 0.001 |   6.451 |    6.759 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.208 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.054 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.271 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.553 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.299 | 0.021 |   0.882 |    0.574 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[12] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         0.118
+ Phase Shift                   6.000
= Required Time                 6.754
- Arrival Time                  6.444
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.410 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.564 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.889 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.170 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.716 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.067 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.516 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.742 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.368 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.684 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.802 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.903 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.097 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.364 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.784 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.298 | 0.347 |   4.820 |    5.130 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.300 | 0.302 |   5.122 |    5.432 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.226 | 0.238 |   5.360 |    5.670 | 
     | I0/SD/SDController/Countstates/add_35_aco/U128    | B v -> Y ^     | NAND2X1 | 0.303 | 0.256 |   5.616 |    5.926 | 
     | I0/SD/SDController/Countstates/add_35_aco/U22     | A ^ -> Y v     | NOR2X1  | 0.312 | 0.331 |   5.947 |    6.257 | 
     | I0/SD/SDController/Countstates/add_35_aco/U115    | A v -> Y v     | XNOR2X1 | 0.153 | 0.233 |   6.180 |    6.490 | 
     | I0/SD/SDController/Countstates/U23                | A v -> Y ^     | MUX2X1  | 0.150 | 0.140 |   6.319 |    6.630 | 
     | I0/SD/SDController/Countstates/U64                | A ^ -> Y v     | INVX1   | 0.117 | 0.124 |   6.443 |    6.754 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[12] | D v            | DFFSR   | 0.117 | 0.001 |   6.444 |    6.754 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.210 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.056 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.269 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.551 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.298 | 0.011 |   0.872 |    0.562 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[10] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.121
+ Phase Shift                   6.000
= Required Time                 6.761
- Arrival Time                  6.435
= Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.426 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.580 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.905 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.186 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.732 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.083 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.532 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.758 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.384 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.700 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.818 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.919 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.113 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.380 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.800 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.095 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.271 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.593 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.415 | 0.405 |   5.672 |    5.998 | 
     | I0/SD/SDController/Countstates/add_35_aco/U34     | B ^ -> Y v     | NOR2X1  | 0.263 | 0.281 |   5.952 |    6.278 | 
     | I0/SD/SDController/Countstates/add_35_aco/U114    | A v -> Y v     | XNOR2X1 | 0.168 | 0.230 |   6.183 |    6.509 | 
     | I0/SD/SDController/Countstates/U184               | B v -> Y ^     | MUX2X1  | 0.264 | 0.123 |   6.306 |    6.632 | 
     | I0/SD/SDController/Countstates/U41                | A ^ -> Y v     | INVX1   | 0.129 | 0.129 |   6.435 |    6.761 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[10] | D v            | DFFSR   | 0.129 | 0.000 |   6.435 |    6.761 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.226 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.072 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.253 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.535 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.299 | 0.021 |   0.882 |    0.556 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.124
+ Phase Shift                   6.000
= Required Time                 6.785
- Arrival Time                  6.458
= Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.427 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.581 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.906 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.186 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.716 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.299 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.763 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.001 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.120 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.404 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.579 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.894 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.143 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.571 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.914 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.114 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.365 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.616 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    5.981 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U29     | B ^ -> Y v     | NOR2X1  | 0.262 | 0.313 |   5.968 |    6.294 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U89     | A v -> Y v     | XNOR2X1 | 0.148 | 0.216 |   6.184 |    6.510 | 
     | I0/SD/SDController/LoadFIFO/U169               | B v -> Y ^     | MUX2X1  | 0.228 | 0.120 |   6.304 |    6.630 | 
     | I0/SD/SDController/LoadFIFO/U22                | A ^ -> Y v     | INVX1   | 0.149 | 0.154 |   6.457 |    6.784 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | D v            | DFFSR   | 0.149 | 0.001 |   6.458 |    6.785 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.227 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.073 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.252 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.561 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |    0.582 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[4] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[4] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.122
+ Phase Shift                   6.000
= Required Time                 6.747
- Arrival Time                  6.416
= Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.431 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.585 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.898 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.198 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.097 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.444 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.689 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.779 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.980 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.371 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.724 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.978 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.456 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.692 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.382 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.260 |   5.311 |    5.642 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.200 | 0.239 |   5.551 |    5.882 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.450 | 0.254 |   5.804 |    6.135 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.162 | 0.151 |   5.955 |    6.286 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.396 | 0.173 |   6.129 |    6.459 | 
     | I0/receiveTOP/RCU/U371              | B v -> Y ^     | NAND2X1 | 0.201 | 0.201 |   6.330 |    6.661 | 
     | I0/receiveTOP/RCU/U372              | B ^ -> Y v     | NAND2X1 | 0.140 | 0.086 |   6.415 |    6.746 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | D v            | DFFSR   | 0.140 | 0.000 |   6.416 |    6.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.231 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.077 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.248 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    0.529 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    0.538 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[7] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.128
+ Phase Shift                   6.000
= Required Time                 6.757
- Arrival Time                  6.424
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.587 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.912 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.193 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.739 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.090 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.539 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.765 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.392 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.707 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.825 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.926 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.120 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.387 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.807 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.102 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.278 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.600 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.384 | 0.363 |   5.630 |    5.963 | 
     | I0/SD/SDController/Countstates/add_35_aco/U52    | B ^ -> Y v     | NOR2X1  | 0.249 | 0.276 |   5.905 |    6.238 | 
     | I0/SD/SDController/Countstates/add_35_aco/U45    | A v -> Y v     | XNOR2X1 | 0.162 | 0.224 |   6.129 |    6.462 | 
     | I0/SD/SDController/Countstates/U8                | A v -> Y ^     | MUX2X1  | 0.298 | 0.129 |   6.259 |    6.592 | 
     | I0/SD/SDController/Countstates/U69               | A ^ -> Y v     | INVX1   | 0.165 | 0.165 |   6.423 |    6.757 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[7] | D v            | DFFSR   | 0.165 | 0.001 |   6.424 |    6.757 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.233 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.246 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.528 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.299 | 0.024 |   0.885 |    0.552 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.117
+ Phase Shift                   6.000
= Required Time                 6.787
- Arrival Time                  6.452
= Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.435 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.589 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    0.902 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.202 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.101 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.448 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.693 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.783 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    2.984 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.375 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.728 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    3.982 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.460 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.696 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.386 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.557 | 0.539 |   5.590 |    5.925 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.423 | 0.325 |   5.915 |    6.250 | 
     | I0/receiveTOP/TIM/CLKS/U19               | A ^ -> Y ^     | AND2X2  | 0.153 | 0.234 |   6.148 |    6.483 | 
     | I0/receiveTOP/TIM/CLKS/U51               | A ^ -> Y v     | XOR2X1  | 0.146 | 0.190 |   6.338 |    6.673 | 
     | I0/receiveTOP/TIM/CLKS/U15               | B v -> Y ^     | NAND2X1 | 0.110 | 0.114 |   6.452 |    6.787 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | D ^            | DFFSR   | 0.110 | 0.000 |   6.452 |    6.787 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.235 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.081 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.232 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.551 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.302 | 0.019 |   0.904 |    0.570 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[15] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.753
- Arrival Time                  6.418
= Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.161 |       |   0.100 |    0.435 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.589 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.914 | 
     | nclk__L2_I4                                       | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.195 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.741 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.092 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.541 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.767 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.393 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.709 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.826 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.927 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.122 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.389 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.809 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.298 | 0.347 |   4.820 |    5.155 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.300 | 0.302 |   5.122 |    5.457 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.226 | 0.238 |   5.360 |    5.695 | 
     | I0/SD/SDController/Countstates/add_35_aco/U96     | A v -> Y ^     | NAND2X1 | 0.280 | 0.269 |   5.629 |    5.964 | 
     | I0/SD/SDController/Countstates/add_35_aco/U5      | A ^ -> Y v     | NOR2X1  | 0.272 | 0.295 |   5.924 |    6.259 | 
     | I0/SD/SDController/Countstates/add_35_aco/U120    | A v -> Y v     | XNOR2X1 | 0.168 | 0.235 |   6.159 |    6.494 | 
     | I0/SD/SDController/Countstates/U29                | A v -> Y ^     | MUX2X1  | 0.315 | 0.137 |   6.296 |    6.631 | 
     | I0/SD/SDController/Countstates/U75                | A ^ -> Y v     | INVX1   | 0.129 | 0.122 |   6.418 |    6.753 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[15] | D v            | DFFSR   | 0.129 | 0.000 |   6.418 |    6.753 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.235 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.081 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.244 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.526 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.298 | 0.012 |   0.873 |    0.538 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.114
+ Phase Shift                   6.000
= Required Time                 6.795
- Arrival Time                  6.456
= Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.438 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.593 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.917 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.198 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.727 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.311 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.775 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.013 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.132 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.416 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.591 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.906 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.155 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.583 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.925 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.126 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.377 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.628 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    5.993 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U17     | A ^ -> Y v     | NOR2X1  | 0.286 | 0.341 |   5.995 |    6.334 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U115    | A v -> Y v     | XOR2X1  | 0.157 | 0.225 |   6.220 |    6.559 | 
     | I0/SD/SDController/LoadFIFO/U45                | A v -> Y ^     | MUX2X1  | 0.161 | 0.126 |   6.346 |    6.684 | 
     | I0/SD/SDController/LoadFIFO/U59                | A ^ -> Y v     | INVX1   | 0.101 | 0.110 |   6.456 |    6.794 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | D v            | DFFSR   | 0.101 | 0.000 |   6.456 |    6.795 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.238 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.084 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.240 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.549 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |    0.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.117
+ Phase Shift                   6.000
= Required Time                 6.760
- Arrival Time                  6.415
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.445 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.599 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.924 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.205 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.734 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.973 |    2.317 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.781 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.020 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.139 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.422 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.597 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.912 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.162 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.589 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.932 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.132 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.384 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.635 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    5.999 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U34     | B ^ -> Y v     | NOR2X1  | 0.268 | 0.293 |   5.947 |    6.292 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U99     | A v -> Y v     | XNOR2X1 | 0.157 | 0.224 |   6.171 |    6.516 | 
     | I0/SD/SDController/LoadFIFO/U168               | B v -> Y ^     | MUX2X1  | 0.219 | 0.125 |   6.296 |    6.641 | 
     | I0/SD/SDController/LoadFIFO/U21                | A ^ -> Y v     | INVX1   | 0.114 | 0.119 |   6.415 |    6.759 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | D v            | DFFSR   | 0.114 | 0.000 |   6.415 |    6.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.245 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.091 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.234 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.516 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.299 | 0.016 |   0.877 |    0.532 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.118
+ Phase Shift                   6.000
= Required Time                 6.759
- Arrival Time                  6.414
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |    0.445 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.599 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.924 | 
     | nclk__L2_I4                                    | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.205 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.734 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.973 |    2.318 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.781 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.020 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.139 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.423 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.598 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.912 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.162 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.589 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.932 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.133 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.384 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.635 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    5.999 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U22     | B ^ -> Y v     | NOR2X1  | 0.248 | 0.300 |   5.954 |    6.299 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U95     | A v -> Y v     | XNOR2X1 | 0.149 | 0.214 |   6.168 |    6.513 | 
     | I0/SD/SDController/LoadFIFO/U20                | A v -> Y ^     | MUX2X1  | 0.213 | 0.125 |   6.293 |    6.638 | 
     | I0/SD/SDController/LoadFIFO/U51                | A ^ -> Y v     | INVX1   | 0.115 | 0.121 |   6.413 |    6.759 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | D v            | DFFSR   | 0.115 | 0.000 |   6.414 |    6.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.245 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.091 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.234 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.516 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.299 | 0.015 |   0.876 |    0.531 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[6] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.119
+ Phase Shift                   6.000
= Required Time                 6.766
- Arrival Time                  6.403
= Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.617 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.942 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.223 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.769 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.120 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.569 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.794 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.421 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.737 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.854 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.955 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.150 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.416 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.836 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.131 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.308 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.629 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.384 | 0.363 |   5.630 |    5.992 | 
     | I0/SD/SDController/Countstates/add_35_aco/U57    | B ^ -> Y v     | NOR2X1  | 0.243 | 0.271 |   5.901 |    6.264 | 
     | I0/SD/SDController/Countstates/add_35_aco/U110   | A v -> Y v     | XNOR2X1 | 0.163 | 0.223 |   6.123 |    6.486 | 
     | I0/SD/SDController/Countstates/U4                | A v -> Y ^     | MUX2X1  | 0.229 | 0.154 |   6.277 |    6.640 | 
     | I0/SD/SDController/Countstates/U71               | A ^ -> Y v     | INVX1   | 0.121 | 0.126 |   6.403 |    6.766 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[6] | D v            | DFFSR   | 0.121 | 0.000 |   6.403 |    6.766 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.263 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.216 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.498 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.299 | 0.024 |   0.885 |    0.522 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[8] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[8] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         0.120
+ Phase Shift                   6.000
= Required Time                 6.756
- Arrival Time                  6.377
= Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.479 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.633 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.958 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.239 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.785 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.136 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.585 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.811 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.438 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.753 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.871 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.972 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.166 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.433 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.853 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.148 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.324 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.646 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100   | B v -> Y ^     | NAND2X1 | 0.415 | 0.405 |   5.672 |    6.051 | 
     | I0/SD/SDController/Countstates/add_35_aco/U138   | A ^ -> Y v     | INVX1   | 0.230 | 0.230 |   5.902 |    6.281 | 
     | I0/SD/SDController/Countstates/add_35_aco/U137   | A v -> Y v     | XNOR2X1 | 0.169 | 0.222 |   6.124 |    6.503 | 
     | I0/SD/SDController/Countstates/U183              | B v -> Y ^     | MUX2X1  | 0.256 | 0.127 |   6.250 |    6.630 | 
     | I0/SD/SDController/Countstates/U20               | A ^ -> Y v     | INVX1   | 0.125 | 0.126 |   6.376 |    6.755 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[8] | D v            | DFFSR   | 0.125 | 0.000 |   6.377 |    6.756 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.279 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.125 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.200 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.482 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.299 | 0.014 |   0.875 |    0.496 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[9] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         0.115
+ Phase Shift                   6.000
= Required Time                 6.794
- Arrival Time                  6.404
= Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.490 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.644 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.969 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.250 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.779 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.363 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.827 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.065 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.184 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.468 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.643 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    3.957 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.207 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.635 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    4.977 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.178 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.429 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127   | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.680 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123   | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    6.044 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U41    | B ^ -> Y v     | NOR2X1  | 0.245 | 0.290 |   5.944 |    6.334 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U97    | A v -> Y v     | XNOR2X1 | 0.163 | 0.224 |   6.167 |    6.557 | 
     | I0/SD/SDController/LoadFIFO/U167              | B v -> Y ^     | MUX2X1  | 0.222 | 0.123 |   6.290 |    6.680 | 
     | I0/SD/SDController/LoadFIFO/U23               | A ^ -> Y v     | INVX1   | 0.109 | 0.114 |   6.404 |    6.794 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | D v            | DFFSR   | 0.109 | 0.000 |   6.404 |    6.794 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.290 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.136 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.189 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.497 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.311 | 0.023 |   0.910 |    0.519 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[9] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[9] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.753
- Arrival Time                  6.349
= Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.504 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.659 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.983 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.264 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.810 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.161 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.611 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.431 |    2.836 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.463 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.779 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.896 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    3.997 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.191 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.458 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.878 | 
     | I0/SD/SDController/Countstates/U18               | A ^ -> Y v     | NOR2X1  | 0.298 | 0.347 |   4.820 |    5.225 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103   | A v -> Y ^     | NAND2X1 | 0.300 | 0.302 |   5.122 |    5.527 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47    | B ^ -> Y v     | NOR2X1  | 0.226 | 0.238 |   5.360 |    5.764 | 
     | I0/SD/SDController/Countstates/add_35_aco/U96    | A v -> Y ^     | NAND2X1 | 0.280 | 0.269 |   5.629 |    6.033 | 
     | I0/SD/SDController/Countstates/add_35_aco/U41    | B ^ -> Y v     | NOR2X1  | 0.252 | 0.234 |   5.862 |    6.267 | 
     | I0/SD/SDController/Countstates/add_35_aco/U139   | A v -> Y v     | XOR2X1  | 0.155 | 0.221 |   6.083 |    6.488 | 
     | I0/SD/SDController/Countstates/U22               | A v -> Y ^     | MUX2X1  | 0.168 | 0.150 |   6.234 |    6.638 | 
     | I0/SD/SDController/Countstates/U28               | A ^ -> Y v     | INVX1   | 0.106 | 0.115 |   6.349 |    6.753 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[9] | D v            | DFFSR   | 0.106 | 0.000 |   6.349 |    6.753 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.304 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.150 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.174 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.457 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.297 | 0.008 |   0.869 |    0.465 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[5] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.115
+ Phase Shift                   6.000
= Required Time                 6.770
- Arrival Time                  6.359
= Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.511 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.665 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    0.990 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.271 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.817 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.168 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.617 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.432 |    2.843 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.470 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.785 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.903 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    4.004 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.198 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.465 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.885 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.180 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.356 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.678 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.384 | 0.363 |   5.630 |    6.041 | 
     | I0/SD/SDController/Countstates/add_35_aco/U64    | B ^ -> Y v     | NOR2X1  | 0.258 | 0.270 |   5.899 |    6.310 | 
     | I0/SD/SDController/Countstates/add_35_aco/U108   | A v -> Y v     | XNOR2X1 | 0.155 | 0.220 |   6.120 |    6.531 | 
     | I0/SD/SDController/Countstates/U5                | A v -> Y ^     | MUX2X1  | 0.171 | 0.129 |   6.249 |    6.660 | 
     | I0/SD/SDController/Countstates/U70               | A ^ -> Y v     | INVX1   | 0.101 | 0.110 |   6.359 |    6.770 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[5] | D v            | DFFSR   | 0.101 | 0.000 |   6.359 |    6.770 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.157 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.168 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.450 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.299 | 0.024 |   0.885 |    0.474 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[4] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.114
+ Phase Shift                   6.000
= Required Time                 6.770
- Arrival Time                  6.286
= Slack Time                    0.484
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |    0.584 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.738 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    1.063 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.344 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.100 | 0.546 |   1.406 |    1.890 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.464 | 0.351 |   1.757 |    2.241 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.466 | 0.450 |   2.206 |    2.690 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.175 | 0.225 |   2.432 |    2.916 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.758 | 0.627 |   3.058 |    3.542 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.238 | 0.316 |   3.374 |    3.858 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.162 | 0.117 |   3.491 |    3.976 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.117 | 0.101 |   3.592 |    4.077 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.286 | 0.194 |   3.787 |    4.271 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.098 | 0.267 |   4.054 |    4.538 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.559 | 0.420 |   4.474 |    4.958 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.295 |   4.768 |    5.253 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.150 | 0.176 |   4.945 |    5.429 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.389 | 0.322 |   5.267 |    5.751 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.384 | 0.363 |   5.630 |    6.114 | 
     | I0/SD/SDController/Countstates/add_35_aco/U107   | A ^ -> Y v     | INVX1   | 0.223 | 0.224 |   5.853 |    6.338 | 
     | I0/SD/SDController/Countstates/add_35_aco/U106   | A v -> Y v     | XNOR2X1 | 0.147 | 0.205 |   6.058 |    6.542 | 
     | I0/SD/SDController/Countstates/U182              | B v -> Y ^     | MUX2X1  | 0.178 | 0.119 |   6.178 |    6.662 | 
     | I0/SD/SDController/Countstates/U19               | A ^ -> Y v     | INVX1   | 0.099 | 0.108 |   6.286 |    6.770 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[4] | D v            | DFFSR   | 0.099 | 0.000 |   6.286 |    6.770 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |   -0.384 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.230 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.095 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.377 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.299 | 0.023 |   0.885 |    0.401 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.125
+ Phase Shift                   6.000
= Required Time                 6.779
- Arrival Time                  6.291
= Slack Time                    0.487
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.587 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.742 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.055 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.355 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.253 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.600 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.846 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.936 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.137 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.527 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.880 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.135 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.613 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.849 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.538 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.557 | 0.539 |   5.590 |    6.077 | 
     | I0/receiveTOP/TIM/CLKS/U4                | A v -> Y v     | AND2X2  | 0.232 | 0.459 |   6.049 |    6.536 | 
     | I0/receiveTOP/TIM/CLKS/U6                | S v -> Y v     | MUX2X1  | 0.153 | 0.242 |   6.291 |    6.779 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | D v            | DFFSR   | 0.153 | 0.000 |   6.291 |    6.779 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.387 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.233 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.080 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.398 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.302 | 0.019 |   0.904 |    0.417 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.124
+ Phase Shift                   6.000
= Required Time                 6.774
- Arrival Time                  6.283
= Slack Time                    0.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.591 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.745 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.059 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.358 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.257 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.604 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.849 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.939 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.141 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.531 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.884 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.138 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.617 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.852 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.542 | 
     | I0/receiveTOP/TIM/BITS/U39               | A ^ -> Y ^     | AND2X2  | 0.187 | 0.263 |   5.314 |    5.805 | 
     | I0/receiveTOP/TIM/BITS/U64               | B ^ -> Y v     | NAND3X1 | 0.201 | 0.090 |   5.404 |    5.895 | 
     | I0/receiveTOP/TIM/BITS/U40               | A v -> Y ^     | INVX2   | 0.205 | 0.198 |   5.602 |    6.093 | 
     | I0/receiveTOP/TIM/BITS/U34               | B ^ -> Y v     | NAND2X1 | 0.220 | 0.189 |   5.791 |    6.283 | 
     | I0/receiveTOP/TIM/BITS/U69               | B v -> Y ^     | NOR2X1  | 0.199 | 0.178 |   5.970 |    6.461 | 
     | I0/receiveTOP/TIM/BITS/U25               | A ^ -> Y v     | XOR2X1  | 0.129 | 0.190 |   6.160 |    6.651 | 
     | I0/receiveTOP/TIM/BITS/U71               | B v -> Y ^     | NAND2X1 | 0.143 | 0.122 |   6.282 |    6.773 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | D ^            | DFFSR   | 0.143 | 0.000 |   6.283 |    6.774 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.391 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.237 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.076 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    0.394 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.304 | 0.013 |   0.898 |    0.407 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[8] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.159
+ Phase Shift                   6.000
= Required Time                 6.710
- Arrival Time                  6.202
= Slack Time                    0.508
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.608 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.763 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.076 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.376 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.274 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.621 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.867 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.957 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.158 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.548 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.901 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.156 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.634 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.731 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    4.942 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.625 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.809 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.359 | 
     | I0/receiveTOP/CRC16/U45             | A v -> Y ^     | NAND2X1 | 0.270 | 0.350 |   6.201 |    6.710 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[8] | D ^            | DFFSR   | 0.270 | 0.001 |   6.202 |    6.710 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.408 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.254 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.070 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    0.351 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[8] | CLK ^          | DFFSR  | 0.281 | 0.010 |   0.870 |    0.361 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[7] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.157
+ Phase Shift                   6.000
= Required Time                 6.713
- Arrival Time                  6.195
= Slack Time                    0.519
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.619 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.773 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.086 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.386 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.284 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.631 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.877 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.967 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.168 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.558 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.911 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.166 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.644 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.741 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    4.952 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.635 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.819 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.370 | 
     | I0/receiveTOP/CRC16/U47             | A v -> Y ^     | NAND2X1 | 0.263 | 0.343 |   6.194 |    6.712 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[7] | D ^            | DFFSR   | 0.263 | 0.001 |   6.195 |    6.713 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.419 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.264 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.060 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    0.341 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.281 | 0.010 |   0.870 |    0.352 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[5] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.158
+ Phase Shift                   6.000
= Required Time                 6.712
- Arrival Time                  6.190
= Slack Time                    0.522
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.622 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.776 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.090 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.389 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.288 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.635 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.881 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.971 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.172 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.562 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.915 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.169 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.648 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.745 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    4.956 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.639 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.823 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.373 | 
     | I0/receiveTOP/CRC16/U51             | A v -> Y ^     | NAND2X1 | 0.259 | 0.338 |   6.189 |    6.712 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[5] | D ^            | DFFSR   | 0.259 | 0.001 |   6.190 |    6.712 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.422 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.268 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.057 | 
     | nclk__L2_I2                         | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    0.334 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[5] | CLK ^          | DFFSR  | 0.276 | 0.014 |   0.870 |    0.348 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[2] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.154
+ Phase Shift                   6.000
= Required Time                 6.746
- Arrival Time                  6.198
= Slack Time                    0.548
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.648 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.802 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.115 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.415 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.314 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.661 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.906 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    2.996 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.198 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.588 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.941 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.195 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.674 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.771 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    4.982 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.664 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.848 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.399 | 
     | I0/receiveTOP/CRC16/U58             | A v -> Y ^     | NAND2X1 | 0.269 | 0.346 |   6.197 |    6.745 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[2] | D ^            | DFFSR   | 0.269 | 0.001 |   6.198 |    6.746 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.448 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.294 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.019 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.338 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[2] | CLK ^          | DFFSR  | 0.301 | 0.014 |   0.900 |    0.352 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[5] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.795
- Arrival Time                  6.246
= Slack Time                    0.549
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.649 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.804 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    1.128 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.409 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.938 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.522 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.986 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.224 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.343 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.627 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.802 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    4.117 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.366 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.794 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    5.136 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.337 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.588 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U125   | A v -> Y ^     | INVX1   | 0.449 | 0.388 |   5.427 |    5.976 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U64    | B ^ -> Y v     | NOR2X1  | 0.313 | 0.334 |   5.761 |    6.310 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U87    | A v -> Y v     | XNOR2X1 | 0.157 | 0.234 |   5.995 |    6.544 | 
     | I0/SD/SDController/LoadFIFO/U163              | B v -> Y ^     | MUX2X1  | 0.212 | 0.130 |   6.125 |    6.675 | 
     | I0/SD/SDController/LoadFIFO/U17               | A ^ -> Y v     | INVX1   | 0.114 | 0.120 |   6.246 |    6.795 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | D v            | DFFSR   | 0.114 | 0.000 |   6.246 |    6.795 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.449 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.295 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.029 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.338 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.311 | 0.024 |   0.912 |    0.362 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[11] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.149
+ Phase Shift                   6.000
= Required Time                 6.720
- Arrival Time                  6.164
= Slack Time                    0.555
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.655 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.810 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.123 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.423 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.321 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.668 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.914 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.004 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.205 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.595 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.948 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.203 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.681 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.778 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    4.989 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.672 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.856 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.406 | 
     | I0/receiveTOP/CRC16/U39              | A v -> Y ^     | NAND2X1 | 0.235 | 0.313 |   6.164 |    6.719 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | D ^            | DFFSR   | 0.235 | 0.000 |   6.164 |    6.720 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.455 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.301 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.023 | 
     | nclk__L2_I4                          | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    0.304 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    0.313 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[7] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         0.117
+ Phase Shift                   6.000
= Required Time                 6.794
- Arrival Time                  6.238
= Slack Time                    0.557
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.657 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.811 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    1.136 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.416 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.946 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.529 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    2.993 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.231 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.350 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.634 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.809 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    4.124 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.373 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.801 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    5.144 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.344 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.595 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U125   | A v -> Y ^     | INVX1   | 0.449 | 0.388 |   5.427 |    5.983 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U52    | B ^ -> Y v     | NOR2X1  | 0.306 | 0.338 |   5.765 |    6.322 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U45    | A v -> Y v     | XNOR2X1 | 0.146 | 0.225 |   5.990 |    6.546 | 
     | I0/SD/SDController/LoadFIFO/U165              | B v -> Y ^     | MUX2X1  | 0.221 | 0.126 |   6.116 |    6.673 | 
     | I0/SD/SDController/LoadFIFO/U16               | A ^ -> Y v     | INVX1   | 0.116 | 0.121 |   6.237 |    6.794 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | D v            | DFFSR   | 0.116 | 0.000 |   6.238 |    6.794 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.457 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.303 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.022 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.331 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.311 | 0.024 |   0.911 |    0.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[9] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.148
+ Phase Shift                   6.000
= Required Time                 6.722
- Arrival Time                  6.161
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.661 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.815 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.128 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.428 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.327 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.674 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.919 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.009 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.210 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.600 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.954 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.208 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.686 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.784 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    4.994 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.677 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.861 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.412 | 
     | I0/receiveTOP/CRC16/U43             | A v -> Y ^     | NAND2X1 | 0.231 | 0.310 |   6.161 |    6.722 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | D ^            | DFFSR   | 0.231 | 0.000 |   6.161 |    6.722 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.461 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.307 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.018 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    0.299 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | CLK ^          | DFFSR  | 0.281 | 0.011 |   0.870 |    0.309 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[0] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.147
+ Phase Shift                   6.000
= Required Time                 6.743
- Arrival Time                  6.174
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.669 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.823 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.137 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.436 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.335 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.682 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.928 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.018 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.219 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.609 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.962 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.216 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.695 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.792 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.003 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.686 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.870 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.420 | 
     | I0/receiveTOP/CRC16/U63             | A v -> Y ^     | NAND2X1 | 0.246 | 0.322 |   6.173 |    6.743 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | D ^            | DFFSR   | 0.246 | 0.001 |   6.174 |    6.743 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.469 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.315 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.002 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.316 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | CLK ^          | DFFSR  | 0.297 | 0.004 |   0.890 |    0.321 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[15] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.148
+ Phase Shift                   6.000
= Required Time                 6.752
- Arrival Time                  6.178
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.675 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.829 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.142 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.442 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.340 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.687 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.933 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.023 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.224 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.614 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.967 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.222 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.700 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.797 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.008 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.691 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.875 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.426 | 
     | I0/receiveTOP/CRC16/U31              | A v -> Y ^     | NAND2X1 | 0.250 | 0.326 |   6.177 |    6.752 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[15] | D ^            | DFFSR   | 0.250 | 0.001 |   6.178 |    6.752 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.475 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.320 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.007 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.311 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[15] | CLK ^          | DFFSR  | 0.301 | 0.014 |   0.900 |    0.325 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[5] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[5] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.128
+ Phase Shift                   6.000
= Required Time                 6.748
- Arrival Time                  6.172
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.676 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.830 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.144 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.443 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.342 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.689 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.935 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.024 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.226 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.616 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.969 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.223 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.702 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.937 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.627 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.318 | 0.260 |   5.311 |    5.888 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.200 | 0.239 |   5.551 |    6.127 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.450 | 0.254 |   5.804 |    6.380 | 
     | I0/receiveTOP/RCU/U393              | B v -> Y ^     | NAND2X1 | 0.239 | 0.238 |   6.042 |    6.618 | 
     | I0/receiveTOP/RCU/U404              | A ^ -> Y v     | AOI21X1 | 0.163 | 0.130 |   6.172 |    6.748 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | D v            | DFFSR   | 0.163 | 0.001 |   6.172 |    6.748 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.476 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.322 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.009 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.295 | 0.300 |   0.867 |    0.291 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^          | DFFSR  | 0.301 | 0.009 |   0.876 |    0.300 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[4] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.145
+ Phase Shift                   6.000
= Required Time                 6.755
- Arrival Time                  6.174
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.681 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.835 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.148 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.448 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.347 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.694 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.939 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.029 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.230 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.621 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.974 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.228 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.706 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.804 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.014 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.697 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.881 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.432 | 
     | I0/receiveTOP/CRC16/U53             | A v -> Y ^     | NAND2X1 | 0.244 | 0.322 |   6.173 |    6.754 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[4] | D ^            | DFFSR   | 0.244 | 0.001 |   6.174 |    6.755 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.481 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.327 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.014 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.305 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[4] | CLK ^          | DFFSR  | 0.302 | 0.014 |   0.900 |    0.319 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[1] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.144
+ Phase Shift                   6.000
= Required Time                 6.754
- Arrival Time                  6.168
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.685 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.839 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.153 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.452 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.351 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.698 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.944 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.033 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.235 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.625 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.978 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.232 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.711 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.808 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.019 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.701 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.886 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.436 | 
     | I0/receiveTOP/CRC16/U60             | A v -> Y ^     | NAND2X1 | 0.241 | 0.317 |   6.168 |    6.753 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[1] | D ^            | DFFSR   | 0.241 | 0.000 |   6.168 |    6.754 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.485 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.331 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.018 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.300 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[1] | CLK ^          | DFFSR  | 0.301 | 0.013 |   0.898 |    0.313 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[8] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 6.761
- Arrival Time                  6.175
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.686 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.840 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    1.165 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.446 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.975 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.973 |    2.559 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    3.023 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.261 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.380 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.664 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.839 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    4.153 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.403 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.831 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    5.173 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.374 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.625 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127   | A v -> Y v     | AND2X2  | 0.080 | 0.251 |   5.290 |    5.876 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123   | A v -> Y ^     | INVX2   | 0.503 | 0.364 |   5.654 |    6.240 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U114   | A ^ -> Y v     | XOR2X1  | 0.160 | 0.281 |   5.935 |    6.521 | 
     | I0/SD/SDController/LoadFIFO/U166              | B v -> Y ^     | MUX2X1  | 0.193 | 0.122 |   6.057 |    6.643 | 
     | I0/SD/SDController/LoadFIFO/U18               | A ^ -> Y v     | INVX1   | 0.110 | 0.118 |   6.175 |    6.761 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | D v            | DFFSR   | 0.110 | 0.000 |   6.175 |    6.761 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.486 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.332 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.007 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.275 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.299 | 0.016 |   0.878 |    0.291 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[6] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.144
+ Phase Shift                   6.000
= Required Time                 6.756
- Arrival Time                  6.169
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.687 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.841 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.154 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.454 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.353 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.700 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.945 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.035 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.236 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.626 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.979 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.234 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.712 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.809 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.020 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.703 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.887 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.438 | 
     | I0/receiveTOP/CRC16/U49             | A v -> Y ^     | NAND2X1 | 0.240 | 0.318 |   6.169 |    6.756 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | D ^            | DFFSR   | 0.240 | 0.000 |   6.169 |    6.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.487 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.333 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.019 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.299 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.301 | 0.015 |   0.900 |    0.313 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[12] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.144
+ Phase Shift                   6.000
= Required Time                 6.756
- Arrival Time                  6.168
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.689 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.843 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.156 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.456 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.354 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.701 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.947 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.037 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.238 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.628 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.981 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.236 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.714 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.811 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.022 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.705 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.889 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.440 | 
     | I0/receiveTOP/CRC16/U37              | A v -> Y ^     | NAND2X1 | 0.239 | 0.316 |   6.167 |    6.756 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[12] | D ^            | DFFSR   | 0.239 | 0.000 |   6.168 |    6.756 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.489 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.334 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.021 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.297 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[12] | CLK ^          | DFFSR  | 0.301 | 0.014 |   0.900 |    0.312 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[3] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         0.142
+ Phase Shift                   6.000
= Required Time                 6.753
- Arrival Time                  6.160
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |    0.693 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.847 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.160 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.460 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.359 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.706 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.951 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.041 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.242 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.632 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.986 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.240 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.718 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.816 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.026 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.709 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.893 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.444 | 
     | I0/receiveTOP/CRC16/U55             | A v -> Y ^     | NAND2X1 | 0.231 | 0.309 |   6.160 |    6.753 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[3] | D ^            | DFFSR   | 0.231 | 0.000 |   6.160 |    6.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.493 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.339 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.025 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.293 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[3] | CLK ^          | DFFSR  | 0.300 | 0.009 |   0.895 |    0.302 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[14] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.142
+ Phase Shift                   6.000
= Required Time                 6.758
- Arrival Time                  6.158
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.700 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.854 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.168 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.467 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.366 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.713 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.958 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.048 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.250 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.640 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.993 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.247 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.726 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.823 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.034 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.716 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.901 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.451 | 
     | I0/receiveTOP/CRC16/U33              | A v -> Y ^     | NAND2X1 | 0.231 | 0.306 |   6.157 |    6.757 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | D ^            | DFFSR   | 0.231 | 0.000 |   6.158 |    6.758 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.500 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.346 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.033 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.285 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.301 | 0.014 |   0.900 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[10] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.142
+ Phase Shift                   6.000
= Required Time                 6.759
- Arrival Time                  6.158
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.700 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.854 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.168 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.467 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.366 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.713 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.959 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.048 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.649 |    3.250 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.640 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    3.993 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.247 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.726 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.823 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.034 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.716 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.901 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.451 | 
     | I0/receiveTOP/CRC16/U41              | A v -> Y ^     | NAND2X1 | 0.229 | 0.307 |   6.158 |    6.758 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[10] | D ^            | DFFSR   | 0.229 | 0.000 |   6.158 |    6.759 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.500 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.346 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.033 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.285 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[10] | CLK ^          | DFFSR  | 0.301 | 0.015 |   0.900 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[13] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.141
+ Phase Shift                   6.000
= Required Time                 6.760
- Arrival Time                  6.153
= Slack Time                    0.607
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |    0.707 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.861 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.174 | 
     | nclk__L2_I7                          | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.474 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.373 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.720 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.965 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.055 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.650 |    3.256 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.646 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    4.000 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.254 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.732 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.246 | 0.097 |   4.223 |    4.830 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.086 | 0.211 |   4.433 |    5.040 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.071 | 0.683 |   5.116 |    5.723 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.110 | 0.184 |   5.300 |    5.907 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.682 | 0.551 |   5.851 |    6.458 | 
     | I0/receiveTOP/CRC16/U35              | A v -> Y ^     | NAND2X1 | 0.224 | 0.302 |   6.153 |    6.759 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | D ^            | DFFSR   | 0.224 | 0.000 |   6.153 |    6.760 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |   -0.507 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.353 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.039 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.279 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | CLK ^          | DFFSR  | 0.301 | 0.015 |   0.900 |    0.294 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[6] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         0.117
+ Phase Shift                   6.000
= Required Time                 6.778
- Arrival Time                  6.168
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.161 |       |   0.100 |    0.709 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.864 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |    1.188 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    1.469 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.075 | 0.529 |   1.389 |    1.998 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.649 | 0.584 |   1.972 |    2.582 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.449 | 0.464 |   2.436 |    3.046 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.158 | 0.238 |   2.675 |    3.284 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.282 | 0.119 |   2.794 |    3.403 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.303 | 0.284 |   3.078 |    3.687 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.301 | 0.175 |   3.253 |    3.862 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.329 | 0.315 |   3.567 |    4.177 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.255 | 0.250 |   3.817 |    4.426 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.500 | 0.428 |   4.244 |    4.854 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.296 | 0.343 |   4.587 |    5.196 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.170 | 0.201 |   4.787 |    5.397 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.293 | 0.251 |   5.039 |    5.648 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U125   | A v -> Y ^     | INVX1   | 0.449 | 0.388 |   5.427 |    6.036 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U57    | B ^ -> Y v     | NOR2X1  | 0.250 | 0.278 |   5.705 |    6.314 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U116   | A v -> Y v     | XOR2X1  | 0.148 | 0.215 |   5.920 |    6.529 | 
     | I0/SD/SDController/LoadFIFO/U164              | B v -> Y ^     | MUX2X1  | 0.144 | 0.126 |   6.046 |    6.656 | 
     | I0/SD/SDController/LoadFIFO/U29               | A ^ -> Y v     | INVX1   | 0.114 | 0.121 |   6.168 |    6.777 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | D v            | DFFSR   | 0.114 | 0.001 |   6.168 |    6.778 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.509 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.355 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.031 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    0.271 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.895 |    0.286 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.149
+ Phase Shift                   6.000
= Required Time                 6.749
- Arrival Time                  6.121
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |    0.729 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |    0.883 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |    1.196 | 
     | nclk__L2_I7                              | A v -> Y ^     | INVX8   | 0.295 | 0.300 |   0.867 |    1.496 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.559 | 0.899 |   1.766 |    2.395 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.335 | 0.347 |   2.113 |    2.742 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.199 | 0.245 |   2.358 |    2.987 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.203 | 0.090 |   2.448 |    3.077 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.209 | 0.201 |   2.650 |    3.278 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.544 | 0.390 |   3.040 |    3.668 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.265 | 0.353 |   3.393 |    4.021 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.258 | 0.254 |   3.647 |    4.276 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.565 | 0.478 |   4.125 |    4.754 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.250 | 0.236 |   4.361 |    4.990 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.959 | 0.690 |   5.051 |    5.679 | 
     | I0/receiveTOP/TIM/BITS/U39               | A ^ -> Y ^     | AND2X2  | 0.187 | 0.263 |   5.314 |    5.943 | 
     | I0/receiveTOP/TIM/BITS/U64               | B ^ -> Y v     | NAND3X1 | 0.201 | 0.090 |   5.404 |    6.033 | 
     | I0/receiveTOP/TIM/BITS/U40               | A v -> Y ^     | INVX2   | 0.205 | 0.198 |   5.602 |    6.230 | 
     | I0/receiveTOP/TIM/BITS/U34               | B ^ -> Y v     | NAND2X1 | 0.220 | 0.189 |   5.791 |    6.420 | 
     | I0/receiveTOP/TIM/BITS/U38               | A v -> Y v     | XNOR2X1 | 0.131 | 0.195 |   5.986 |    6.615 | 
     | I0/receiveTOP/TIM/BITS/U68               | C v -> Y ^     | OAI21X1 | 0.253 | 0.134 |   6.120 |    6.749 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | D ^            | DFFSR   | 0.253 | 0.000 |   6.121 |    6.749 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.375 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.061 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    0.257 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.304 | 0.013 |   0.898 |    0.270 | 
     +---------------------------------------------------------------------------------------------------------+ 

