#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 22 18:48:39 2023
# Process ID: 26202
# Current directory: /home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.runs/synth_1/main.vds
# Journal file: /home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26229 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.070 ; gain = 0.000 ; free physical = 1008 ; free virtual = 4467
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-14-14-01-44_f_c_p7_loop1_no_opts/main_parcs.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element v002_m2_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-14-14-01-44_f_c_p7_loop1_no_opts/main_parcs.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element v006_i_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-14-14-01-44_f_c_p7_loop1_no_opts/main_parcs.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element v007_j_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-14-14-01-44_f_c_p7_loop1_no_opts/main_parcs.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-14-14-01-44_f_c_p7_loop1_no_opts/main_parcs.vhd:105]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[31]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[30]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[29]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[28]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[27]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[26]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[25]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[24]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[23]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[22]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[21]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[20]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[19]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[18]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[17]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[16]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[15]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[14]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[13]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[12]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[11]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[10]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[9]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[8]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[7]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[6]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[5]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[4]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[3]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[2]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[1]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.512 ; gain = 16.441 ; free physical = 996 ; free virtual = 4455
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.512 ; gain = 16.441 ; free physical = 998 ; free virtual = 4457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.512 ; gain = 16.441 ; free physical = 998 ; free virtual = 4457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'start_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'results_read_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.srcs/constrs_1/new/v2018_no_opts_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.559 ; gain = 0.000 ; free physical = 745 ; free virtual = 4204
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.559 ; gain = 0.000 ; free physical = 745 ; free virtual = 4204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.559 ; gain = 0.000 ; free physical = 745 ; free virtual = 4204
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.559 ; gain = 0.000 ; free physical = 745 ; free virtual = 4204
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 814 ; free virtual = 4273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 814 ; free virtual = 4273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 814 ; free virtual = 4273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
INFO: [Synth 8-5546] ROM "v003_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temporary0001" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temporary0002" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temporary0004" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "index000" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "var1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "var2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 state_0 |              0000000000000000001 |                            10010
                 state_1 |              0000000000000000010 |                            10001
                 state_2 |              0000000000000000100 |                            10000
                 state_3 |              0000000000000001000 |                            01111
                 state_4 |              0000000000000010000 |                            01110
                 state_5 |              0000000000000100000 |                            01101
                 state_6 |              0000000000001000000 |                            01100
                 state_7 |              0000000000010000000 |                            01011
                 state_8 |              0000000000100000000 |                            01010
                 state_9 |              0000000001000000000 |                            01001
                state_10 |              0000000010000000000 |                            01000
                state_11 |              0000000100000000000 |                            00111
                state_12 |              0000001000000000000 |                            00110
                state_13 |              0000010000000000000 |                            00101
                state_14 |              0000100000000000000 |                            00100
                state_15 |              0001000000000000000 |                            00011
                state_16 |              0010000000000000000 |                            00010
                state_17 |              0100000000000000000 |                            00001
                state_18 |              1000000000000000000 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 814 ; free virtual = 4274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 10    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 2     
	  19 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 10    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 2     
	  19 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[31]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[30]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[29]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[28]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[27]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[26]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[25]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[24]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[23]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[22]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[21]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[20]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[19]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[18]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[17]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[16]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[15]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[14]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[13]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[12]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[11]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[10]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[9]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[8]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[7]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[6]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[5]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[4]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[3]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[2]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[1]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[0]
INFO: [Synth 8-3886] merging instance 'v005_c_reg[31]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[30]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[28]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[29]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[24]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[25]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[26]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[27]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[18]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[19]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[16]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[17]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[22]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[23]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[20]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[21]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[6]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[7]' (FDRE) to 'v005_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[4]' (FDRE) to 'v005_c_reg[5]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[5]' (FDRE) to 'v005_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[0]' (FDRE) to 'v005_c_reg[1]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[1]' (FDRE) to 'v005_c_reg[2]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[2]' (FDRE) to 'v005_c_reg[3]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[3]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[14]' (FDRE) to 'v005_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[15]' (FDRE) to 'v005_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[12]' (FDRE) to 'v005_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[13]' (FDRE) to 'v005_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[8]' (FDRE) to 'v005_c_reg[9]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[9]' (FDRE) to 'v005_c_reg[10]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[10]' (FDRE) to 'v005_c_reg[11]'
INFO: [Synth 8-3886] merging instance 'v005_c_reg[11]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[0]' (FDRE) to 'tempint001_reg[1]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[1]' (FDRE) to 'tempint001_reg[2]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[31]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[30]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[28]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[29]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[24]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[25]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[26]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[27]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[18]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[19]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[16]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[17]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[22]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[23]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[20]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[21]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[6]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[7]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[4]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[5]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[0]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[1]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[2]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[3]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[14]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[15]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[12]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[13]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[8]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[9]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[10]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v004_b_reg[11]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[31]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[30]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[28]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[29]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[24]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[25]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[26]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[27]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[18]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[19]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[16]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[17]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[22]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[23]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[20]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[21]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[6]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[7]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[4]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[5]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[0]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[1]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[2]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[3]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[14]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[15]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[12]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[13]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[8]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[9]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[10]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'v003_a_reg[11]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[2]' (FDRE) to 'tempint001_reg[3]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[3]' (FDRE) to 'tempint001_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tempint001_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tempint000_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temporary0003_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 792 ; free virtual = 4254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 676 ; free virtual = 4141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     6|
|4     |LUT2   |   133|
|5     |LUT3   |    18|
|6     |LUT4   |     7|
|7     |LUT5   |     3|
|8     |LUT6   |     8|
|9     |FDRE   |   106|
|10    |FDSE   |     1|
|11    |IBUF   |     4|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   322|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.559 ; gain = 354.488 ; free physical = 665 ; free virtual = 4129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1923.559 ; gain = 16.441 ; free physical = 696 ; free virtual = 4161
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1923.566 ; gain = 354.488 ; free physical = 696 ; free virtual = 4161
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.566 ; gain = 0.000 ; free physical = 656 ; free virtual = 4121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 71 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1923.566 ; gain = 354.555 ; free physical = 708 ; free virtual = 4173
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.566 ; gain = 0.000 ; free physical = 707 ; free virtual = 4172
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_no_opts_zedboard/v2018_no_opts_zedboard.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 18:49:36 2023...
