\hypertarget{struct_m_s_c_m___type}{}\doxysection{MSCM\+\_\+\+Type Struct Reference}
\label{struct_m_s_c_m___type}\index{MSCM\_Type@{MSCM\_Type}}


MSCM -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_ab4ad6c3608179f3c357861097a04181f}{CPx\+TYPE}}
\begin{DoxyCompactList}\small\item\em Processor X Type Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_abcfc4c8014b0c236a6f1fd57692cc634}{CPx\+NUM}}
\begin{DoxyCompactList}\small\item\em Processor X Number Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a743c21437d85e3367d4c2792bf9dd95a}{CPx\+MASTER}}
\begin{DoxyCompactList}\small\item\em Processor X Master Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_aca9f67c7b66784c6ba24fae5f63d8549}{CPx\+COUNT}}
\begin{DoxyCompactList}\small\item\em Processor X Count Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a531934e3dbd86b73de6e29ece503f699}{CPx\+CFG0}}
\begin{DoxyCompactList}\small\item\em Processor X Configuration Register 0, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a66c48b239b19bc37215bd82b6aea36bd}{CPx\+CFG1}}
\begin{DoxyCompactList}\small\item\em Processor X Configuration Register 1, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_ae061b7d4e4142dc686c629e39beeadc8}{CPx\+CFG2}}
\begin{DoxyCompactList}\small\item\em Processor X Configuration Register 2, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a0161056ee8e6411770e0028b26e86681}{CPx\+CFG3}}
\begin{DoxyCompactList}\small\item\em Processor X Configuration Register 3, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a748c1d050992a1e11c9bedd3c99665a6}{CP0\+TYPE}}
\begin{DoxyCompactList}\small\item\em Processor 0 Type Register, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a088bd7a7cddf9ecf6ec7b45240c84068}{CP0\+NUM}}
\begin{DoxyCompactList}\small\item\em Processor 0 Number Register, offset\+: 0x24. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a6631866ca9a30c81d990ca48bf1eff65}{CP0\+MASTER}}
\begin{DoxyCompactList}\small\item\em Processor 0 Master Register, offset\+: 0x28. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a1afe86d7b730b43ab635843737b9d815}{CP0\+COUNT}}
\begin{DoxyCompactList}\small\item\em Processor 0 Count Register, offset\+: 0x2C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a6fef2abc48c2d1b6d8639fa13aa1d68b}{CP0\+CFG0}}
\begin{DoxyCompactList}\small\item\em Processor 0 Configuration Register 0, offset\+: 0x30. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_a3962d68f6e6404ceb2f7e043bd73d042}{CP0\+CFG1}}
\begin{DoxyCompactList}\small\item\em Processor 0 Configuration Register 1, offset\+: 0x34. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_abbddf3456dc25f400e7d09ecb3594ee9}{CP0\+CFG2}}
\begin{DoxyCompactList}\small\item\em Processor 0 Configuration Register 2, offset\+: 0x38. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_ae9164b434f8d772cd5069dd2b5f16464}{CP0\+CFG3}}
\begin{DoxyCompactList}\small\item\em Processor 0 Configuration Register 3, offset\+: 0x3C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_aa5418fd992f7cd69b638ed72dbf4f174}{RESERVED\+\_\+0}} \mbox{[}960\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_s_c_m___type_af09359fd882ffef0927e2d1969151f1e}{OCMDR}} \mbox{[}\mbox{\hyperlink{group___m_s_c_m___peripheral___access___layer_gae7e2f2251996e80e2c7b62d453e3cac7}{MSCM\+\_\+\+OCMDR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em On-\/\+Chip Memory Descriptor Register, array offset\+: 0x400, array step\+: 0x4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MSCM -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_s_c_m___type_a6fef2abc48c2d1b6d8639fa13aa1d68b}\label{struct_m_s_c_m___type_a6fef2abc48c2d1b6d8639fa13aa1d68b}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0CFG0@{CP0CFG0}}
\index{CP0CFG0@{CP0CFG0}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0CFG0}{CP0CFG0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+CFG0}



Processor 0 Configuration Register 0, offset\+: 0x30. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a3962d68f6e6404ceb2f7e043bd73d042}\label{struct_m_s_c_m___type_a3962d68f6e6404ceb2f7e043bd73d042}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0CFG1@{CP0CFG1}}
\index{CP0CFG1@{CP0CFG1}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0CFG1}{CP0CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+CFG1}



Processor 0 Configuration Register 1, offset\+: 0x34. 

\mbox{\Hypertarget{struct_m_s_c_m___type_abbddf3456dc25f400e7d09ecb3594ee9}\label{struct_m_s_c_m___type_abbddf3456dc25f400e7d09ecb3594ee9}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0CFG2@{CP0CFG2}}
\index{CP0CFG2@{CP0CFG2}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0CFG2}{CP0CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+CFG2}



Processor 0 Configuration Register 2, offset\+: 0x38. 

\mbox{\Hypertarget{struct_m_s_c_m___type_ae9164b434f8d772cd5069dd2b5f16464}\label{struct_m_s_c_m___type_ae9164b434f8d772cd5069dd2b5f16464}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0CFG3@{CP0CFG3}}
\index{CP0CFG3@{CP0CFG3}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0CFG3}{CP0CFG3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+CFG3}



Processor 0 Configuration Register 3, offset\+: 0x3C. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a1afe86d7b730b43ab635843737b9d815}\label{struct_m_s_c_m___type_a1afe86d7b730b43ab635843737b9d815}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0COUNT@{CP0COUNT}}
\index{CP0COUNT@{CP0COUNT}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0COUNT}{CP0COUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+COUNT}



Processor 0 Count Register, offset\+: 0x2C. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a6631866ca9a30c81d990ca48bf1eff65}\label{struct_m_s_c_m___type_a6631866ca9a30c81d990ca48bf1eff65}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0MASTER@{CP0MASTER}}
\index{CP0MASTER@{CP0MASTER}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0MASTER}{CP0MASTER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+MASTER}



Processor 0 Master Register, offset\+: 0x28. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a088bd7a7cddf9ecf6ec7b45240c84068}\label{struct_m_s_c_m___type_a088bd7a7cddf9ecf6ec7b45240c84068}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0NUM@{CP0NUM}}
\index{CP0NUM@{CP0NUM}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0NUM}{CP0NUM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+NUM}



Processor 0 Number Register, offset\+: 0x24. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a748c1d050992a1e11c9bedd3c99665a6}\label{struct_m_s_c_m___type_a748c1d050992a1e11c9bedd3c99665a6}} 
\index{MSCM\_Type@{MSCM\_Type}!CP0TYPE@{CP0TYPE}}
\index{CP0TYPE@{CP0TYPE}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CP0TYPE}{CP0TYPE}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CP0\+TYPE}



Processor 0 Type Register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a531934e3dbd86b73de6e29ece503f699}\label{struct_m_s_c_m___type_a531934e3dbd86b73de6e29ece503f699}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxCFG0@{CPxCFG0}}
\index{CPxCFG0@{CPxCFG0}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxCFG0}{CPxCFG0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+CFG0}



Processor X Configuration Register 0, offset\+: 0x10. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a66c48b239b19bc37215bd82b6aea36bd}\label{struct_m_s_c_m___type_a66c48b239b19bc37215bd82b6aea36bd}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxCFG1@{CPxCFG1}}
\index{CPxCFG1@{CPxCFG1}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxCFG1}{CPxCFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+CFG1}



Processor X Configuration Register 1, offset\+: 0x14. 

\mbox{\Hypertarget{struct_m_s_c_m___type_ae061b7d4e4142dc686c629e39beeadc8}\label{struct_m_s_c_m___type_ae061b7d4e4142dc686c629e39beeadc8}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxCFG2@{CPxCFG2}}
\index{CPxCFG2@{CPxCFG2}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxCFG2}{CPxCFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+CFG2}



Processor X Configuration Register 2, offset\+: 0x18. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a0161056ee8e6411770e0028b26e86681}\label{struct_m_s_c_m___type_a0161056ee8e6411770e0028b26e86681}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxCFG3@{CPxCFG3}}
\index{CPxCFG3@{CPxCFG3}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxCFG3}{CPxCFG3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+CFG3}



Processor X Configuration Register 3, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_m_s_c_m___type_aca9f67c7b66784c6ba24fae5f63d8549}\label{struct_m_s_c_m___type_aca9f67c7b66784c6ba24fae5f63d8549}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxCOUNT@{CPxCOUNT}}
\index{CPxCOUNT@{CPxCOUNT}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxCOUNT}{CPxCOUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+COUNT}



Processor X Count Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_m_s_c_m___type_a743c21437d85e3367d4c2792bf9dd95a}\label{struct_m_s_c_m___type_a743c21437d85e3367d4c2792bf9dd95a}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxMASTER@{CPxMASTER}}
\index{CPxMASTER@{CPxMASTER}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxMASTER}{CPxMASTER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+MASTER}



Processor X Master Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_m_s_c_m___type_abcfc4c8014b0c236a6f1fd57692cc634}\label{struct_m_s_c_m___type_abcfc4c8014b0c236a6f1fd57692cc634}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxNUM@{CPxNUM}}
\index{CPxNUM@{CPxNUM}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxNUM}{CPxNUM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+NUM}



Processor X Number Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_m_s_c_m___type_ab4ad6c3608179f3c357861097a04181f}\label{struct_m_s_c_m___type_ab4ad6c3608179f3c357861097a04181f}} 
\index{MSCM\_Type@{MSCM\_Type}!CPxTYPE@{CPxTYPE}}
\index{CPxTYPE@{CPxTYPE}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPxTYPE}{CPxTYPE}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPx\+TYPE}



Processor X Type Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_m_s_c_m___type_af09359fd882ffef0927e2d1969151f1e}\label{struct_m_s_c_m___type_af09359fd882ffef0927e2d1969151f1e}} 
\index{MSCM\_Type@{MSCM\_Type}!OCMDR@{OCMDR}}
\index{OCMDR@{OCMDR}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{OCMDR}{OCMDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OCMDR\mbox{[}\mbox{\hyperlink{group___m_s_c_m___peripheral___access___layer_gae7e2f2251996e80e2c7b62d453e3cac7}{MSCM\+\_\+\+OCMDR\+\_\+\+COUNT}}\mbox{]}}



On-\/\+Chip Memory Descriptor Register, array offset\+: 0x400, array step\+: 0x4. 

\mbox{\Hypertarget{struct_m_s_c_m___type_aa5418fd992f7cd69b638ed72dbf4f174}\label{struct_m_s_c_m___type_aa5418fd992f7cd69b638ed72dbf4f174}} 
\index{MSCM\_Type@{MSCM\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!MSCM\_Type@{MSCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}960\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
