Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)

Date      :  Wed Mar 19 16:31:44 2025
Project   :  D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP
Component :  testeISP_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb/testeISP_sb.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb/CCC_0/testeISP_sb_CCC_0_FCCC.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb/FABOSC_0/testeISP_sb_FABOSC_0_OSC.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb/testeISP_sb.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/testeISP_sb_MSS.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/Actel/SgCore/OSC/2.0.101/osc_comps.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/testeISP_sb_MSS_syn.v

HDL source files for Mentor Precision Synthesis tool:
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/testeISP_sb_MSS_pre.v

Stimulus files for all Simulation tools:
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb/subsystem.bfm
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb/subsystem.bfm
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/CM3_compile_bfm.tcl
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/user.bfm
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/test.bfm
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

Firmware files for all Software IDE tools:
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb_MSS/sys_config_mss_clocks.h

Constraint files:
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.sdc
    D:/Microchip/Libero_SoC_v2024.1/Designer/bin/testeISP/component/work/testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.sdc
