// Seed: 744755553
module module_0 (
    output wire id_0
    , id_6,
    output tri  id_1,
    input  wor  id_2,
    input  wor  id_3,
    output tri1 id_4
);
  id_7(
      .id_0(1 << 1),
      .id_1(1),
      .id_2(id_0),
      .id_3(id_2),
      .id_4(id_3),
      .id_5(1),
      .id_6(1),
      .id_7(id_4),
      .id_8(1'b0),
      .id_9(1),
      .id_10(id_6),
      .id_11(~1'b0),
      .id_12(1),
      .id_13(id_6),
      .id_14(id_4),
      .id_15(id_0),
      .id_16(1),
      .id_17(1'b0),
      .id_18(1'b0),
      .id_19((1)),
      .id_20(1),
      .id_21(1'b0),
      .id_22(1),
      .id_23(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    inout tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wire id_12
    , id_15,
    output tri1 id_13
);
  wire id_16;
  module_0(
      id_6, id_9, id_10, id_5, id_13
  );
  wire id_17;
  wire id_18;
endmodule
