#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Jan 17 04:51:17 2017
# Process ID: 3248
# Current directory: C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1
# Command line: vivado.exe -log labkit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source labkit.tcl
# Log file: C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/labkit.vds
# Journal file: C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11720 
WARNING: [Synth 8-2507] parameter declaration becomes local in serial_rx with formal parameter declaration list [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_rx.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in serial_tx with formal parameter declaration list [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_tx.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 289.105 ; gain = 79.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/.Xil/Vivado-3248-allanko/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/.Xil/Vivado-3248-allanko/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (2#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'synchronize' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/synchronize.v:3]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (3#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/synchronize.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/debounce.v:7]
	Parameter DELAY bound to: 270000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/debounce.v:7]
INFO: [Synth 8-638] synthesizing module 'mainfsm' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:24]
	Parameter S_PASSIVE_OPEN bound to: 4'b0000 
	Parameter S_ACTIVE_OPEN bound to: 4'b0001 
	Parameter S_CONNECTED bound to: 4'b0010 
	Parameter S_ACTIVATED bound to: 4'b0011 
	Parameter S_TRANSMITTING bound to: 4'b0100 
	Parameter S_TRANSMIT_WAIT bound to: 4'b0101 
	Parameter S_FIN bound to: 4'b0110 
	Parameter S_FIN_WAIT bound to: 4'b0111 
	Parameter FINWAITMAX bound to: 30'b010011010111110001101101000000 
INFO: [Synth 8-256] done synthesizing module 'mainfsm' (5#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:24]
INFO: [Synth 8-638] synthesizing module 'keyboardexport' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/keyboardinput.v:9]
	Parameter MAXINDEX bound to: 3'b100 
	Parameter S_WAIT bound to: 2'b00 
	Parameter S_SAVE bound to: 2'b01 
	Parameter S_RESET bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'ps2_ascii_input' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/keyboardinput.v:146]
INFO: [Synth 8-638] synthesizing module 'ps2' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/keyboardinput.v:274]
INFO: [Synth 8-256] done synthesizing module 'ps2' (6#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/keyboardinput.v:274]
INFO: [Synth 8-256] done synthesizing module 'ps2_ascii_input' (7#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/keyboardinput.v:146]
INFO: [Synth 8-256] done synthesizing module 'keyboardexport' (8#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/keyboardinput.v:9]
INFO: [Synth 8-638] synthesizing module 'makepacket' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/makepacket.v:30]
	Parameter WAIT bound to: 2'b00 
	Parameter MAKE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'makepacket' (9#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/makepacket.v:30]
INFO: [Synth 8-638] synthesizing module 'receivepacket' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/receivepacket.v:25]
	Parameter HOLD bound to: 2'b00 
	Parameter UPDATE_OOO bound to: 2'b01 
	Parameter UPDATE_ALL bound to: 2'b10 
	Parameter RESET bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/receivepacket.v:109]
INFO: [Synth 8-256] done synthesizing module 'receivepacket' (10#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/receivepacket.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'ISN' does not match port width (1) of module 'receivepacket' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:168]
INFO: [Synth 8-638] synthesizing module 'serial_tx' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_tx.v:1]
	Parameter CLK_PER_BIT bound to: 54166 - type: integer 
	Parameter PKT_LENGTH bound to: 288 - type: integer 
	Parameter CTR_SIZE bound to: 16 - type: integer 
	Parameter STATE_SIZE bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START_BIT bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP_BIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_tx.v:57]
INFO: [Synth 8-256] done synthesizing module 'serial_tx' (11#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'serial_rx' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_rx.v:3]
	Parameter CLK_PER_BIT bound to: 54166 - type: integer 
	Parameter PKT_LENGTH bound to: 288 - type: integer 
	Parameter CTR_SIZE bound to: 16 - type: integer 
	Parameter STATE_SIZE bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_HALF bound to: 2'b01 
	Parameter WAIT_FULL bound to: 2'b10 
	Parameter WAIT_HIGH bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_rx.v:39]
INFO: [Synth 8-256] done synthesizing module 'serial_rx' (12#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/serial_rx.v:3]
INFO: [Synth 8-638] synthesizing module 'xvga' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/xvga.v:24]
INFO: [Synth 8-256] done synthesizing module 'xvga' (13#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/xvga.v:24]
INFO: [Synth 8-638] synthesizing module 'screenlayout' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/screenlayout.v:25]
INFO: [Synth 8-638] synthesizing module 'char_string_display' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 8 - type: integer 
	Parameter NCHAR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/font_rom.v:40]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (14#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/font_rom.v:40]
INFO: [Synth 8-256] done synthesizing module 'char_string_display' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized0' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 11 - type: integer 
	Parameter NCHAR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized0' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized1' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized1' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized2' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized2' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized3' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized3' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized4' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized4' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized5' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized5' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized6' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized6' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized7' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized7' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized8' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized8' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized9' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized9' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized10' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized10' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-638] synthesizing module 'char_string_display__parameterized11' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
	Parameter NCHAR bound to: 16 - type: integer 
	Parameter NCHAR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_string_display__parameterized11' (15#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:44]
INFO: [Synth 8-256] done synthesizing module 'screenlayout' (16#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/screenlayout.v:25]
INFO: [Synth 8-638] synthesizing module 'blob' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/blob.v:1]
	Parameter WIDTH bound to: 800 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
	Parameter COLOR bound to: 24'b111111110000000000000000 
INFO: [Synth 8-256] done synthesizing module 'blob' (17#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/blob.v:1]
WARNING: [Synth 8-3848] Net UART_RXD_OUT in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:27]
WARNING: [Synth 8-3848] Net LED16_B in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:34]
WARNING: [Synth 8-3848] Net LED16_G in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:34]
WARNING: [Synth 8-3848] Net LED16_R in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:34]
WARNING: [Synth 8-3848] Net LED17_B in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:35]
WARNING: [Synth 8-3848] Net LED17_G in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:35]
WARNING: [Synth 8-3848] Net LED17_R in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:35]
WARNING: [Synth 8-3848] Net dis in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:229]
WARNING: [Synth 8-3848] Net incomingready in module/entity labkit does not have driver. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:106]
INFO: [Synth 8-256] done synthesizing module 'labkit' (18#1) [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:22]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design screenlayout has unconnected port display
WARNING: [Synth 8-3331] design mainfsm has unconnected port readyin
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[8]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[7]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[6]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[5]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[3]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[2]
WARNING: [Synth 8-3331] design labkit has unconnected port UART_RXD_OUT
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[11]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[10]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[9]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[4]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[0]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNU
WARNING: [Synth 8-3331] design labkit has unconnected port BTNR
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 323.059 ; gain = 113.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 323.059 ; gain = 113.289
---------------------------------------------------------------------------------
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clock65' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/nexys-wrapper.v:63]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'font_rom' instantiated as 'face/cd_outgoing/f'. 14 instances of this cell are unresolved black boxes. [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/cstringdisp.v:76]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/.Xil/Vivado-3248-allanko/dcp/clk_wiz_0_in_context.xdc] for cell 'clock65'
Finished Parsing XDC File [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/.Xil/Vivado-3248-allanko/dcp/clk_wiz_0_in_context.xdc] for cell 'clock65'
Parsing XDC File [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/Nexys4DDR_Master_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/Nexys4DDR_Master_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 650.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 650.816 ; gain = 441.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 650.816 ; gain = 441.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/.Xil/Vivado-3248-allanko/dcp/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/.Xil/Vivado-3248-allanko/dcp/clk_wiz_0_in_context.xdc}, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 650.816 ; gain = 441.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mainfsm'
INFO: [Synth 8-5545] ROM "nextstate1" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "statedisplay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "nextstate1" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "messageoutarray0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "messagepart10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "messagepart20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "messagepart30" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "messagepart40" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "messagepart50" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_ctr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_data_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          S_PASSIVE_OPEN |                              000 |                             0000
           S_ACTIVE_OPEN |                              001 |                             0001
             S_CONNECTED |                              010 |                             0010
             S_ACTIVATED |                              011 |                             0011
          S_TRANSMITTING |                              100 |                             0100
         S_TRANSMIT_WAIT |                              101 |                             0101
                   S_FIN |                              110 |                             0110
              S_FIN_WAIT |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mainfsm'
WARNING: [Synth 8-327] inferring latch for variable 'ACKout_reg' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'SEQout_reg' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'flagsoutFIN_reg' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'flagsoutSYN_reg' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'flagsoutACK_reg' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'statedisplay_reg' [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/mainfsm.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 650.816 ; gain = 441.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 3     
	  18 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 14    
	   3 Input     12 Bit       Adders := 15    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	              288 Bit    Registers := 3     
	              128 Bit    Registers := 11    
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 27    
+---RAMs : 
	               64 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   8 Input     30 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 19    
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 16    
	  32 Input      1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mainfsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   8 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 13    
Module ps2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ps2_ascii_input 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module keyboardexport 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
Module makepacket 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	              288 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module receivepacket 
Detailed RTL Component Info : 
+---Adders : 
	  18 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module serial_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              288 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module serial_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              288 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module char_string_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module char_string_display__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 8     
Module char_string_display__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstring0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bit_ctr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_data_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db1/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db1/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db2/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db2/clean" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design screenlayout has unconnected port display
WARNING: [Synth 8-3331] design mainfsm has unconnected port readyin
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[8]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[7]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[6]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[5]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[3]
WARNING: [Synth 8-3331] design mainfsm has unconnected port flagsin[2]
WARNING: [Synth 8-3331] design labkit has unconnected port UART_RXD_OUT
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[11]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[10]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[9]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[4]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[0]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNU
WARNING: [Synth 8-3331] design labkit has unconnected port BTNR
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kbdexport1/\kbd/ascii_reg[7] )
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[287]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[286]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[285]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[284]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[283]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[282]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[281]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[280]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[279]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[278]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[277]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[276]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[275]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[274]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[273]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[272]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[271]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[270]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[269]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[268]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[267]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[266]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[265]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[264]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[263]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[262]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[261]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[260]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[259]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[258]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[257]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[256]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[191]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[190]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[189]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[188]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[187]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[186]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[185]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[184]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[183]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[182]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[181]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[179]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[178]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[175]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[174]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[173]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[172]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[171]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[170]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[169]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[168]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[167]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[166]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[165]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[164]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[163]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[162]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (packetgen/\packet_reg[161] )
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[160]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[143]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[142]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[141]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[140]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[139]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[138]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[137]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[136]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[135]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[134]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[133]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[132]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[131]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[130]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3886] merging instance 'packetgen/packet_reg[129]' (FDE) to 'packetgen/packet_reg[128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packetgen/\packet_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (statemachine/\statedisplay_reg[3] )
INFO: [Synth 8-3886] merging instance 'rgb_reg[1]' (FD) to 'rgb_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[0]' (FD) to 'rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[7]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[71]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[39]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[103]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[23]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[87]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[55]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[119]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[15]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[79]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[47]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[111]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[31]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[95]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray1_reg[63]' (FDE) to 'kbdexport1/messageoutarray1_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kbdexport1/\messageoutarray1_reg[127] )
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[7]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[71]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[39]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[103]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[23]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[87]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[55]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Synth 8-3886] merging instance 'kbdexport1/messageoutarray0_reg[119]' (FDE) to 'kbdexport1/messageoutarray0_reg[127]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kbdexport1/\messageoutarray0_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kbdexport1/\messageoutarray2_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kbdexport1/\messageoutarray4_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kbdexport1/\messageoutarray3_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packetgen/\packet_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[31]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[30]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[29]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[28]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[27]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[26]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[25]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[24]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[23]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[22]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[21]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[20]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[19]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[18]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[17]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[16]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[15]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[14]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[13]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[12]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[11]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[10]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[9]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[8]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[7]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[6]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[5]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[4]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[3]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[2]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[1]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (ACKout_reg[0]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[31]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[30]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[29]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[28]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[27]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[26]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[25]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[24]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[23]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[22]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[21]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[20]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[19]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[18]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[17]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[16]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[15]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[14]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[13]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[12]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[11]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[10]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[9]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[8]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[7]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[6]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[5]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[4]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[3]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[2]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[1]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (SEQout_reg[0]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (flagsoutFIN_reg) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (flagsoutSYN_reg) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (flagsoutACK_reg) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (statedisplay_reg[3]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (statedisplay_reg[2]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (statedisplay_reg[1]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (statedisplay_reg[0]) is unused and will be removed from module mainfsm.
WARNING: [Synth 8-3332] Sequential element (kbd/myps2/fifo_overflow_reg) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[6]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[5]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[4]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[3]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[2]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[1]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/curkey_reg[0]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[6]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[5]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[4]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[3]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[2]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[1]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/lastkey_reg[0]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (kbd/ascii_reg[7]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (last_ascii_reg[7]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[127]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[119]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[111]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[103]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[95]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[87]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[79]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[71]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[63]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[55]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[47]) is unused and will be removed from module keyboardexport.
WARNING: [Synth 8-3332] Sequential element (cstring_reg[39]) is unused and will be removed from module keyboardexport.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 650.816 ; gain = 441.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+--------------------+---------------+----------------+
|Module Name     | RTL Object         | Depth x Width | Implemented As | 
+----------------+--------------------+---------------+----------------+
|ps2_ascii_input | curkey_reg_rep     | 256x7         | Block RAM      | 
|keyboardexport  | kbd/curkey_reg_rep | 256x7         | Block RAM      | 
+----------------+--------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+--------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+---------------+--------------------+-----------+----------------------+--------------+
|keyboardexport | kbd/myps2/fifo_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+---------------+--------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock65/clk_out_65mhz' to pin 'clock65/bbstub_clk_out_65mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 657.105 ; gain = 447.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 738.559 ; gain = 528.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |font_rom      |        14|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_0    |     1|
|2     |font_rom     |     1|
|3     |font_rom__1  |     1|
|4     |font_rom__10 |     1|
|5     |font_rom__11 |     1|
|6     |font_rom__12 |     1|
|7     |font_rom__13 |     1|
|8     |font_rom__2  |     1|
|9     |font_rom__3  |     1|
|10    |font_rom__4  |     1|
|11    |font_rom__5  |     1|
|12    |font_rom__6  |     1|
|13    |font_rom__7  |     1|
|14    |font_rom__8  |     1|
|15    |font_rom__9  |     1|
|16    |CARRY4       |   424|
|17    |LUT1         |   787|
|18    |LUT2         |   511|
|19    |LUT3         |   268|
|20    |LUT4         |   322|
|21    |LUT5         |   331|
|22    |LUT6         |   878|
|23    |MUXF7        |    52|
|24    |MUXF8        |    14|
|25    |RAM32M       |     2|
|26    |RAMB18E1     |     1|
|27    |XORCY        |     9|
|28    |FDRE         |  2073|
|29    |FDSE         |   389|
|30    |IBUF         |     7|
|31    |OBUF         |    37|
|32    |OBUFT        |    17|
+------+-------------+------+

Report Instance Areas: 
+------+----------------+-------------------------------------+------+
|      |Instance        |Module                               |Cells |
+------+----------------+-------------------------------------+------+
|1     |top             |                                     |  6236|
|2     |  db1           |debounce                             |    54|
|3     |  db2           |debounce_0                           |    54|
|4     |  display       |display_8hex                         |    59|
|5     |  face          |screenlayout                         |   366|
|6     |    cd          |char_string_display__parameterized11 |    29|
|7     |    cd_in1      |char_string_display__parameterized6  |    27|
|8     |    cd_in2      |char_string_display__parameterized7  |    27|
|9     |    cd_in3      |char_string_display__parameterized8  |    27|
|10    |    cd_in4      |char_string_display__parameterized9  |    27|
|11    |    cd_in5      |char_string_display__parameterized10 |    29|
|12    |    cd_incoming |char_string_display                  |    11|
|13    |    cd_input    |char_string_display__parameterized0  |    38|
|14    |    cd_out1     |char_string_display__parameterized1  |    27|
|15    |    cd_out2     |char_string_display__parameterized2  |    27|
|16    |    cd_out3     |char_string_display__parameterized3  |    27|
|17    |    cd_out4     |char_string_display__parameterized4  |    31|
|18    |    cd_out5     |char_string_display__parameterized5  |    28|
|19    |    cd_outgoing |char_string_display_2                |    11|
|20    |  kbdexport1    |keyboardexport                       |  1394|
|21    |    kbd         |ps2_ascii_input                      |    52|
|22    |      myps2     |ps2                                  |    46|
|23    |  packetgen     |makepacket                           |   259|
|24    |  packetrcv     |receivepacket                        |  1301|
|25    |  s1            |synchronize                          |     8|
|26    |  s2            |synchronize_1                        |     2|
|27    |  srx           |serial_rx                            |   771|
|28    |  statemachine  |mainfsm                              |   480|
|29    |  stx           |serial_tx                            |   444|
|30    |  xvga1         |xvga                                 |   836|
+------+----------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 751.930 ; gain = 542.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 267 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 751.930 ; gain = 214.402
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 751.930 ; gain = 542.160
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Parsing EDIF File [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/font_rom.edn]
Finished Parsing EDIF File [C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/cstring/font_rom.edn]
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'fpga_dont_touch' found for instance 'f' of module 'font_rom'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx CORE Generator Xilinx CORE Generator 7.1.03i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAMB16_S9 => RAMB18E1: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
268 Infos, 245 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 752.359 ; gain = 542.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/Allan/Documents/MIT/FALL 2016/6.111/final project/lasernet/lasernet.runs/synth_1/labkit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 752.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 17 04:52:49 2017...
