0.7
2020.2
Oct 19 2021
02:56:52
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1644369344,verilog,,,,glbl,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sim_1/new/instr_tb.v,1649431367,verilog,,,,instr_tb,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/alu_regfile.v,1649371098,verilog,,/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/eightbit_alu.v,,alu_regfile,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/eightbit_alu.v,1648216661,verilog,,/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/reg_file.v,,eightbit_alu,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/instruction_decoder.v,1649431418,verilog,,/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sim_1/new/instr_tb.v,,instruction_decoder,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/isntr_datapath_l6.v,1649429159,verilog,,,,isntr_datapath_l6,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/reg_file.v,1648216541,verilog,,/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/isntr_datapath_l6.v,,reg_file,,,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab_5.gen/sources_1/ip/data_memory/data_memory_sim_netlist.v,1649428779,verilog,,/home/trevormaxjs/Documents/Engineering/Digital_Design/lab6/lab6.srcs/sources_1/new/alu_regfile.v,,data_memory;data_memory_dist_mem_gen_v8_0_13;data_memory_dist_mem_gen_v8_0_13_synth;data_memory_spram,,,,,,,,
