Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/hotspot-rodinia-3.1/1024_2_2___data_temp_1024___data_power_1024_output_out/QV100-PTX-1B_INSN
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/hotspot-rodinia-3.1/1024_2_2___data_temp_1024___data_power_1024_output_out/QV100-PTX-1B_INSN
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/hotspot-rodinia-3.1 1024 2 2 ./data/temp_1024 ./data/power_1024 output.out


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Fr7b58a7b43a571d37840249eedfb6b6f9  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
Extracting PTX file and ptxas options    1: hotspot-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: hotspot-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: hotspot-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: hotspot-rodinia-3.4.sm_60.ptx -arch=sm_60
equency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
Extracting specific PTX file named hotspot-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named hotspot-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named hotspot-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named hotspot-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named hotspot-rodinia-3.5.sm_6Extracting PTX file and ptxas options    5: hotspot-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: hotspot-rodinia-3.6.sm_70.ptx -arch=sm_70
2.ptx 
Extracting specific PTX file named hotspot-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401320, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14302_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14303_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14304_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14882_39_non_const_temp_on_cuda" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14883_39_non_const_power_on_cuda" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14884_39_non_const_temp_t" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14882_39_non_const_temp_on_cuda was declared previous at hotspot-rodinia-3.2.sm_35.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14883_39_non_const_power_on_cuda was declared previous at hotspot-rodinia-3.2.sm_35.ptx:44 skipping new declaration
GPGPU-Sim PTX: Warning _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14884_39_non_const_temp_t was declared previous at hotspot-rodinia-3.2.sm_35.ptx:46 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15780_39_non_const_temp_on_cuda" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15781_39_non_const_power_on_cuda" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15782_39_non_const_temp_t" from 0x2000 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15889_39_non_const_temp_on_cuda" from 0x2400 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15890_39_non_const_power_on_cuda" from 0x2800 to 0x2c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15891_39_non_const_temp_t" from 0x2c00 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15988_39_non_const_temp_on_cuda" from 0x3000 to 0x3400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15989_39_non_const_power_on_cuda" from 0x3400 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15990_39_non_const_temp_t" from 0x3800 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=37, lmem=0, smem=3072, cmem=416
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=29, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=29, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=29, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=424
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae86c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc41bae860..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc41bae858..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc41bae850..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae868..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae84c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae848..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae844..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae840..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae83c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae838..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc41bae834..

GPGPU-Sim PTX: cudaLaunch for 0x0x401320 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d98 (hotspot-rodinia-3.6.sm_70.ptx:92) @!%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (hotspot-rodinia-3.6.sm_70.ptx:107) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1da0 (hotspot-rodinia-3.6.sm_70.ptx:93) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (hotspot-rodinia-3.6.sm_70.ptx:96) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e80 (hotspot-rodinia-3.6.sm_70.ptx:125) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (hotspot-rodinia-3.6.sm_70.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2010 (hotspot-rodinia-3.6.sm_70.ptx:178) @!%p21 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2120 (hotspot-rodinia-3.6.sm_70.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2018 (hotspot-rodinia-3.6.sm_70.ptx:179) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2020 (hotspot-rodinia-3.6.sm_70.ptx:182) setp.gt.s32%p22, %r3, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2048 (hotspot-rodinia-3.6.sm_70.ptx:187) @%p26 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2120 (hotspot-rodinia-3.6.sm_70.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2130 (hotspot-rodinia-3.6.sm_70.ptx:219) @%p27 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (hotspot-rodinia-3.6.sm_70.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2140 (hotspot-rodinia-3.6.sm_70.ptx:222) @%p28 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (hotspot-rodinia-3.6.sm_70.ptx:228) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2170 (hotspot-rodinia-3.6.sm_70.ptx:231) @%p29 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (hotspot-rodinia-3.6.sm_70.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2188 (hotspot-rodinia-3.6.sm_70.ptx:236) @%p30 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b8 (hotspot-rodinia-3.6.sm_70.ptx:245) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 59031
gpu_sim_insn = 360179256
gpu_ipc =    6101.5273
gpu_tot_sim_cycle = 59031
gpu_tot_sim_insn = 360179256
gpu_tot_ipc =    6101.5273
gpu_tot_issued_cta = 7396
gpu_occupancy = 96.1109% 
gpu_tot_occupancy = 96.1109% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.6085
partiton_level_parallism_total  =      14.6085
partiton_level_parallism_util =      16.4747
partiton_level_parallism_util_total  =      16.4747
L2_BW  =     529.1769 GB/Sec
L2_BW_total  =     529.1769 GB/Sec
gpu_total_sim_rate=299649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10892, Miss = 10836, Miss_rate = 0.995, Pending_hits = 10, Reservation_fails = 345
	L1D_cache_core[1]: Access = 10756, Miss = 10652, Miss_rate = 0.990, Pending_hits = 42, Reservation_fails = 97
	L1D_cache_core[2]: Access = 10832, Miss = 10816, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 137
	L1D_cache_core[3]: Access = 10832, Miss = 10784, Miss_rate = 0.996, Pending_hits = 22, Reservation_fails = 141
	L1D_cache_core[4]: Access = 10864, Miss = 10808, Miss_rate = 0.995, Pending_hits = 32, Reservation_fails = 205
	L1D_cache_core[5]: Access = 10732, Miss = 10652, Miss_rate = 0.993, Pending_hits = 34, Reservation_fails = 155
	L1D_cache_core[6]: Access = 10828, Miss = 10660, Miss_rate = 0.984, Pending_hits = 54, Reservation_fails = 226
	L1D_cache_core[7]: Access = 10628, Miss = 10564, Miss_rate = 0.994, Pending_hits = 26, Reservation_fails = 134
	L1D_cache_core[8]: Access = 10964, Miss = 10876, Miss_rate = 0.992, Pending_hits = 42, Reservation_fails = 165
	L1D_cache_core[9]: Access = 10920, Miss = 10776, Miss_rate = 0.987, Pending_hits = 62, Reservation_fails = 211
	L1D_cache_core[10]: Access = 10944, Miss = 10760, Miss_rate = 0.983, Pending_hits = 64, Reservation_fails = 453
	L1D_cache_core[11]: Access = 10932, Miss = 10868, Miss_rate = 0.994, Pending_hits = 28, Reservation_fails = 315
	L1D_cache_core[12]: Access = 10856, Miss = 10752, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 318
	L1D_cache_core[13]: Access = 10768, Miss = 10568, Miss_rate = 0.981, Pending_hits = 90, Reservation_fails = 205
	L1D_cache_core[14]: Access = 10800, Miss = 10776, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 255
	L1D_cache_core[15]: Access = 10768, Miss = 10664, Miss_rate = 0.990, Pending_hits = 22, Reservation_fails = 245
	L1D_cache_core[16]: Access = 10868, Miss = 10788, Miss_rate = 0.993, Pending_hits = 18, Reservation_fails = 294
	L1D_cache_core[17]: Access = 10832, Miss = 10688, Miss_rate = 0.987, Pending_hits = 42, Reservation_fails = 427
	L1D_cache_core[18]: Access = 10856, Miss = 10784, Miss_rate = 0.993, Pending_hits = 30, Reservation_fails = 241
	L1D_cache_core[19]: Access = 10844, Miss = 10764, Miss_rate = 0.993, Pending_hits = 28, Reservation_fails = 259
	L1D_cache_core[20]: Access = 10876, Miss = 10804, Miss_rate = 0.993, Pending_hits = 20, Reservation_fails = 316
	L1D_cache_core[21]: Access = 10768, Miss = 10640, Miss_rate = 0.988, Pending_hits = 50, Reservation_fails = 330
	L1D_cache_core[22]: Access = 11008, Miss = 10912, Miss_rate = 0.991, Pending_hits = 48, Reservation_fails = 518
	L1D_cache_core[23]: Access = 10932, Miss = 10716, Miss_rate = 0.980, Pending_hits = 49, Reservation_fails = 246
	L1D_cache_core[24]: Access = 10812, Miss = 10708, Miss_rate = 0.990, Pending_hits = 26, Reservation_fails = 186
	L1D_cache_core[25]: Access = 10952, Miss = 10840, Miss_rate = 0.990, Pending_hits = 44, Reservation_fails = 357
	L1D_cache_core[26]: Access = 10932, Miss = 10788, Miss_rate = 0.987, Pending_hits = 58, Reservation_fails = 296
	L1D_cache_core[27]: Access = 10844, Miss = 10820, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 282
	L1D_cache_core[28]: Access = 10800, Miss = 10664, Miss_rate = 0.987, Pending_hits = 42, Reservation_fails = 438
	L1D_cache_core[29]: Access = 10812, Miss = 10764, Miss_rate = 0.996, Pending_hits = 16, Reservation_fails = 256
	L1D_cache_core[30]: Access = 10812, Miss = 10748, Miss_rate = 0.994, Pending_hits = 23, Reservation_fails = 355
	L1D_cache_core[31]: Access = 10996, Miss = 10788, Miss_rate = 0.981, Pending_hits = 50, Reservation_fails = 259
	L1D_cache_core[32]: Access = 10856, Miss = 10736, Miss_rate = 0.989, Pending_hits = 14, Reservation_fails = 262
	L1D_cache_core[33]: Access = 10844, Miss = 10692, Miss_rate = 0.986, Pending_hits = 41, Reservation_fails = 389
	L1D_cache_core[34]: Access = 10876, Miss = 10700, Miss_rate = 0.984, Pending_hits = 56, Reservation_fails = 233
	L1D_cache_core[35]: Access = 10844, Miss = 10724, Miss_rate = 0.989, Pending_hits = 31, Reservation_fails = 168
	L1D_cache_core[36]: Access = 10780, Miss = 10692, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 219
	L1D_cache_core[37]: Access = 10996, Miss = 10900, Miss_rate = 0.991, Pending_hits = 40, Reservation_fails = 260
	L1D_cache_core[38]: Access = 10920, Miss = 10856, Miss_rate = 0.994, Pending_hits = 16, Reservation_fails = 586
	L1D_cache_core[39]: Access = 10844, Miss = 10772, Miss_rate = 0.993, Pending_hits = 22, Reservation_fails = 227
	L1D_cache_core[40]: Access = 10844, Miss = 10764, Miss_rate = 0.993, Pending_hits = 20, Reservation_fails = 391
	L1D_cache_core[41]: Access = 10996, Miss = 10900, Miss_rate = 0.991, Pending_hits = 42, Reservation_fails = 204
	L1D_cache_core[42]: Access = 10944, Miss = 10864, Miss_rate = 0.993, Pending_hits = 8, Reservation_fails = 247
	L1D_cache_core[43]: Access = 10888, Miss = 10784, Miss_rate = 0.990, Pending_hits = 18, Reservation_fails = 478
	L1D_cache_core[44]: Access = 10888, Miss = 10776, Miss_rate = 0.990, Pending_hits = 20, Reservation_fails = 299
	L1D_cache_core[45]: Access = 10932, Miss = 10796, Miss_rate = 0.988, Pending_hits = 32, Reservation_fails = 300
	L1D_cache_core[46]: Access = 10920, Miss = 10880, Miss_rate = 0.996, Pending_hits = 20, Reservation_fails = 335
	L1D_cache_core[47]: Access = 10920, Miss = 10800, Miss_rate = 0.989, Pending_hits = 33, Reservation_fails = 496
	L1D_cache_core[48]: Access = 10920, Miss = 10832, Miss_rate = 0.992, Pending_hits = 40, Reservation_fails = 334
	L1D_cache_core[49]: Access = 10920, Miss = 10776, Miss_rate = 0.987, Pending_hits = 68, Reservation_fails = 258
	L1D_cache_core[50]: Access = 10888, Miss = 10792, Miss_rate = 0.991, Pending_hits = 22, Reservation_fails = 265
	L1D_cache_core[51]: Access = 10952, Miss = 10808, Miss_rate = 0.987, Pending_hits = 62, Reservation_fails = 326
	L1D_cache_core[52]: Access = 10952, Miss = 10856, Miss_rate = 0.991, Pending_hits = 32, Reservation_fails = 198
	L1D_cache_core[53]: Access = 10996, Miss = 10876, Miss_rate = 0.989, Pending_hits = 38, Reservation_fails = 341
	L1D_cache_core[54]: Access = 10812, Miss = 10732, Miss_rate = 0.993, Pending_hits = 24, Reservation_fails = 499
	L1D_cache_core[55]: Access = 10812, Miss = 10732, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 182
	L1D_cache_core[56]: Access = 10800, Miss = 10752, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 166
	L1D_cache_core[57]: Access = 10812, Miss = 10628, Miss_rate = 0.983, Pending_hits = 54, Reservation_fails = 245
	L1D_cache_core[58]: Access = 11040, Miss = 10912, Miss_rate = 0.988, Pending_hits = 44, Reservation_fails = 247
	L1D_cache_core[59]: Access = 10888, Miss = 10784, Miss_rate = 0.990, Pending_hits = 40, Reservation_fails = 467
	L1D_cache_core[60]: Access = 10952, Miss = 10816, Miss_rate = 0.988, Pending_hits = 48, Reservation_fails = 234
	L1D_cache_core[61]: Access = 10952, Miss = 10824, Miss_rate = 0.988, Pending_hits = 50, Reservation_fails = 250
	L1D_cache_core[62]: Access = 11040, Miss = 10896, Miss_rate = 0.987, Pending_hits = 32, Reservation_fails = 190
	L1D_cache_core[63]: Access = 10692, Miss = 10612, Miss_rate = 0.993, Pending_hits = 22, Reservation_fails = 306
	L1D_cache_core[64]: Access = 10932, Miss = 10892, Miss_rate = 0.996, Pending_hits = 10, Reservation_fails = 302
	L1D_cache_core[65]: Access = 10800, Miss = 10656, Miss_rate = 0.987, Pending_hits = 29, Reservation_fails = 265
	L1D_cache_core[66]: Access = 10876, Miss = 10812, Miss_rate = 0.994, Pending_hits = 24, Reservation_fails = 254
	L1D_cache_core[67]: Access = 10932, Miss = 10804, Miss_rate = 0.988, Pending_hits = 33, Reservation_fails = 220
	L1D_cache_core[68]: Access = 10800, Miss = 10736, Miss_rate = 0.994, Pending_hits = 28, Reservation_fails = 236
	L1D_cache_core[69]: Access = 10996, Miss = 10932, Miss_rate = 0.994, Pending_hits = 24, Reservation_fails = 323
	L1D_cache_core[70]: Access = 11040, Miss = 10944, Miss_rate = 0.991, Pending_hits = 28, Reservation_fails = 282
	L1D_cache_core[71]: Access = 10876, Miss = 10780, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[72]: Access = 10844, Miss = 10676, Miss_rate = 0.985, Pending_hits = 39, Reservation_fails = 196
	L1D_cache_core[73]: Access = 10920, Miss = 10824, Miss_rate = 0.991, Pending_hits = 29, Reservation_fails = 320
	L1D_cache_core[74]: Access = 10952, Miss = 10840, Miss_rate = 0.990, Pending_hits = 20, Reservation_fails = 250
	L1D_cache_core[75]: Access = 10920, Miss = 10760, Miss_rate = 0.985, Pending_hits = 50, Reservation_fails = 314
	L1D_cache_core[76]: Access = 10996, Miss = 10876, Miss_rate = 0.989, Pending_hits = 50, Reservation_fails = 384
	L1D_cache_core[77]: Access = 10856, Miss = 10704, Miss_rate = 0.986, Pending_hits = 44, Reservation_fails = 257
	L1D_cache_core[78]: Access = 10952, Miss = 10832, Miss_rate = 0.989, Pending_hits = 42, Reservation_fails = 214
	L1D_cache_core[79]: Access = 11072, Miss = 10992, Miss_rate = 0.993, Pending_hits = 28, Reservation_fails = 338
	L1D_total_cache_accesses = 870744
	L1D_total_cache_misses = 862352
	L1D_total_cache_miss_rate = 0.9904
	L1D_total_cache_pending_hits = 2705
	L1D_total_cache_reservation_fails = 22806
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.160
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 349128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2705
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 698345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 175104

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22026
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 780
ctas_completed 7396, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2242, 2652, 2652, 2652, 2652, 2652, 2652, 2280, 2242, 2652, 2652, 2652, 2652, 2652, 2652, 2280, 2280, 2652, 2652, 2652, 2652, 2652, 2652, 2280, 2280, 2652, 2652, 2652, 2652, 2652, 2652, 2280, 2280, 2652, 2652, 2583, 2583, 2583, 2583, 2242, 2090, 2431, 2431, 2431, 2431, 2431, 2431, 2090, 2090, 2431, 2431, 2431, 2431, 2431, 2431, 2090, 2090, 2431, 2431, 2431, 2431, 2431, 2431, 2090, 
gpgpu_n_tot_thrd_icount = 402793728
gpgpu_n_tot_w_icount = 12587304
gpgpu_n_stall_shd_mem = 161461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687248
gpgpu_n_mem_write_global = 175104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 161461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3694480	W0_Idle:93761	W0_Scoreboard:795959	W1:0	W2:0	W3:0	W4:0	W5:4760	W6:0	W7:0	W8:15872	W9:0	W10:14336	W11:0	W12:6820	W13:4760	W14:399840	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:1763296	W25:0	W26:14336	W27:0	W28:1625220	W29:0	W30:0	W31:0	W32:8738064
single_issue_nums: WS0:3030554	WS1:3263098	WS2:3263098	WS3:3030554	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5497984 {8:687248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7004160 {40:175104,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27489920 {40:687248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1400832 {8:175104,}
maxmflatency = 1074 
max_icnt2mem_latency = 729 
maxmrqlatency = 248 
max_icnt2sh_latency = 186 
averagemflatency = 267 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 5 
mrq_lat_table:77703 	30400 	11516 	13598 	27723 	53011 	25144 	1207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	487107 	355157 	20079 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	640526 	168521 	11764 	17872 	21096 	2573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	564497 	177669 	76246 	25599 	12860 	5231 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	74 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12877     13271     11624     12118     13009     13493     11962     11745     12624     13100     12994     13061     13827     14278     15293     16050 
dram[1]:     12698     13094     11602     12253     13066     13530     12081     11930     12592     13101     12972     12870     13834     14385     15353     16043 
dram[2]:     12617     12971     11587     12466     13270     13658     12199     11910     12686     12954     13183     13511     13820     14234     15237     16052 
dram[3]:     12648     12981     11784     12230     13173     13660     12195     12041     12617     13108     13134     13476     13763     14265     15534     15991 
dram[4]:     13014     13539     11906     12393     13108     13491     11971     11800     12672     13098     12521     12777     13764     14060     15570     16164 
dram[5]:     12986     13292     11805     12425     13033     13540     12041     12128     12357     13030     12931     13436     13711     14233     15566     16164 
dram[6]:     12943     13510     11931     12546     12965     13477     12311     12051     12800     13031     13071     13411     13470     14100     15573     16100 
dram[7]:     13137     13308     11879     12440     12999     13497     12097     12012     12777     13113     12810     13083     13383     14128     15602     16208 
dram[8]:     12878     13344     11893     12473     13412     13735     14275     11536     12524     13017     12728     12872     13952     14542     14987     15602 
dram[9]:     12774     13130     11918     12548     13391     13695     14350     11548     12420     13046     12949     12933     13956     14494     14986     15666 
dram[10]:     12548     13058     12054     12484     13458     13940     14470     11830     12480     13035     12838     12916     13971     14290     15008     15554 
dram[11]:     12839     12923     12047     12524     13476     13870     14475     11880     12733     13137     13003     12979     14043     14356     15076     15602 
dram[12]:     13037     13459     11893     12615     13198     13569     14406     11662     12456     12982     12710     13002     13988     14408     15140     15818 
dram[13]:     13066     13300     11982     12474     13192     13716     14427     11935     12410     12955     12656     13009     13972     14341     15209     15642 
dram[14]:     12890     13430     12023     12600     13421     13709     14386     11910     12550     12978     12844     13073     13859     14309     15136     15590 
dram[15]:     12966     13498     12088     12562     13215     13800     14564     11984     12499     13006     12913     13017     13884     14357     15140     15654 
dram[16]:     12877     13272     11624     12121     13010     13486     11962     11748     12622     13099     12994     13058     13824     14269     15285     16047 
dram[17]:     12697     13093     11606     12258     13072     13528     12082     11930     12588     13099     12971     12872     13831     14382     15349     16040 
dram[18]:     12617     12971     11597     12459     13270     13655     12200     11913     12683     12953     13180     13512     13819     14229     15235     16050 
dram[19]:     12648     12983     11783     12228     13175     13663     12195     12042     12616     13106     13132     13478     13759     14265     15530     15987 
dram[20]:     13012     13538     11904     12393     13108     13484     11972     11798     12674     13099     12521     12780     13762     14057     15565     16161 
dram[21]:     12985     13296     11804     12424     13035     13541     12042     12130     12357     13019     12930     13433     13708     14229     15564     16160 
dram[22]:     12947     13510     11931     12547     12967     13477     12310     12054     12798     13030     13066     13411     13466     14099     15567     16098 
dram[23]:     13143     13311     11876     12434     13001     13499     12098     12012     12777     13113     12812     13082     13382     14124     15598     16204 
dram[24]:     12881     13344     11892     12489     13415     13733     14274     11536     12524     13018     12726     12875     13949     14539     14983     15599 
dram[25]:     12773     13135     11922     12548     13385     13687     14353     11548     12417     13046     12949     12933     13952     14491     14982     15663 
dram[26]:     12552     13058     12057     12485     13458     13941     14475     11831     12480     13042     12839     12914     13968     14288     14999     15552 
dram[27]:     12836     12926     12050     12526     13483     13871     14478     11877     12731     13133     13001     12978     14040     14349     15072     15598 
dram[28]:     13035     13459     11887     12616     13202     13569     14409     11661     12441     12985     12713     13003     13983     14404     15136     15815 
dram[29]:     13062     13303     11979     12473     13190     13715     14428     11933     12411     12954     12659     13012     13971     14333     15207     15638 
dram[30]:     12889     13428     12027     12599     13418     13704     14387     11903     12553     12978     12845     13070     13855     14305     15133     15586 
dram[31]:     12966     13494     12097     12562     13218     13800     14570     11983     12500     13005     12911     13016     13880     14354     15137     15650 
average row accesses per activate:
dram[0]:  9.043478  9.454545  7.058824  7.868853  7.384615  7.164179  6.760563  8.275862  8.000000  7.619048  7.619048  7.619048  6.633803  6.840580  7.000000  7.966102 
dram[1]:  8.489796  8.320000  8.421053  7.384615  6.956522  6.956522  7.058824  7.164179  6.956522  7.500000  7.164179  9.056603  6.647887  7.492064  6.591549  7.949152 
dram[2]:  7.703704  9.454545  6.666667  7.384615  6.956522  7.868853  6.760563  6.760563  7.164179  6.857143  7.272727  7.868853  7.966102  7.246154  6.797101  8.830189 
dram[3]: 10.400000  8.000000  7.741935  7.164179  7.868853  8.135593  7.868853  6.486486  7.741935  7.058824  7.272727  6.666667  6.633803  7.261539  7.000000  8.245614 
dram[4]:  9.904762  9.043478  6.666667  7.384615  7.384615  6.760563  6.857143  7.619048  6.857143  7.164179  6.760563  8.135593  6.266667  5.987342  7.704918  7.230769 
dram[5]: 10.400000  8.320000  7.384615  7.619048  7.164179  7.164179  6.857143  6.956522  5.853659  8.000000  7.272727  7.384615  6.647887  7.492064  6.797101  6.619718 
dram[6]:  9.904762  9.454545  7.058824  7.164179  7.619048  7.384615  6.956522  6.315790  6.575343  6.400000  6.666667  8.000000  7.246154  6.941176  7.200000  7.949152 
dram[7]:  8.489796  8.666667  7.272727  6.760563  6.575343  8.571428  7.619048  6.486486  6.760563  6.486486  6.315790  7.058824  7.375000  6.465754  6.619718  7.672131 
dram[8]:  9.904762  8.320000  6.956522  7.164179  7.384615  6.760563  7.619048  7.384615  7.500000  7.868853  6.956522  8.135593  6.826087  7.246154  7.881356  8.157895 
dram[9]:  8.320000  9.043478  7.164179  6.857143  7.164179  7.619048  7.384615  7.868853  7.164179  7.868853  6.233766  6.400000  6.197369  7.754098  6.549296  7.380952 
dram[10]:  8.666667  8.666667  6.315790  6.760563 10.212766  7.741935  7.164179  6.575343  8.421053  6.760563  7.741935  6.666667  7.359375  6.647887  7.396825  8.472727 
dram[11]:  9.904762  8.320000  6.486486  6.857143  6.666667  8.571428  7.619048  6.956522  7.619048  7.868853  7.384615  7.058824  7.246154  7.029851  7.250000  7.881356 
dram[12]:  9.904762 10.400000  6.956522  6.486486  7.619048  8.000000  6.486486  6.857143  7.619048  7.868853  6.486486  7.058824  6.633803  6.555555  7.250000  8.175439 
dram[13]:  9.454545  8.320000  6.666667  7.058824  7.164179  7.164179  6.956522  6.153846  6.857143  7.384615  6.760563  7.164179  6.116883  7.151515  6.628572  7.483871 
dram[14]:  9.043478  8.000000  6.075949  6.575343  8.135593  7.741935  7.868853  6.857143  7.384615  6.315790  6.400000  6.666667  8.740741  6.647887  8.472727  7.622951 
dram[15]: 10.400000  9.043478  6.666667  8.000000  7.868853  7.619048  8.000000  7.164179  8.421053  6.956522  7.164179  7.164179  7.737705  7.261539  7.898305  7.396825 
dram[16]:  8.666667  9.454545  7.500000  8.135593  7.164179  7.384615  6.575343  7.741935  7.500000  7.384615  7.384615  7.384615  6.452055  6.647887  7.215384  7.704918 
dram[17]:  8.156863  8.320000  8.421053  7.384615  7.164179  6.956522  7.058824  7.164179  6.760563  7.272727  7.164179  9.056603  6.647887  7.737705  6.985075  7.966102 
dram[18]:  7.703704  9.043478  7.058824  7.868853  7.384615  8.135593  6.956522  6.760563  7.384615  6.575343  6.486486  7.384615  7.704918  7.246154  6.797101  8.830189 
dram[19]: 10.400000  8.000000  7.741935  7.164179  8.135593  7.384615  7.619048  6.486486  8.000000  6.666667  7.058824  6.857143  6.826087  7.261539  6.797101  7.966102 
dram[20]:  9.904762  9.043478  6.857143  7.619048  6.956522  6.956522  6.486486  7.164179  7.272727  7.164179  6.575343  8.135593  6.619718  6.306667  7.460318  7.230769 
dram[21]: 10.400000  8.666667  7.619048  7.868853  6.760563  7.384615  7.058824  6.956522  6.000000  8.275862  7.058824  7.500000  6.647887  7.737705  6.424657  6.811594 
dram[22]:  9.454545  9.454545  7.058824  7.164179  7.619048  7.619048  6.956522  6.315790  6.575343  6.575343  6.857143  7.741935  7.246154  6.941176  6.985075  7.444445 
dram[23]:  8.156863  9.043478  7.058824  6.956522  6.760563  8.571428  7.384615  6.486486  6.760563  6.400000  6.666667  6.857143  7.375000  6.647887  6.619718  7.428571 
dram[24]:  9.904762  8.666667  7.384615  7.164179  7.868853  6.956522  7.384615  7.619048  7.272727  7.619048  6.956522  8.135593  6.633803  7.246154  7.881356  8.454545 
dram[25]:  7.703704  8.666667  7.058824  6.857143  6.760563  7.619048  7.384615  7.619048  7.384615  7.272727  6.400000  6.760563  6.364865  7.507936  6.739130  7.380952 
dram[26]:  9.043478  8.666667  6.315790  7.164179 10.212766  8.000000  6.956522  6.956522  8.275862  6.575343  7.272727  6.575343  7.246154  6.647887  7.396825  8.472727 
dram[27]:  9.904762  8.320000  6.666667  6.666667  6.666667  8.421053  7.868853  6.956522  7.619048  7.868853  7.384615  6.857143  7.246154  6.826087  7.250000  7.881356 
dram[28]: 10.400000 10.400000  6.956522  6.575343  7.384615  7.868853  6.315790  7.058824  7.619048  7.868853  6.486486  6.857143  6.826087  6.465754  7.250000  8.175439 
dram[29]:  9.454545  9.043478  6.857143  7.058824  6.760563  7.272727  6.956522  6.486486  6.666667  7.164179  6.760563  6.857143  6.116883  6.742857  6.823529  7.483871 
dram[30]:  8.666667  8.320000  6.233766  6.760563  7.868853  7.741935  7.868853  6.666667  7.164179  6.075949  6.575343  6.575343  8.581819  6.647887  8.472727  7.396825 
dram[31]:  9.904762  9.043478  6.857143  8.000000  7.619048  7.868853  7.741935  7.384615  8.421053  6.666667  6.956522  7.164179  7.737705  6.840580  7.898305  7.639344 
average row locality = 240302/32712 = 7.345989
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[1]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[2]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[3]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[4]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[5]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[6]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[7]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[8]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[9]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[10]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[11]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[12]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[13]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[14]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[15]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[16]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[17]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[18]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[19]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[20]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[21]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[22]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[23]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[24]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[25]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[26]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[27]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[28]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[29]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[30]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[31]:       384       384       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
total dram reads = 225280
bank skew: 448/384 = 1.17
chip skew: 7040/7040 = 1.00
number of total write accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        84        88 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        80        84 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128        88        92        84        80 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        84        88 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128        88       100        88        88 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        84        88 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        80        84 
dram[7]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        88        80 
dram[8]:       128       128       128       128       128       128       128       128       128       128       128       128        92        92        68        68 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128        92       100        68        68 
dram[10]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        72        72 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128        92        92        64        68 
dram[12]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        64        72 
dram[13]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        64        64 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        72        68 
dram[15]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        72        72 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        84        88 
dram[17]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        80        88 
dram[18]:       128       128       128       128       128       128       128       128       128       128       128       128        88        92        84        80 
dram[19]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        84        88 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128        88       100        88        88 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        84        88 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        80        84 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        88        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128        92        92        68        68 
dram[25]:       128       128       128       128       128       128       128       128       128       128       128       128        92       100        68        68 
dram[26]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        72        72 
dram[27]:       128       128       128       128       128       128       128       128       128       128       128       128        92        92        64        68 
dram[28]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        64        72 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128        92        96        64        64 
dram[30]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        72        72 
dram[31]:       128       128       128       128       128       128       128       128       128       128       128       128        96        96        72        72 
total dram writes = 60088
bank skew: 128/64 = 2.00
chip skew: 1900/1852 = 1.03
average mf latency per bank:
dram[0]:        896       910       895       906       847       880       744       755       747       760       726       742       781       778       805       805
dram[1]:        900       901       887       901       855       880       741       749       740       753       724       727       769       770       801       812
dram[2]:        913       917       908       918       864       887       747       746       751       764       733       743       778       772       799       818
dram[3]:        902       926       908       911       874       889       741       747       744       759       720       753       787       770       793       809
dram[4]:        898       916       891       908       855       873       749       747       748       754       718       745       782       767       790       814
dram[5]:        897       909       883       919       860       875       742       743       750       748       724       743       770       770       793       812
dram[6]:        912       936       908       920       860       893       741       740       744       760       725       741       776       776       800       830
dram[7]:        916       930       912       908       860       879       742       747       739       759       720       744       770       766       786       827
dram[8]:        897       904       892       891       815       828       759       728       735       748       728       741       779       786       815       829
dram[9]:        895       903       891       891       822       824       741       735       732       742       725       757       785       767       825       837
dram[10]:        909       910       899       916       826       840       749       748       728       739       732       757       786       787       809       832
dram[11]:        885       910       897       911       825       838       755       748       739       749       729       762       778       784       821       841
dram[12]:        888       903       899       928       823       829       753       735       740       744       722       753       782       778       819       831
dram[13]:        884       905       895       923       827       836       746       742       741       757       722       746       787       774       832       843
dram[14]:        894       898       904       928       820       838       749       741       736       743       728       757       773       789       816       834
dram[15]:        880       884       904       918       825       852       753       742       732       735       724       760       767       773       810       843
dram[16]:        897       910       899       908       860       891       743       754       747       761       722       741       780       777       803       809
dram[17]:        901       900       887       905       860       886       742       751       741       753       723       731       769       770       797       809
dram[18]:        907       918       906       913       873       895       751       750       753       765       734       754       773       770       800       818
dram[19]:        897       916       897       897       852       877       740       745       744       768       720       754       783       768       788       809
dram[20]:        897       916       891       911       860       871       746       751       742       761       720       741       777       765       793       815
dram[21]:        896       904       878       917       853       865       740       744       748       748       722       744       768       765       789       805
dram[22]:        910       935       903       913       855       885       739       743       744       762       724       745       774       771       799       820
dram[23]:        916       924       908       903       858       880       740       746       742       759       719       749       769       762       783       827
dram[24]:        894       905       895       892       821       832       761       730       740       748       729       742       777       785       812       825
dram[25]:        892       906       891       892       827       826       741       740       731       744       724       754       779       765       817       837
dram[26]:        893       899       882       897       816       829       748       744       726       746       731       764       784       785       806       828
dram[27]:        883       911       900       906       831       836       753       750       739       747       731       764       777       779       823       841
dram[28]:        887       902       903       930       829       837       753       730       738       747       726       760       781       784       823       827
dram[29]:        884       902       893       925       825       835       744       739       742       760       722       747       783       773       827       846
dram[30]:        896       906       902       924       816       834       749       744       737       744       727       761       775       784       810       827
dram[31]:        878       885       902       916       828       849       757       746       731       738       727       761       766       775       808       837
maximum mf latency per bank:
dram[0]:        717       817       788       813       856       900       461       454       479       513       505       441       442       444       446       486
dram[1]:        822       723       807       821       849       919       421       434       472       472       452       454       439       436       449       456
dram[2]:        893       857       790       841       786       828       430       450       469       495       462       458       466       425       441       474
dram[3]:        817       977       845       842       884       933       425       449       485       438       460       456       449       504       477       469
dram[4]:        750       826       837       845       818       781       467       428       484       476       438       552       442       432       446       433
dram[5]:        800       762       808       839       788       868       438       468       535       484       443       433       446       417       479       448
dram[6]:        932       878       818       815       842       898       469       431       453       493       453       485       469       456       447       481
dram[7]:        917       887       819       810       870       893       460       420       486       510       471       445       433       431       433       472
dram[8]:        759       715       745       750      1003       996       864       430       453       436       470       492       483       486       474       458
dram[9]:        705       730       736       742      1001       923       721       416       435       473       523       495       432       462       481       477
dram[10]:        744       812       755       813       870       881       757       428       484       439       478       452       456       495       468       451
dram[11]:        705       801       742       772       871       867       810       430       471       439       474       503       443       463       419       498
dram[12]:        697       749       895       876      1051      1003       716       480       457       457       437       481       433       448       436       448
dram[13]:        659       712       805       857       995      1070       666       471       474       439       457       471       468       426       487       495
dram[14]:        690       663       877      1005       991       959       917       471       458       512       484       463       474       563       481       490
dram[15]:        646       711       830       947       990       973       870       467       443       481       454       463       447       469       448       445
dram[16]:        752       843       827       832       901       930       426       467       478       498       449       446       447       446       465       492
dram[17]:        843       757       853       867       878       965       443       480       464       508       488       474       440       431       452       466
dram[18]:        929       907       828       850       792       842       438       459       508       495       453       458       421       428       462       467
dram[19]:        762       834       790       816       872       901       410       445       541       441       484       461       454       513       438       479
dram[20]:        749       859       825       837       837       821       487       459       466       501       441       548       444       432       487       476
dram[21]:        794       746       776       805       780       831       427       463       474       483       448       442       437       413       464       459
dram[22]:        910       880       809       824       836       879       464       457       445       508       461       487       439       459       487       465
dram[23]:        905       896       814       814       878       881       430       424       515       498       458       451       437       420       485       459
dram[24]:        765       752       774       788      1009       998       874       435       453       435       487       481       512       531       470       432
dram[25]:        711       757       778       735       999       930       743       427       428       471       526       500       417       445       461       474
dram[26]:        713       816       723       768       859       874       701       448       426       445       464       473       453       465       488       459
dram[27]:        719       787       723       757       858       849       803       438       470       446       476       515       440       481       454       444
dram[28]:        706       769       907       906      1074      1020       746       464       462       466       461       468       440       459       445       437
dram[29]:        643       708       789       851       993      1074       675       439       507       452       428       509       433       440       463       489
dram[30]:        684       653       879      1002       984       935       915       463       438       517       473       461       476       435       464       455
dram[31]:        633       679       833       941       992       978       864       463       440       461       445       453       443       453       437       435
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33809 n_act=995 n_pre=979 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32459 dram_eff=0.2753
bk0: 384a 42087i bk1: 384a 42143i bk2: 448a 41488i bk3: 448a 41687i bk4: 448a 41535i bk5: 448a 41348i bk6: 448a 41285i bk7: 448a 41304i bk8: 448a 41530i bk9: 448a 41545i bk10: 448a 41284i bk11: 448a 41417i bk12: 448a 41291i bk13: 448a 41359i bk14: 448a 41448i bk15: 448a 41754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867581
Row_Buffer_Locality_read = 0.864631
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.954588
Bank_Level_Parallism_Col = 1.670892
Bank_Level_Parallism_Ready = 1.099485
write_to_read_ratio_blp_rw_average = 0.224877
GrpLevelPara = 1.532438 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 12858 
Wasted_Row = 4917 
Idle = 17614 

BW Util Bottlenecks: 
RCDc_limit = 8964 
RCDWRc_limit = 277 
WTRc_limit = 2886 
RTWc_limit = 4428 
CCDLc_limit = 4787 
rwq = 0 
CCDLc_limit_alone = 3923 
WTRc_limit_alone = 2381 
RTWc_limit_alone = 4069 

Commands details: 
total_CMD = 44325 
n_nop = 33809 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 995 
n_pre = 979 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 1974 
issued_total_col = 8936 
Row_Bus_Util =  0.044535 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.237248 
Issued_on_Two_Bus_Simul_Util = 0.008889 
issued_two_Eff = 0.037467 
queue_avg = 2.772702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.7727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33786 n_act=1011 n_pre=995 n_ref_event=0 n_req=7513 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1892 bw_util=0.2015
n_activity=32687 dram_eff=0.2733
bk0: 384a 41981i bk1: 384a 41885i bk2: 448a 41797i bk3: 448a 41482i bk4: 448a 41401i bk5: 448a 41427i bk6: 448a 41440i bk7: 448a 41229i bk8: 448a 41183i bk9: 448a 41317i bk10: 448a 41507i bk11: 448a 41758i bk12: 448a 41397i bk13: 448a 41660i bk14: 448a 41412i bk15: 448a 41812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865433
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.937689
Bank_Level_Parallism_Col = 1.670094
Bank_Level_Parallism_Ready = 1.097962
write_to_read_ratio_blp_rw_average = 0.216853
GrpLevelPara = 1.536651 

BW Util details:
bwutil = 0.201512 
total_CMD = 44325 
util_bw = 8932 
Wasted_Col = 12668 
Wasted_Row = 5249 
Idle = 17476 

BW Util Bottlenecks: 
RCDc_limit = 9018 
RCDWRc_limit = 274 
WTRc_limit = 2996 
RTWc_limit = 4108 
CCDLc_limit = 4641 
rwq = 0 
CCDLc_limit_alone = 3834 
WTRc_limit_alone = 2500 
RTWc_limit_alone = 3797 

Commands details: 
total_CMD = 44325 
n_nop = 33786 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1892 
n_act = 1011 
n_pre = 995 
n_ref = 0 
n_req = 7513 
total_req = 8932 

Dual Bus Interface Util: 
issued_total_row = 2006 
issued_total_col = 8932 
Row_Bus_Util =  0.045257 
CoL_Bus_Util = 0.201512 
Either_Row_CoL_Bus_Util = 0.237767 
Issued_on_Two_Bus_Simul_Util = 0.009002 
issued_two_Eff = 0.037859 
queue_avg = 2.580508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.58051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33805 n_act=1017 n_pre=1001 n_ref_event=0 n_req=7510 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1880 bw_util=0.2012
n_activity=32647 dram_eff=0.2732
bk0: 384a 41799i bk1: 384a 42093i bk2: 448a 41272i bk3: 448a 41387i bk4: 448a 41470i bk5: 448a 41713i bk6: 448a 41320i bk7: 448a 41468i bk8: 448a 41328i bk9: 448a 41105i bk10: 448a 41248i bk11: 448a 41639i bk12: 448a 42018i bk13: 448a 41749i bk14: 448a 41543i bk15: 448a 42037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864581
Row_Buffer_Locality_read = 0.861506
Row_Buffer_Locality_write = 0.910638
Bank_Level_Parallism = 1.899672
Bank_Level_Parallism_Col = 1.615722
Bank_Level_Parallism_Ready = 1.088565
write_to_read_ratio_blp_rw_average = 0.203217
GrpLevelPara = 1.490524 

BW Util details:
bwutil = 0.201241 
total_CMD = 44325 
util_bw = 8920 
Wasted_Col = 12912 
Wasted_Row = 5289 
Idle = 17204 

BW Util Bottlenecks: 
RCDc_limit = 9093 
RCDWRc_limit = 259 
WTRc_limit = 3265 
RTWc_limit = 3441 
CCDLc_limit = 4917 
rwq = 0 
CCDLc_limit_alone = 4061 
WTRc_limit_alone = 2635 
RTWc_limit_alone = 3215 

Commands details: 
total_CMD = 44325 
n_nop = 33805 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1880 
n_act = 1017 
n_pre = 1001 
n_ref = 0 
n_req = 7510 
total_req = 8920 

Dual Bus Interface Util: 
issued_total_row = 2018 
issued_total_col = 8920 
Row_Bus_Util =  0.045527 
CoL_Bus_Util = 0.201241 
Either_Row_CoL_Bus_Util = 0.237338 
Issued_on_Two_Bus_Simul_Util = 0.009430 
issued_two_Eff = 0.039734 
queue_avg = 2.710750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.71075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33828 n_act=1004 n_pre=988 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32797 dram_eff=0.2725
bk0: 384a 42290i bk1: 384a 41883i bk2: 448a 41492i bk3: 448a 41515i bk4: 448a 41226i bk5: 448a 41319i bk6: 448a 41638i bk7: 448a 41038i bk8: 448a 41468i bk9: 448a 41348i bk10: 448a 41374i bk11: 448a 41099i bk12: 448a 41479i bk13: 448a 41684i bk14: 448a 41622i bk15: 448a 41829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866383
Row_Buffer_Locality_read = 0.863494
Row_Buffer_Locality_write = 0.909283
Bank_Level_Parallism = 1.932665
Bank_Level_Parallism_Col = 1.663632
Bank_Level_Parallism_Ready = 1.085497
write_to_read_ratio_blp_rw_average = 0.216149
GrpLevelPara = 1.519167 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 12888 
Wasted_Row = 5294 
Idle = 17207 

BW Util Bottlenecks: 
RCDc_limit = 8946 
RCDWRc_limit = 274 
WTRc_limit = 2895 
RTWc_limit = 4292 
CCDLc_limit = 4939 
rwq = 0 
CCDLc_limit_alone = 4036 
WTRc_limit_alone = 2360 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 44325 
n_nop = 33828 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 1004 
n_pre = 988 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 1992 
issued_total_col = 8936 
Row_Bus_Util =  0.044941 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.236819 
Issued_on_Two_Bus_Simul_Util = 0.009724 
issued_two_Eff = 0.041059 
queue_avg = 2.800023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.80002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33727 n_act=1041 n_pre=1025 n_ref_event=0 n_req=7515 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1900 bw_util=0.2017
n_activity=32866 dram_eff=0.272
bk0: 384a 42414i bk1: 384a 42223i bk2: 448a 41265i bk3: 448a 41503i bk4: 448a 41421i bk5: 448a 41178i bk6: 448a 41178i bk7: 448a 41353i bk8: 448a 41273i bk9: 448a 41287i bk10: 448a 41385i bk11: 448a 41607i bk12: 448a 41279i bk13: 448a 41122i bk14: 448a 41803i bk15: 448a 41748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861477
Row_Buffer_Locality_read = 0.858807
Row_Buffer_Locality_write = 0.901053
Bank_Level_Parallism = 1.923675
Bank_Level_Parallism_Col = 1.644507
Bank_Level_Parallism_Ready = 1.092841
write_to_read_ratio_blp_rw_average = 0.209515
GrpLevelPara = 1.514992 

BW Util details:
bwutil = 0.201692 
total_CMD = 44325 
util_bw = 8940 
Wasted_Col = 12993 
Wasted_Row = 5450 
Idle = 16942 

BW Util Bottlenecks: 
RCDc_limit = 9310 
RCDWRc_limit = 324 
WTRc_limit = 2929 
RTWc_limit = 4088 
CCDLc_limit = 4822 
rwq = 0 
CCDLc_limit_alone = 3996 
WTRc_limit_alone = 2420 
RTWc_limit_alone = 3771 

Commands details: 
total_CMD = 44325 
n_nop = 33727 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1900 
n_act = 1041 
n_pre = 1025 
n_ref = 0 
n_req = 7515 
total_req = 8940 

Dual Bus Interface Util: 
issued_total_row = 2066 
issued_total_col = 8940 
Row_Bus_Util =  0.046610 
CoL_Bus_Util = 0.201692 
Either_Row_CoL_Bus_Util = 0.239098 
Issued_on_Two_Bus_Simul_Util = 0.009205 
issued_two_Eff = 0.038498 
queue_avg = 2.751269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.75127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33715 n_act=1038 n_pre=1022 n_ref_event=0 n_req=7515 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1900 bw_util=0.2017
n_activity=32676 dram_eff=0.2736
bk0: 384a 42385i bk1: 384a 42073i bk2: 448a 41510i bk3: 448a 41542i bk4: 448a 41458i bk5: 448a 41539i bk6: 448a 41279i bk7: 448a 41491i bk8: 448a 40648i bk9: 448a 41681i bk10: 448a 41492i bk11: 448a 41374i bk12: 448a 41501i bk13: 448a 41642i bk14: 448a 41586i bk15: 448a 41363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861876
Row_Buffer_Locality_read = 0.858665
Row_Buffer_Locality_write = 0.909474
Bank_Level_Parallism = 1.930375
Bank_Level_Parallism_Col = 1.634545
Bank_Level_Parallism_Ready = 1.081432
write_to_read_ratio_blp_rw_average = 0.203190
GrpLevelPara = 1.503373 

BW Util details:
bwutil = 0.201692 
total_CMD = 44325 
util_bw = 8940 
Wasted_Col = 12832 
Wasted_Row = 5244 
Idle = 17309 

BW Util Bottlenecks: 
RCDc_limit = 9270 
RCDWRc_limit = 291 
WTRc_limit = 2868 
RTWc_limit = 3740 
CCDLc_limit = 4802 
rwq = 0 
CCDLc_limit_alone = 3973 
WTRc_limit_alone = 2397 
RTWc_limit_alone = 3382 

Commands details: 
total_CMD = 44325 
n_nop = 33715 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1900 
n_act = 1038 
n_pre = 1022 
n_ref = 0 
n_req = 7515 
total_req = 8940 

Dual Bus Interface Util: 
issued_total_row = 2060 
issued_total_col = 8940 
Row_Bus_Util =  0.046475 
CoL_Bus_Util = 0.201692 
Either_Row_CoL_Bus_Util = 0.239368 
Issued_on_Two_Bus_Simul_Util = 0.008799 
issued_two_Eff = 0.036758 
queue_avg = 2.776244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.77624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33762 n_act=1031 n_pre=1015 n_ref_event=0 n_req=7512 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1888 bw_util=0.2014
n_activity=32702 dram_eff=0.273
bk0: 384a 42225i bk1: 384a 42213i bk2: 448a 41612i bk3: 448a 41445i bk4: 448a 41683i bk5: 448a 41267i bk6: 448a 41181i bk7: 448a 40720i bk8: 448a 41097i bk9: 448a 40903i bk10: 448a 41206i bk11: 448a 41533i bk12: 448a 41594i bk13: 448a 41595i bk14: 448a 41589i bk15: 448a 41673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862753
Row_Buffer_Locality_read = 0.860085
Row_Buffer_Locality_write = 0.902542
Bank_Level_Parallism = 1.953348
Bank_Level_Parallism_Col = 1.663974
Bank_Level_Parallism_Ready = 1.076837
write_to_read_ratio_blp_rw_average = 0.220836
GrpLevelPara = 1.521532 

BW Util details:
bwutil = 0.201421 
total_CMD = 44325 
util_bw = 8928 
Wasted_Col = 13160 
Wasted_Row = 5135 
Idle = 17102 

BW Util Bottlenecks: 
RCDc_limit = 9357 
RCDWRc_limit = 314 
WTRc_limit = 2957 
RTWc_limit = 4536 
CCDLc_limit = 4848 
rwq = 0 
CCDLc_limit_alone = 3961 
WTRc_limit_alone = 2453 
RTWc_limit_alone = 4153 

Commands details: 
total_CMD = 44325 
n_nop = 33762 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1888 
n_act = 1031 
n_pre = 1015 
n_ref = 0 
n_req = 7512 
total_req = 8928 

Dual Bus Interface Util: 
issued_total_row = 2046 
issued_total_col = 8928 
Row_Bus_Util =  0.046159 
CoL_Bus_Util = 0.201421 
Either_Row_CoL_Bus_Util = 0.238308 
Issued_on_Two_Bus_Simul_Util = 0.009272 
issued_two_Eff = 0.038909 
queue_avg = 2.856221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.85622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33701 n_act=1058 n_pre=1042 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32909 dram_eff=0.2715
bk0: 384a 41989i bk1: 384a 41997i bk2: 448a 41407i bk3: 448a 41370i bk4: 448a 41191i bk5: 448a 41632i bk6: 448a 41661i bk7: 448a 41189i bk8: 448a 41242i bk9: 448a 41017i bk10: 448a 41093i bk11: 448a 41260i bk12: 448a 41893i bk13: 448a 41436i bk14: 448a 41448i bk15: 448a 41567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859196
Row_Buffer_Locality_read = 0.856534
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.930348
Bank_Level_Parallism_Col = 1.627082
Bank_Level_Parallism_Ready = 1.082028
write_to_read_ratio_blp_rw_average = 0.215421
GrpLevelPara = 1.491764 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 13219 
Wasted_Row = 5468 
Idle = 16702 

BW Util Bottlenecks: 
RCDc_limit = 9445 
RCDWRc_limit = 311 
WTRc_limit = 3073 
RTWc_limit = 4046 
CCDLc_limit = 4928 
rwq = 0 
CCDLc_limit_alone = 4023 
WTRc_limit_alone = 2508 
RTWc_limit_alone = 3706 

Commands details: 
total_CMD = 44325 
n_nop = 33701 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 1058 
n_pre = 1042 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 2100 
issued_total_col = 8936 
Row_Bus_Util =  0.047377 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.239684 
Issued_on_Two_Bus_Simul_Util = 0.009295 
issued_two_Eff = 0.038780 
queue_avg = 2.721106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.72111
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33876 n_act=995 n_pre=979 n_ref_event=0 n_req=7504 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1856 bw_util=0.2007
n_activity=32295 dram_eff=0.2755
bk0: 384a 42091i bk1: 384a 41808i bk2: 448a 41295i bk3: 448a 41472i bk4: 448a 41470i bk5: 448a 41187i bk6: 448a 41483i bk7: 448a 41407i bk8: 448a 41453i bk9: 448a 41475i bk10: 448a 41194i bk11: 448a 41605i bk12: 448a 41662i bk13: 448a 41724i bk14: 448a 41854i bk15: 448a 41928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867404
Row_Buffer_Locality_read = 0.866051
Row_Buffer_Locality_write = 0.887931
Bank_Level_Parallism = 1.960037
Bank_Level_Parallism_Col = 1.681912
Bank_Level_Parallism_Ready = 1.103192
write_to_read_ratio_blp_rw_average = 0.208955
GrpLevelPara = 1.526643 

BW Util details:
bwutil = 0.200699 
total_CMD = 44325 
util_bw = 8896 
Wasted_Col = 12430 
Wasted_Row = 4998 
Idle = 18001 

BW Util Bottlenecks: 
RCDc_limit = 8709 
RCDWRc_limit = 329 
WTRc_limit = 2651 
RTWc_limit = 3990 
CCDLc_limit = 4874 
rwq = 0 
CCDLc_limit_alone = 4004 
WTRc_limit_alone = 2183 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 44325 
n_nop = 33876 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1856 
n_act = 995 
n_pre = 979 
n_ref = 0 
n_req = 7504 
total_req = 8896 

Dual Bus Interface Util: 
issued_total_row = 1974 
issued_total_col = 8896 
Row_Bus_Util =  0.044535 
CoL_Bus_Util = 0.200699 
Either_Row_CoL_Bus_Util = 0.235736 
Issued_on_Two_Bus_Simul_Util = 0.009498 
issued_two_Eff = 0.040291 
queue_avg = 2.663012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.66301
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33785 n_act=1040 n_pre=1024 n_ref_event=0 n_req=7506 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1864 bw_util=0.2009
n_activity=32323 dram_eff=0.2755
bk0: 384a 41910i bk1: 384a 41921i bk2: 448a 41149i bk3: 448a 41226i bk4: 448a 41476i bk5: 448a 41529i bk6: 448a 41242i bk7: 448a 41369i bk8: 448a 41211i bk9: 448a 41323i bk10: 448a 41133i bk11: 448a 41053i bk12: 448a 41364i bk13: 448a 41676i bk14: 448a 41580i bk15: 448a 41660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861444
Row_Buffer_Locality_read = 0.859517
Row_Buffer_Locality_write = 0.890558
Bank_Level_Parallism = 2.005434
Bank_Level_Parallism_Col = 1.708204
Bank_Level_Parallism_Ready = 1.100292
write_to_read_ratio_blp_rw_average = 0.222729
GrpLevelPara = 1.540598 

BW Util details:
bwutil = 0.200880 
total_CMD = 44325 
util_bw = 8904 
Wasted_Col = 12779 
Wasted_Row = 5186 
Idle = 17456 

BW Util Bottlenecks: 
RCDc_limit = 9157 
RCDWRc_limit = 336 
WTRc_limit = 2661 
RTWc_limit = 4747 
CCDLc_limit = 4725 
rwq = 0 
CCDLc_limit_alone = 3831 
WTRc_limit_alone = 2186 
RTWc_limit_alone = 4328 

Commands details: 
total_CMD = 44325 
n_nop = 33785 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1864 
n_act = 1040 
n_pre = 1024 
n_ref = 0 
n_req = 7506 
total_req = 8904 

Dual Bus Interface Util: 
issued_total_row = 2064 
issued_total_col = 8904 
Row_Bus_Util =  0.046565 
CoL_Bus_Util = 0.200880 
Either_Row_CoL_Bus_Util = 0.237789 
Issued_on_Two_Bus_Simul_Util = 0.009656 
issued_two_Eff = 0.040607 
queue_avg = 2.647377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.64738
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33844 n_act=1007 n_pre=991 n_ref_event=0 n_req=7507 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1868 bw_util=0.201
n_activity=32333 dram_eff=0.2755
bk0: 384a 41983i bk1: 384a 41953i bk2: 448a 41287i bk3: 448a 41213i bk4: 448a 42005i bk5: 448a 41419i bk6: 448a 41465i bk7: 448a 41179i bk8: 448a 41528i bk9: 448a 41116i bk10: 448a 41584i bk11: 448a 41207i bk12: 448a 41428i bk13: 448a 41327i bk14: 448a 41670i bk15: 448a 41780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865859
Row_Buffer_Locality_read = 0.864915
Row_Buffer_Locality_write = 0.880086
Bank_Level_Parallism = 1.982088
Bank_Level_Parallism_Col = 1.697425
Bank_Level_Parallism_Ready = 1.114953
write_to_read_ratio_blp_rw_average = 0.216240
GrpLevelPara = 1.552408 

BW Util details:
bwutil = 0.200970 
total_CMD = 44325 
util_bw = 8908 
Wasted_Col = 12453 
Wasted_Row = 5158 
Idle = 17806 

BW Util Bottlenecks: 
RCDc_limit = 8870 
RCDWRc_limit = 371 
WTRc_limit = 2834 
RTWc_limit = 4133 
CCDLc_limit = 4670 
rwq = 0 
CCDLc_limit_alone = 3837 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3771 

Commands details: 
total_CMD = 44325 
n_nop = 33844 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1868 
n_act = 1007 
n_pre = 991 
n_ref = 0 
n_req = 7507 
total_req = 8908 

Dual Bus Interface Util: 
issued_total_row = 1998 
issued_total_col = 8908 
Row_Bus_Util =  0.045076 
CoL_Bus_Util = 0.200970 
Either_Row_CoL_Bus_Util = 0.236458 
Issued_on_Two_Bus_Simul_Util = 0.009588 
issued_two_Eff = 0.040550 
queue_avg = 2.812386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.81239
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33876 n_act=1008 n_pre=992 n_ref_event=0 n_req=7503 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1852 bw_util=0.2006
n_activity=32318 dram_eff=0.2751
bk0: 384a 42079i bk1: 384a 41843i bk2: 448a 41213i bk3: 448a 40978i bk4: 448a 41274i bk5: 448a 41652i bk6: 448a 41542i bk7: 448a 41116i bk8: 448a 41582i bk9: 448a 41361i bk10: 448a 41509i bk11: 448a 41058i bk12: 448a 41618i bk13: 448a 41439i bk14: 448a 41768i bk15: 448a 41749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865654
Row_Buffer_Locality_read = 0.864205
Row_Buffer_Locality_write = 0.887689
Bank_Level_Parallism = 1.982023
Bank_Level_Parallism_Col = 1.701148
Bank_Level_Parallism_Ready = 1.109762
write_to_read_ratio_blp_rw_average = 0.224401
GrpLevelPara = 1.551131 

BW Util details:
bwutil = 0.200609 
total_CMD = 44325 
util_bw = 8892 
Wasted_Col = 12691 
Wasted_Row = 5118 
Idle = 17624 

BW Util Bottlenecks: 
RCDc_limit = 8847 
RCDWRc_limit = 309 
WTRc_limit = 2624 
RTWc_limit = 4777 
CCDLc_limit = 4661 
rwq = 0 
CCDLc_limit_alone = 3870 
WTRc_limit_alone = 2176 
RTWc_limit_alone = 4434 

Commands details: 
total_CMD = 44325 
n_nop = 33876 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 1008 
n_pre = 992 
n_ref = 0 
n_req = 7503 
total_req = 8892 

Dual Bus Interface Util: 
issued_total_row = 2000 
issued_total_col = 8892 
Row_Bus_Util =  0.045121 
CoL_Bus_Util = 0.200609 
Either_Row_CoL_Bus_Util = 0.235736 
Issued_on_Two_Bus_Simul_Util = 0.009994 
issued_two_Eff = 0.042396 
queue_avg = 2.836593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.83659
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33798 n_act=1022 n_pre=1006 n_ref_event=0 n_req=7505 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1860 bw_util=0.2008
n_activity=32304 dram_eff=0.2755
bk0: 384a 42169i bk1: 384a 42242i bk2: 448a 41365i bk3: 448a 41165i bk4: 448a 41577i bk5: 448a 41644i bk6: 448a 41181i bk7: 448a 41076i bk8: 448a 41511i bk9: 448a 41632i bk10: 448a 41240i bk11: 448a 41507i bk12: 448a 41475i bk13: 448a 41463i bk14: 448a 41838i bk15: 448a 41900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863824
Row_Buffer_Locality_read = 0.862358
Row_Buffer_Locality_write = 0.886021
Bank_Level_Parallism = 1.947803
Bank_Level_Parallism_Col = 1.650744
Bank_Level_Parallism_Ready = 1.093596
write_to_read_ratio_blp_rw_average = 0.213019
GrpLevelPara = 1.523458 

BW Util details:
bwutil = 0.200790 
total_CMD = 44325 
util_bw = 8900 
Wasted_Col = 12616 
Wasted_Row = 5037 
Idle = 17772 

BW Util Bottlenecks: 
RCDc_limit = 9077 
RCDWRc_limit = 344 
WTRc_limit = 2836 
RTWc_limit = 3919 
CCDLc_limit = 4813 
rwq = 0 
CCDLc_limit_alone = 4028 
WTRc_limit_alone = 2388 
RTWc_limit_alone = 3582 

Commands details: 
total_CMD = 44325 
n_nop = 33798 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1860 
n_act = 1022 
n_pre = 1006 
n_ref = 0 
n_req = 7505 
total_req = 8900 

Dual Bus Interface Util: 
issued_total_row = 2028 
issued_total_col = 8900 
Row_Bus_Util =  0.045753 
CoL_Bus_Util = 0.200790 
Either_Row_CoL_Bus_Util = 0.237496 
Issued_on_Two_Bus_Simul_Util = 0.009047 
issued_two_Eff = 0.038093 
queue_avg = 2.724332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.72433
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33731 n_act=1063 n_pre=1047 n_ref_event=0 n_req=7503 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1852 bw_util=0.2006
n_activity=32688 dram_eff=0.272
bk0: 384a 41932i bk1: 384a 41673i bk2: 448a 41152i bk3: 448a 41440i bk4: 448a 41290i bk5: 448a 41487i bk6: 448a 41333i bk7: 448a 41081i bk8: 448a 41308i bk9: 448a 41444i bk10: 448a 41152i bk11: 448a 41342i bk12: 448a 41195i bk13: 448a 41603i bk14: 448a 41476i bk15: 448a 41843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858323
Row_Buffer_Locality_read = 0.856818
Row_Buffer_Locality_write = 0.881209
Bank_Level_Parallism = 1.992025
Bank_Level_Parallism_Col = 1.675440
Bank_Level_Parallism_Ready = 1.105488
write_to_read_ratio_blp_rw_average = 0.214055
GrpLevelPara = 1.544867 

BW Util details:
bwutil = 0.200609 
total_CMD = 44325 
util_bw = 8892 
Wasted_Col = 12872 
Wasted_Row = 5320 
Idle = 17241 

BW Util Bottlenecks: 
RCDc_limit = 9327 
RCDWRc_limit = 369 
WTRc_limit = 2739 
RTWc_limit = 4327 
CCDLc_limit = 4782 
rwq = 0 
CCDLc_limit_alone = 3997 
WTRc_limit_alone = 2292 
RTWc_limit_alone = 3989 

Commands details: 
total_CMD = 44325 
n_nop = 33731 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 1063 
n_pre = 1047 
n_ref = 0 
n_req = 7503 
total_req = 8892 

Dual Bus Interface Util: 
issued_total_row = 2110 
issued_total_col = 8892 
Row_Bus_Util =  0.047603 
CoL_Bus_Util = 0.200609 
Either_Row_CoL_Bus_Util = 0.239007 
Issued_on_Two_Bus_Simul_Util = 0.009205 
issued_two_Eff = 0.038512 
queue_avg = 2.885708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.88571
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33773 n_act=1031 n_pre=1015 n_ref_event=0 n_req=7507 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1868 bw_util=0.201
n_activity=32510 dram_eff=0.274
bk0: 384a 42161i bk1: 384a 41974i bk2: 448a 40852i bk3: 448a 41137i bk4: 448a 41707i bk5: 448a 41508i bk6: 448a 41700i bk7: 448a 41431i bk8: 448a 41451i bk9: 448a 40717i bk10: 448a 41061i bk11: 448a 41048i bk12: 448a 42088i bk13: 448a 41353i bk14: 448a 41970i bk15: 448a 41777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862662
Row_Buffer_Locality_read = 0.861790
Row_Buffer_Locality_write = 0.875803
Bank_Level_Parallism = 1.975222
Bank_Level_Parallism_Col = 1.656322
Bank_Level_Parallism_Ready = 1.086327
write_to_read_ratio_blp_rw_average = 0.217902
GrpLevelPara = 1.535746 

BW Util details:
bwutil = 0.200970 
total_CMD = 44325 
util_bw = 8908 
Wasted_Col = 12821 
Wasted_Row = 4988 
Idle = 17608 

BW Util Bottlenecks: 
RCDc_limit = 9053 
RCDWRc_limit = 389 
WTRc_limit = 2764 
RTWc_limit = 4306 
CCDLc_limit = 4706 
rwq = 0 
CCDLc_limit_alone = 3955 
WTRc_limit_alone = 2293 
RTWc_limit_alone = 4026 

Commands details: 
total_CMD = 44325 
n_nop = 33773 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1868 
n_act = 1031 
n_pre = 1015 
n_ref = 0 
n_req = 7507 
total_req = 8908 

Dual Bus Interface Util: 
issued_total_row = 2046 
issued_total_col = 8908 
Row_Bus_Util =  0.046159 
CoL_Bus_Util = 0.200970 
Either_Row_CoL_Bus_Util = 0.238060 
Issued_on_Two_Bus_Simul_Util = 0.009069 
issued_two_Eff = 0.038097 
queue_avg = 2.809972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.80997
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33897 n_act=977 n_pre=961 n_ref_event=0 n_req=7508 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1872 bw_util=0.2011
n_activity=32348 dram_eff=0.2755
bk0: 384a 42305i bk1: 384a 42067i bk2: 448a 41349i bk3: 448a 41720i bk4: 448a 41472i bk5: 448a 41560i bk6: 448a 41653i bk7: 448a 41225i bk8: 448a 41658i bk9: 448a 41219i bk10: 448a 41500i bk11: 448a 41133i bk12: 448a 41841i bk13: 448a 41678i bk14: 448a 41849i bk15: 448a 41842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869872
Row_Buffer_Locality_read = 0.868892
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.920250
Bank_Level_Parallism_Col = 1.627926
Bank_Level_Parallism_Ready = 1.092235
write_to_read_ratio_blp_rw_average = 0.214847
GrpLevelPara = 1.499035 

BW Util details:
bwutil = 0.201060 
total_CMD = 44325 
util_bw = 8912 
Wasted_Col = 12707 
Wasted_Row = 4751 
Idle = 17955 

BW Util Bottlenecks: 
RCDc_limit = 8517 
RCDWRc_limit = 369 
WTRc_limit = 3123 
RTWc_limit = 3944 
CCDLc_limit = 4925 
rwq = 0 
CCDLc_limit_alone = 4089 
WTRc_limit_alone = 2665 
RTWc_limit_alone = 3566 

Commands details: 
total_CMD = 44325 
n_nop = 33897 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1872 
n_act = 977 
n_pre = 961 
n_ref = 0 
n_req = 7508 
total_req = 8912 

Dual Bus Interface Util: 
issued_total_row = 1938 
issued_total_col = 8912 
Row_Bus_Util =  0.043723 
CoL_Bus_Util = 0.201060 
Either_Row_CoL_Bus_Util = 0.235262 
Issued_on_Two_Bus_Simul_Util = 0.009521 
issued_two_Eff = 0.040468 
queue_avg = 2.683542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.68354
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33770 n_act=1011 n_pre=995 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32465 dram_eff=0.2753
bk0: 384a 42004i bk1: 384a 42062i bk2: 448a 41284i bk3: 448a 41581i bk4: 448a 41418i bk5: 448a 41275i bk6: 448a 41280i bk7: 448a 41197i bk8: 448a 41505i bk9: 448a 41443i bk10: 448a 41408i bk11: 448a 41364i bk12: 448a 41346i bk13: 448a 41174i bk14: 448a 41447i bk15: 448a 41663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865451
Row_Buffer_Locality_read = 0.862358
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.986166
Bank_Level_Parallism_Col = 1.697614
Bank_Level_Parallism_Ready = 1.111459
write_to_read_ratio_blp_rw_average = 0.229180
GrpLevelPara = 1.546980 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 12935 
Wasted_Row = 4946 
Idle = 17508 

BW Util Bottlenecks: 
RCDc_limit = 9056 
RCDWRc_limit = 287 
WTRc_limit = 2731 
RTWc_limit = 4889 
CCDLc_limit = 4768 
rwq = 0 
CCDLc_limit_alone = 3875 
WTRc_limit_alone = 2275 
RTWc_limit_alone = 4452 

Commands details: 
total_CMD = 44325 
n_nop = 33770 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 1011 
n_pre = 995 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 2006 
issued_total_col = 8936 
Row_Bus_Util =  0.045257 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.238127 
Issued_on_Two_Bus_Simul_Util = 0.008731 
issued_two_Eff = 0.036665 
queue_avg = 2.757902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.7579
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33795 n_act=1009 n_pre=993 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32742 dram_eff=0.2729
bk0: 384a 41949i bk1: 384a 41803i bk2: 448a 41874i bk3: 448a 41586i bk4: 448a 41462i bk5: 448a 41243i bk6: 448a 41138i bk7: 448a 41243i bk8: 448a 41190i bk9: 448a 41341i bk10: 448a 41444i bk11: 448a 41756i bk12: 448a 41338i bk13: 448a 41694i bk14: 448a 41543i bk15: 448a 41847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865717
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = 0.913502
Bank_Level_Parallism = 1.933876
Bank_Level_Parallism_Col = 1.670159
Bank_Level_Parallism_Ready = 1.098702
write_to_read_ratio_blp_rw_average = 0.218400
GrpLevelPara = 1.531269 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 12762 
Wasted_Row = 5327 
Idle = 17300 

BW Util Bottlenecks: 
RCDc_limit = 9003 
RCDWRc_limit = 273 
WTRc_limit = 3049 
RTWc_limit = 4076 
CCDLc_limit = 4701 
rwq = 0 
CCDLc_limit_alone = 3882 
WTRc_limit_alone = 2552 
RTWc_limit_alone = 3754 

Commands details: 
total_CMD = 44325 
n_nop = 33795 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 1009 
n_pre = 993 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 2002 
issued_total_col = 8936 
Row_Bus_Util =  0.045166 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.237563 
Issued_on_Two_Bus_Simul_Util = 0.009205 
issued_two_Eff = 0.038746 
queue_avg = 2.620666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.62067
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33804 n_act=1018 n_pre=1002 n_ref_event=0 n_req=7510 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1880 bw_util=0.2012
n_activity=32650 dram_eff=0.2732
bk0: 384a 41769i bk1: 384a 41958i bk2: 448a 41509i bk3: 448a 41518i bk4: 448a 41705i bk5: 448a 41696i bk6: 448a 41195i bk7: 448a 41031i bk8: 448a 41360i bk9: 448a 40871i bk10: 448a 40997i bk11: 448a 41436i bk12: 448a 41889i bk13: 448a 41674i bk14: 448a 41482i bk15: 448a 41959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864447
Row_Buffer_Locality_read = 0.861364
Row_Buffer_Locality_write = 0.910638
Bank_Level_Parallism = 1.939560
Bank_Level_Parallism_Col = 1.652803
Bank_Level_Parallism_Ready = 1.088901
write_to_read_ratio_blp_rw_average = 0.222830
GrpLevelPara = 1.514257 

BW Util details:
bwutil = 0.201241 
total_CMD = 44325 
util_bw = 8920 
Wasted_Col = 13123 
Wasted_Row = 5108 
Idle = 17174 

BW Util Bottlenecks: 
RCDc_limit = 9169 
RCDWRc_limit = 251 
WTRc_limit = 2963 
RTWc_limit = 4316 
CCDLc_limit = 5023 
rwq = 0 
CCDLc_limit_alone = 4129 
WTRc_limit_alone = 2428 
RTWc_limit_alone = 3957 

Commands details: 
total_CMD = 44325 
n_nop = 33804 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1880 
n_act = 1018 
n_pre = 1002 
n_ref = 0 
n_req = 7510 
total_req = 8920 

Dual Bus Interface Util: 
issued_total_row = 2020 
issued_total_col = 8920 
Row_Bus_Util =  0.045572 
CoL_Bus_Util = 0.201241 
Either_Row_CoL_Bus_Util = 0.237360 
Issued_on_Two_Bus_Simul_Util = 0.009453 
issued_two_Eff = 0.039825 
queue_avg = 2.739650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.73965
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33784 n_act=1014 n_pre=998 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32816 dram_eff=0.2723
bk0: 384a 42200i bk1: 384a 41869i bk2: 448a 41428i bk3: 448a 41404i bk4: 448a 41511i bk5: 448a 41328i bk6: 448a 41411i bk7: 448a 40899i bk8: 448a 41494i bk9: 448a 41138i bk10: 448a 41244i bk11: 448a 41151i bk12: 448a 41485i bk13: 448a 41720i bk14: 448a 41540i bk15: 448a 41796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865052
Row_Buffer_Locality_read = 0.861932
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.953927
Bank_Level_Parallism_Col = 1.683820
Bank_Level_Parallism_Ready = 1.088518
write_to_read_ratio_blp_rw_average = 0.216073
GrpLevelPara = 1.530695 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 12939 
Wasted_Row = 5299 
Idle = 17151 

BW Util Bottlenecks: 
RCDc_limit = 9008 
RCDWRc_limit = 265 
WTRc_limit = 2976 
RTWc_limit = 4457 
CCDLc_limit = 4935 
rwq = 0 
CCDLc_limit_alone = 4000 
WTRc_limit_alone = 2422 
RTWc_limit_alone = 4076 

Commands details: 
total_CMD = 44325 
n_nop = 33784 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 1014 
n_pre = 998 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 2012 
issued_total_col = 8936 
Row_Bus_Util =  0.045392 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.237812 
Issued_on_Two_Bus_Simul_Util = 0.009182 
issued_two_Eff = 0.038611 
queue_avg = 2.830953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.83095
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33719 n_act=1039 n_pre=1023 n_ref_event=0 n_req=7515 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1900 bw_util=0.2017
n_activity=32775 dram_eff=0.2728
bk0: 384a 42388i bk1: 384a 42229i bk2: 448a 41232i bk3: 448a 41558i bk4: 448a 40937i bk5: 448a 41124i bk6: 448a 41241i bk7: 448a 41351i bk8: 448a 41417i bk9: 448a 41359i bk10: 448a 41440i bk11: 448a 41691i bk12: 448a 41484i bk13: 448a 41402i bk14: 448a 41707i bk15: 448a 41773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861743
Row_Buffer_Locality_read = 0.859091
Row_Buffer_Locality_write = 0.901053
Bank_Level_Parallism = 1.914967
Bank_Level_Parallism_Col = 1.633505
Bank_Level_Parallism_Ready = 1.095861
write_to_read_ratio_blp_rw_average = 0.204804
GrpLevelPara = 1.499930 

BW Util details:
bwutil = 0.201692 
total_CMD = 44325 
util_bw = 8940 
Wasted_Col = 13010 
Wasted_Row = 5404 
Idle = 16971 

BW Util Bottlenecks: 
RCDc_limit = 9311 
RCDWRc_limit = 315 
WTRc_limit = 3032 
RTWc_limit = 3825 
CCDLc_limit = 4829 
rwq = 0 
CCDLc_limit_alone = 3978 
WTRc_limit_alone = 2461 
RTWc_limit_alone = 3545 

Commands details: 
total_CMD = 44325 
n_nop = 33719 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1900 
n_act = 1039 
n_pre = 1023 
n_ref = 0 
n_req = 7515 
total_req = 8940 

Dual Bus Interface Util: 
issued_total_row = 2062 
issued_total_col = 8940 
Row_Bus_Util =  0.046520 
CoL_Bus_Util = 0.201692 
Either_Row_CoL_Bus_Util = 0.239278 
Issued_on_Two_Bus_Simul_Util = 0.008934 
issued_two_Eff = 0.037337 
queue_avg = 2.781072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.78107
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33755 n_act=1029 n_pre=1013 n_ref_event=0 n_req=7515 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1900 bw_util=0.2017
n_activity=32686 dram_eff=0.2735
bk0: 384a 42310i bk1: 384a 42159i bk2: 448a 41643i bk3: 448a 41585i bk4: 448a 41477i bk5: 448a 41659i bk6: 448a 41270i bk7: 448a 41331i bk8: 448a 40750i bk9: 448a 41700i bk10: 448a 41369i bk11: 448a 41523i bk12: 448a 41716i bk13: 448a 41834i bk14: 448a 41412i bk15: 448a 41513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863074
Row_Buffer_Locality_read = 0.859943
Row_Buffer_Locality_write = 0.909474
Bank_Level_Parallism = 1.903184
Bank_Level_Parallism_Col = 1.618113
Bank_Level_Parallism_Ready = 1.079306
write_to_read_ratio_blp_rw_average = 0.202502
GrpLevelPara = 1.486286 

BW Util details:
bwutil = 0.201692 
total_CMD = 44325 
util_bw = 8940 
Wasted_Col = 12743 
Wasted_Row = 5358 
Idle = 17284 

BW Util Bottlenecks: 
RCDc_limit = 9188 
RCDWRc_limit = 290 
WTRc_limit = 2869 
RTWc_limit = 3567 
CCDLc_limit = 4778 
rwq = 0 
CCDLc_limit_alone = 3974 
WTRc_limit_alone = 2384 
RTWc_limit_alone = 3248 

Commands details: 
total_CMD = 44325 
n_nop = 33755 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1900 
n_act = 1029 
n_pre = 1013 
n_ref = 0 
n_req = 7515 
total_req = 8940 

Dual Bus Interface Util: 
issued_total_row = 2042 
issued_total_col = 8940 
Row_Bus_Util =  0.046069 
CoL_Bus_Util = 0.201692 
Either_Row_CoL_Bus_Util = 0.238466 
Issued_on_Two_Bus_Simul_Util = 0.009295 
issued_two_Eff = 0.038978 
queue_avg = 2.695364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.69536
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33744 n_act=1035 n_pre=1019 n_ref_event=0 n_req=7512 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1888 bw_util=0.2014
n_activity=32753 dram_eff=0.2726
bk0: 384a 42068i bk1: 384a 42183i bk2: 448a 41555i bk3: 448a 41440i bk4: 448a 41627i bk5: 448a 41402i bk6: 448a 41169i bk7: 448a 40899i bk8: 448a 41121i bk9: 448a 40844i bk10: 448a 41138i bk11: 448a 41196i bk12: 448a 41711i bk13: 448a 41679i bk14: 448a 41548i bk15: 448a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862220
Row_Buffer_Locality_read = 0.859517
Row_Buffer_Locality_write = 0.902542
Bank_Level_Parallism = 1.962483
Bank_Level_Parallism_Col = 1.672576
Bank_Level_Parallism_Ready = 1.090726
write_to_read_ratio_blp_rw_average = 0.215244
GrpLevelPara = 1.522899 

BW Util details:
bwutil = 0.201421 
total_CMD = 44325 
util_bw = 8928 
Wasted_Col = 13159 
Wasted_Row = 5154 
Idle = 17084 

BW Util Bottlenecks: 
RCDc_limit = 9350 
RCDWRc_limit = 304 
WTRc_limit = 3026 
RTWc_limit = 4465 
CCDLc_limit = 4873 
rwq = 0 
CCDLc_limit_alone = 3934 
WTRc_limit_alone = 2500 
RTWc_limit_alone = 4052 

Commands details: 
total_CMD = 44325 
n_nop = 33744 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1888 
n_act = 1035 
n_pre = 1019 
n_ref = 0 
n_req = 7512 
total_req = 8928 

Dual Bus Interface Util: 
issued_total_row = 2054 
issued_total_col = 8928 
Row_Bus_Util =  0.046340 
CoL_Bus_Util = 0.201421 
Either_Row_CoL_Bus_Util = 0.238714 
Issued_on_Two_Bus_Simul_Util = 0.009047 
issued_two_Eff = 0.037898 
queue_avg = 2.837564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.83756
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33726 n_act=1057 n_pre=1041 n_ref_event=0 n_req=7514 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.2016
n_activity=32922 dram_eff=0.2714
bk0: 384a 41903i bk1: 384a 42031i bk2: 448a 41319i bk3: 448a 41430i bk4: 448a 41295i bk5: 448a 41688i bk6: 448a 41641i bk7: 448a 41349i bk8: 448a 41071i bk9: 448a 41084i bk10: 448a 41178i bk11: 448a 41151i bk12: 448a 41814i bk13: 448a 41563i bk14: 448a 41431i bk15: 448a 41548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859329
Row_Buffer_Locality_read = 0.856676
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.934145
Bank_Level_Parallism_Col = 1.631574
Bank_Level_Parallism_Ready = 1.076656
write_to_read_ratio_blp_rw_average = 0.216398
GrpLevelPara = 1.496079 

BW Util details:
bwutil = 0.201602 
total_CMD = 44325 
util_bw = 8936 
Wasted_Col = 13165 
Wasted_Row = 5414 
Idle = 16810 

BW Util Bottlenecks: 
RCDc_limit = 9439 
RCDWRc_limit = 317 
WTRc_limit = 2982 
RTWc_limit = 4002 
CCDLc_limit = 4898 
rwq = 0 
CCDLc_limit_alone = 4008 
WTRc_limit_alone = 2432 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 44325 
n_nop = 33726 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 1057 
n_pre = 1041 
n_ref = 0 
n_req = 7514 
total_req = 8936 

Dual Bus Interface Util: 
issued_total_row = 2098 
issued_total_col = 8936 
Row_Bus_Util =  0.047332 
CoL_Bus_Util = 0.201602 
Either_Row_CoL_Bus_Util = 0.239120 
Issued_on_Two_Bus_Simul_Util = 0.009814 
issued_two_Eff = 0.041042 
queue_avg = 2.719165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.71917
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33893 n_act=987 n_pre=971 n_ref_event=0 n_req=7504 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1856 bw_util=0.2007
n_activity=32253 dram_eff=0.2758
bk0: 384a 42244i bk1: 384a 41847i bk2: 448a 41437i bk3: 448a 41474i bk4: 448a 41689i bk5: 448a 41296i bk6: 448a 41290i bk7: 448a 41430i bk8: 448a 41367i bk9: 448a 41081i bk10: 448a 41047i bk11: 448a 41403i bk12: 448a 41621i bk13: 448a 41735i bk14: 448a 41922i bk15: 448a 42014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868470
Row_Buffer_Locality_read = 0.867188
Row_Buffer_Locality_write = 0.887931
Bank_Level_Parallism = 1.964395
Bank_Level_Parallism_Col = 1.691327
Bank_Level_Parallism_Ready = 1.104429
write_to_read_ratio_blp_rw_average = 0.211749
GrpLevelPara = 1.539974 

BW Util details:
bwutil = 0.200699 
total_CMD = 44325 
util_bw = 8896 
Wasted_Col = 12464 
Wasted_Row = 5013 
Idle = 17952 

BW Util Bottlenecks: 
RCDc_limit = 8637 
RCDWRc_limit = 344 
WTRc_limit = 2628 
RTWc_limit = 4303 
CCDLc_limit = 4783 
rwq = 0 
CCDLc_limit_alone = 3952 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 3940 

Commands details: 
total_CMD = 44325 
n_nop = 33893 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1856 
n_act = 987 
n_pre = 971 
n_ref = 0 
n_req = 7504 
total_req = 8896 

Dual Bus Interface Util: 
issued_total_row = 1958 
issued_total_col = 8896 
Row_Bus_Util =  0.044174 
CoL_Bus_Util = 0.200699 
Either_Row_CoL_Bus_Util = 0.235353 
Issued_on_Two_Bus_Simul_Util = 0.009521 
issued_two_Eff = 0.040452 
queue_avg = 2.724264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.72426
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33762 n_act=1048 n_pre=1032 n_ref_event=0 n_req=7506 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1864 bw_util=0.2009
n_activity=32368 dram_eff=0.2751
bk0: 384a 41711i bk1: 384a 42059i bk2: 448a 41121i bk3: 448a 41197i bk4: 448a 41243i bk5: 448a 41510i bk6: 448a 41243i bk7: 448a 41334i bk8: 448a 41387i bk9: 448a 41231i bk10: 448a 41131i bk11: 448a 41104i bk12: 448a 41470i bk13: 448a 41598i bk14: 448a 41592i bk15: 448a 41633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860378
Row_Buffer_Locality_read = 0.858381
Row_Buffer_Locality_write = 0.890558
Bank_Level_Parallism = 2.005854
Bank_Level_Parallism_Col = 1.716435
Bank_Level_Parallism_Ready = 1.103324
write_to_read_ratio_blp_rw_average = 0.221534
GrpLevelPara = 1.552794 

BW Util details:
bwutil = 0.200880 
total_CMD = 44325 
util_bw = 8904 
Wasted_Col = 12704 
Wasted_Row = 5384 
Idle = 17333 

BW Util Bottlenecks: 
RCDc_limit = 9273 
RCDWRc_limit = 343 
WTRc_limit = 2842 
RTWc_limit = 4670 
CCDLc_limit = 4739 
rwq = 0 
CCDLc_limit_alone = 3838 
WTRc_limit_alone = 2331 
RTWc_limit_alone = 4280 

Commands details: 
total_CMD = 44325 
n_nop = 33762 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1864 
n_act = 1048 
n_pre = 1032 
n_ref = 0 
n_req = 7506 
total_req = 8904 

Dual Bus Interface Util: 
issued_total_row = 2080 
issued_total_col = 8904 
Row_Bus_Util =  0.046926 
CoL_Bus_Util = 0.200880 
Either_Row_CoL_Bus_Util = 0.238308 
Issued_on_Two_Bus_Simul_Util = 0.009498 
issued_two_Eff = 0.039856 
queue_avg = 2.615589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.61559
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33811 n_act=1006 n_pre=990 n_ref_event=0 n_req=7507 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1868 bw_util=0.201
n_activity=32349 dram_eff=0.2754
bk0: 384a 42133i bk1: 384a 41920i bk2: 448a 41341i bk3: 448a 41488i bk4: 448a 42106i bk5: 448a 41583i bk6: 448a 41332i bk7: 448a 41273i bk8: 448a 41501i bk9: 448a 41090i bk10: 448a 41249i bk11: 448a 41061i bk12: 448a 41427i bk13: 448a 41242i bk14: 448a 41815i bk15: 448a 42000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865992
Row_Buffer_Locality_read = 0.865057
Row_Buffer_Locality_write = 0.880086
Bank_Level_Parallism = 1.969037
Bank_Level_Parallism_Col = 1.679013
Bank_Level_Parallism_Ready = 1.111136
write_to_read_ratio_blp_rw_average = 0.219187
GrpLevelPara = 1.538993 

BW Util details:
bwutil = 0.200970 
total_CMD = 44325 
util_bw = 8908 
Wasted_Col = 12507 
Wasted_Row = 5068 
Idle = 17842 

BW Util Bottlenecks: 
RCDc_limit = 8828 
RCDWRc_limit = 364 
WTRc_limit = 2957 
RTWc_limit = 4108 
CCDLc_limit = 4705 
rwq = 0 
CCDLc_limit_alone = 3829 
WTRc_limit_alone = 2431 
RTWc_limit_alone = 3758 

Commands details: 
total_CMD = 44325 
n_nop = 33811 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1868 
n_act = 1006 
n_pre = 990 
n_ref = 0 
n_req = 7507 
total_req = 8908 

Dual Bus Interface Util: 
issued_total_row = 1996 
issued_total_col = 8908 
Row_Bus_Util =  0.045031 
CoL_Bus_Util = 0.200970 
Either_Row_CoL_Bus_Util = 0.237202 
Issued_on_Two_Bus_Simul_Util = 0.008799 
issued_two_Eff = 0.037093 
queue_avg = 2.755917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.75592
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33848 n_act=1011 n_pre=995 n_ref_event=0 n_req=7503 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1852 bw_util=0.2006
n_activity=32364 dram_eff=0.2747
bk0: 384a 41998i bk1: 384a 42025i bk2: 448a 41243i bk3: 448a 41038i bk4: 448a 41294i bk5: 448a 41690i bk6: 448a 41576i bk7: 448a 41228i bk8: 448a 41574i bk9: 448a 41446i bk10: 448a 41433i bk11: 448a 40978i bk12: 448a 41626i bk13: 448a 41423i bk14: 448a 41727i bk15: 448a 41872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865254
Row_Buffer_Locality_read = 0.863778
Row_Buffer_Locality_write = 0.887689
Bank_Level_Parallism = 1.968080
Bank_Level_Parallism_Col = 1.689319
Bank_Level_Parallism_Ready = 1.109312
write_to_read_ratio_blp_rw_average = 0.212852
GrpLevelPara = 1.541243 

BW Util details:
bwutil = 0.200609 
total_CMD = 44325 
util_bw = 8892 
Wasted_Col = 12652 
Wasted_Row = 5148 
Idle = 17633 

BW Util Bottlenecks: 
RCDc_limit = 8821 
RCDWRc_limit = 324 
WTRc_limit = 2918 
RTWc_limit = 4260 
CCDLc_limit = 4804 
rwq = 0 
CCDLc_limit_alone = 3965 
WTRc_limit_alone = 2389 
RTWc_limit_alone = 3950 

Commands details: 
total_CMD = 44325 
n_nop = 33848 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 1011 
n_pre = 995 
n_ref = 0 
n_req = 7503 
total_req = 8892 

Dual Bus Interface Util: 
issued_total_row = 2006 
issued_total_col = 8892 
Row_Bus_Util =  0.045257 
CoL_Bus_Util = 0.200609 
Either_Row_CoL_Bus_Util = 0.236368 
Issued_on_Two_Bus_Simul_Util = 0.009498 
issued_two_Eff = 0.040183 
queue_avg = 2.939447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.93945
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33830 n_act=1023 n_pre=1007 n_ref_event=0 n_req=7505 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1860 bw_util=0.2008
n_activity=32269 dram_eff=0.2758
bk0: 384a 42257i bk1: 384a 42109i bk2: 448a 41320i bk3: 448a 41148i bk4: 448a 41510i bk5: 448a 41648i bk6: 448a 41203i bk7: 448a 41372i bk8: 448a 41645i bk9: 448a 41714i bk10: 448a 41175i bk11: 448a 41180i bk12: 448a 41412i bk13: 448a 41340i bk14: 448a 41765i bk15: 448a 41936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863691
Row_Buffer_Locality_read = 0.862216
Row_Buffer_Locality_write = 0.886021
Bank_Level_Parallism = 1.967257
Bank_Level_Parallism_Col = 1.655371
Bank_Level_Parallism_Ready = 1.088090
write_to_read_ratio_blp_rw_average = 0.212116
GrpLevelPara = 1.520530 

BW Util details:
bwutil = 0.200790 
total_CMD = 44325 
util_bw = 8900 
Wasted_Col = 12680 
Wasted_Row = 4838 
Idle = 17907 

BW Util Bottlenecks: 
RCDc_limit = 9069 
RCDWRc_limit = 338 
WTRc_limit = 2884 
RTWc_limit = 4049 
CCDLc_limit = 4867 
rwq = 0 
CCDLc_limit_alone = 3981 
WTRc_limit_alone = 2348 
RTWc_limit_alone = 3699 

Commands details: 
total_CMD = 44325 
n_nop = 33830 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1860 
n_act = 1023 
n_pre = 1007 
n_ref = 0 
n_req = 7505 
total_req = 8900 

Dual Bus Interface Util: 
issued_total_row = 2030 
issued_total_col = 8900 
Row_Bus_Util =  0.045798 
CoL_Bus_Util = 0.200790 
Either_Row_CoL_Bus_Util = 0.236774 
Issued_on_Two_Bus_Simul_Util = 0.009814 
issued_two_Eff = 0.041448 
queue_avg = 2.819289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.81929
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33685 n_act=1065 n_pre=1049 n_ref_event=0 n_req=7503 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1852 bw_util=0.2006
n_activity=32668 dram_eff=0.2722
bk0: 384a 42082i bk1: 384a 41846i bk2: 448a 41284i bk3: 448a 41387i bk4: 448a 41198i bk5: 448a 41471i bk6: 448a 41313i bk7: 448a 41135i bk8: 448a 41283i bk9: 448a 41133i bk10: 448a 41330i bk11: 448a 41392i bk12: 448a 41331i bk13: 448a 41535i bk14: 448a 41525i bk15: 448a 41812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858057
Row_Buffer_Locality_read = 0.856392
Row_Buffer_Locality_write = 0.883369
Bank_Level_Parallism = 1.993090
Bank_Level_Parallism_Col = 1.659758
Bank_Level_Parallism_Ready = 1.102564
write_to_read_ratio_blp_rw_average = 0.209029
GrpLevelPara = 1.529219 

BW Util details:
bwutil = 0.200609 
total_CMD = 44325 
util_bw = 8892 
Wasted_Col = 12899 
Wasted_Row = 5125 
Idle = 17409 

BW Util Bottlenecks: 
RCDc_limit = 9376 
RCDWRc_limit = 343 
WTRc_limit = 2817 
RTWc_limit = 4060 
CCDLc_limit = 4835 
rwq = 0 
CCDLc_limit_alone = 4044 
WTRc_limit_alone = 2353 
RTWc_limit_alone = 3733 

Commands details: 
total_CMD = 44325 
n_nop = 33685 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 1065 
n_pre = 1049 
n_ref = 0 
n_req = 7503 
total_req = 8892 

Dual Bus Interface Util: 
issued_total_row = 2114 
issued_total_col = 8892 
Row_Bus_Util =  0.047693 
CoL_Bus_Util = 0.200609 
Either_Row_CoL_Bus_Util = 0.240045 
Issued_on_Two_Bus_Simul_Util = 0.008257 
issued_two_Eff = 0.034398 
queue_avg = 2.863441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.86344
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33770 n_act=1038 n_pre=1022 n_ref_event=0 n_req=7508 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1872 bw_util=0.2011
n_activity=32516 dram_eff=0.2741
bk0: 384a 41934i bk1: 384a 41873i bk2: 448a 41004i bk3: 448a 41195i bk4: 448a 41641i bk5: 448a 41398i bk6: 448a 41696i bk7: 448a 41205i bk8: 448a 41538i bk9: 448a 40766i bk10: 448a 41218i bk11: 448a 41089i bk12: 448a 42026i bk13: 448a 41520i bk14: 448a 42001i bk15: 448a 41715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861747
Row_Buffer_Locality_read = 0.860937
Row_Buffer_Locality_write = 0.873932
Bank_Level_Parallism = 1.976863
Bank_Level_Parallism_Col = 1.656833
Bank_Level_Parallism_Ready = 1.086625
write_to_read_ratio_blp_rw_average = 0.216366
GrpLevelPara = 1.535081 

BW Util details:
bwutil = 0.201060 
total_CMD = 44325 
util_bw = 8912 
Wasted_Col = 12828 
Wasted_Row = 5014 
Idle = 17571 

BW Util Bottlenecks: 
RCDc_limit = 9128 
RCDWRc_limit = 385 
WTRc_limit = 2721 
RTWc_limit = 4157 
CCDLc_limit = 4618 
rwq = 0 
CCDLc_limit_alone = 3918 
WTRc_limit_alone = 2284 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 44325 
n_nop = 33770 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1872 
n_act = 1038 
n_pre = 1022 
n_ref = 0 
n_req = 7508 
total_req = 8912 

Dual Bus Interface Util: 
issued_total_row = 2060 
issued_total_col = 8912 
Row_Bus_Util =  0.046475 
CoL_Bus_Util = 0.201060 
Either_Row_CoL_Bus_Util = 0.238127 
Issued_on_Two_Bus_Simul_Util = 0.009408 
issued_two_Eff = 0.039507 
queue_avg = 2.796684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.79668
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44325 n_nop=33871 n_act=984 n_pre=968 n_ref_event=0 n_req=7508 n_rd=7040 n_rd_L2_A=0 n_write=0 n_wr_bk=1872 bw_util=0.2011
n_activity=32433 dram_eff=0.2748
bk0: 384a 42121i bk1: 384a 42032i bk2: 448a 41384i bk3: 448a 41673i bk4: 448a 41485i bk5: 448a 41473i bk6: 448a 41568i bk7: 448a 41198i bk8: 448a 41727i bk9: 448a 41248i bk10: 448a 41427i bk11: 448a 41216i bk12: 448a 41784i bk13: 448a 41546i bk14: 448a 41775i bk15: 448a 41634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868940
Row_Buffer_Locality_read = 0.867756
Row_Buffer_Locality_write = 0.886752
Bank_Level_Parallism = 1.931953
Bank_Level_Parallism_Col = 1.647899
Bank_Level_Parallism_Ready = 1.097958
write_to_read_ratio_blp_rw_average = 0.222902
GrpLevelPara = 1.516778 

BW Util details:
bwutil = 0.201060 
total_CMD = 44325 
util_bw = 8912 
Wasted_Col = 12753 
Wasted_Row = 4949 
Idle = 17711 

BW Util Bottlenecks: 
RCDc_limit = 8678 
RCDWRc_limit = 355 
WTRc_limit = 3010 
RTWc_limit = 4431 
CCDLc_limit = 4942 
rwq = 0 
CCDLc_limit_alone = 4066 
WTRc_limit_alone = 2528 
RTWc_limit_alone = 4037 

Commands details: 
total_CMD = 44325 
n_nop = 33871 
Read = 7040 
Write = 0 
L2_Alloc = 0 
L2_WB = 1872 
n_act = 984 
n_pre = 968 
n_ref = 0 
n_req = 7508 
total_req = 8912 

Dual Bus Interface Util: 
issued_total_row = 1952 
issued_total_col = 8912 
Row_Bus_Util =  0.044038 
CoL_Bus_Util = 0.201060 
Either_Row_CoL_Bus_Util = 0.235849 
Issued_on_Two_Bus_Simul_Util = 0.009250 
issued_two_Eff = 0.039219 
queue_avg = 2.759865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.75986

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13395, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2570, Reservation_fails = 0
L2_cache_bank[1]: Access = 13552, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2663, Reservation_fails = 0
L2_cache_bank[2]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2580, Reservation_fails = 0
L2_cache_bank[3]: Access = 13530, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2612, Reservation_fails = 0
L2_cache_bank[4]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2610, Reservation_fails = 0
L2_cache_bank[5]: Access = 13585, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2583, Reservation_fails = 0
L2_cache_bank[6]: Access = 13391, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2527, Reservation_fails = 0
L2_cache_bank[7]: Access = 13551, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2583, Reservation_fails = 0
L2_cache_bank[8]: Access = 13395, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2555, Reservation_fails = 0
L2_cache_bank[9]: Access = 13552, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2682, Reservation_fails = 0
L2_cache_bank[10]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2619, Reservation_fails = 0
L2_cache_bank[11]: Access = 13530, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2606, Reservation_fails = 0
L2_cache_bank[12]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2533, Reservation_fails = 0
L2_cache_bank[13]: Access = 13585, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2641, Reservation_fails = 0
L2_cache_bank[14]: Access = 13391, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2550, Reservation_fails = 0
L2_cache_bank[15]: Access = 13551, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2682, Reservation_fails = 0
L2_cache_bank[16]: Access = 13429, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2513, Reservation_fails = 0
L2_cache_bank[17]: Access = 13532, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2559, Reservation_fails = 0
L2_cache_bank[18]: Access = 13398, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2540, Reservation_fails = 0
L2_cache_bank[19]: Access = 13529, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2614, Reservation_fails = 0
L2_cache_bank[20]: Access = 13405, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2521, Reservation_fails = 0
L2_cache_bank[21]: Access = 13534, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2597, Reservation_fails = 0
L2_cache_bank[22]: Access = 13411, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2556, Reservation_fails = 0
L2_cache_bank[23]: Access = 13558, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2621, Reservation_fails = 0
L2_cache_bank[24]: Access = 13429, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2509, Reservation_fails = 0
L2_cache_bank[25]: Access = 13532, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2562, Reservation_fails = 0
L2_cache_bank[26]: Access = 13398, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2569, Reservation_fails = 0
L2_cache_bank[27]: Access = 13529, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2643, Reservation_fails = 0
L2_cache_bank[28]: Access = 13405, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2573, Reservation_fails = 0
L2_cache_bank[29]: Access = 13534, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2597, Reservation_fails = 0
L2_cache_bank[30]: Access = 13411, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2523, Reservation_fails = 0
L2_cache_bank[31]: Access = 13558, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2520, Reservation_fails = 0
L2_cache_bank[32]: Access = 13395, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2583, Reservation_fails = 0
L2_cache_bank[33]: Access = 13552, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2674, Reservation_fails = 0
L2_cache_bank[34]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2594, Reservation_fails = 0
L2_cache_bank[35]: Access = 13530, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2624, Reservation_fails = 0
L2_cache_bank[36]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2605, Reservation_fails = 0
L2_cache_bank[37]: Access = 13585, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2576, Reservation_fails = 0
L2_cache_bank[38]: Access = 13391, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2535, Reservation_fails = 0
L2_cache_bank[39]: Access = 13551, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2607, Reservation_fails = 0
L2_cache_bank[40]: Access = 13395, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2545, Reservation_fails = 0
L2_cache_bank[41]: Access = 13552, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2693, Reservation_fails = 0
L2_cache_bank[42]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2609, Reservation_fails = 0
L2_cache_bank[43]: Access = 13530, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2594, Reservation_fails = 0
L2_cache_bank[44]: Access = 13394, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2517, Reservation_fails = 0
L2_cache_bank[45]: Access = 13585, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2662, Reservation_fails = 0
L2_cache_bank[46]: Access = 13391, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2549, Reservation_fails = 0
L2_cache_bank[47]: Access = 13551, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2669, Reservation_fails = 0
L2_cache_bank[48]: Access = 13429, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2525, Reservation_fails = 0
L2_cache_bank[49]: Access = 13532, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2571, Reservation_fails = 0
L2_cache_bank[50]: Access = 13398, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2572, Reservation_fails = 0
L2_cache_bank[51]: Access = 13529, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2611, Reservation_fails = 0
L2_cache_bank[52]: Access = 13405, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2508, Reservation_fails = 0
L2_cache_bank[53]: Access = 13534, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2596, Reservation_fails = 0
L2_cache_bank[54]: Access = 13411, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2542, Reservation_fails = 0
L2_cache_bank[55]: Access = 13558, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2621, Reservation_fails = 0
L2_cache_bank[56]: Access = 13429, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2533, Reservation_fails = 0
L2_cache_bank[57]: Access = 13532, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2578, Reservation_fails = 0
L2_cache_bank[58]: Access = 13398, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2569, Reservation_fails = 0
L2_cache_bank[59]: Access = 13529, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2638, Reservation_fails = 0
L2_cache_bank[60]: Access = 13405, Miss = 6256, Miss_rate = 0.467, Pending_hits = 2579, Reservation_fails = 0
L2_cache_bank[61]: Access = 13534, Miss = 6256, Miss_rate = 0.462, Pending_hits = 2622, Reservation_fails = 0
L2_cache_bank[62]: Access = 13411, Miss = 6256, Miss_rate = 0.466, Pending_hits = 2511, Reservation_fails = 0
L2_cache_bank[63]: Access = 13558, Miss = 6256, Miss_rate = 0.461, Pending_hits = 2549, Reservation_fails = 0
L2_total_cache_accesses = 862352
L2_total_cache_misses = 400384
L2_total_cache_miss_rate = 0.4643
L2_total_cache_pending_hits = 165374
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 296594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 165374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 165374
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 142336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 175104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=862352
icnt_total_pkts_simt_to_mem=862352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 862352
Req_Network_cycles = 59031
Req_Network_injected_packets_per_cycle =      14.6085 
Req_Network_conflicts_per_cycle =       5.1471
Req_Network_conflicts_per_cycle_util =       5.8046
Req_Bank_Level_Parallism =      16.4747
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8747
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2283

Reply_Network_injected_packets_num = 862352
Reply_Network_cycles = 59031
Reply_Network_injected_packets_per_cycle =       14.6085
Reply_Network_conflicts_per_cycle =        7.8920
Reply_Network_conflicts_per_cycle_util =       8.9133
Reply_Bank_Level_Parallism =      16.4990
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7482
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1826
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 2 sec (1202 sec)
gpgpu_simulation_rate = 299649 (inst/sec)
gpgpu_simulation_rate = 49 (cycle/sec)
gpgpu_silicon_slowdown = 23102040x
Ending simulation
GPGPU-Sim: *** exit detected ***
