<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p214" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_214{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_214{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_214{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_214{left:95px;bottom:1088px;}
#t5_214{left:121px;bottom:1088px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#t6_214{left:69px;bottom:1061px;}
#t7_214{left:95px;bottom:1065px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_214{left:95px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t9_214{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_214{left:400px;bottom:1038px;}
#tb_214{left:416px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tc_214{left:95px;bottom:1014px;letter-spacing:-0.23px;word-spacing:-0.44px;}
#td_214{left:95px;bottom:990px;}
#te_214{left:121px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_214{left:121px;bottom:963px;}
#tg_214{left:147px;bottom:965px;letter-spacing:-0.17px;word-spacing:-0.64px;}
#th_214{left:146px;bottom:949px;letter-spacing:-0.13px;}
#ti_214{left:121px;bottom:922px;}
#tj_214{left:147px;bottom:924px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tk_214{left:95px;bottom:900px;}
#tl_214{left:121px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tm_214{left:121px;bottom:873px;}
#tn_214{left:147px;bottom:875px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#to_214{left:121px;bottom:849px;}
#tp_214{left:147px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_214{left:69px;bottom:825px;}
#tr_214{left:95px;bottom:828px;letter-spacing:-0.19px;word-spacing:-0.48px;}
#ts_214{left:95px;bottom:811px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tt_214{left:95px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_214{left:418px;bottom:801px;}
#tv_214{left:434px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_214{left:95px;bottom:778px;letter-spacing:-0.23px;word-spacing:-0.44px;}
#tx_214{left:95px;bottom:753px;}
#ty_214{left:121px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_214{left:121px;bottom:727px;}
#t10_214{left:147px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t11_214{left:146px;bottom:712px;letter-spacing:-0.19px;}
#t12_214{left:121px;bottom:685px;}
#t13_214{left:147px;bottom:687px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t14_214{left:146px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_214{left:95px;bottom:646px;}
#t16_214{left:121px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_214{left:121px;bottom:629px;letter-spacing:-0.2px;}
#t18_214{left:69px;bottom:571px;letter-spacing:0.12px;}
#t19_214{left:151px;bottom:571px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_214{left:69px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1b_214{left:69px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_214{left:69px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_214{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1e_214{left:69px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_214{left:69px;bottom:430px;letter-spacing:-0.08px;}
#t1g_214{left:154px;bottom:430px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1h_214{left:69px;bottom:405px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1i_214{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1j_214{left:69px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_214{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_214{left:69px;bottom:331px;letter-spacing:-0.15px;}

.s1_214{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_214{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_214{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_214{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_214{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_214{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_214{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_214{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts214" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg214Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg214" style="-webkit-user-select: none;"><object width="935" height="1210" data="214/214.svg" type="image/svg+xml" id="pdf214" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_214" class="t s1_214">8-10 </span><span id="t2_214" class="t s1_214">Vol. 1 </span>
<span id="t3_214" class="t s2_214">PROGRAMMING WITH THE X87 FPU </span>
<span id="t4_214" class="t s3_214">— </span><span id="t5_214" class="t s3_214">After saving these data into memory, FSAVE/FNSAVE clears FIP, FCS, FDP, and FDS. </span>
<span id="t6_214" class="t s4_214">• </span><span id="t7_214" class="t s3_214">FXRSTOR, XRSTOR. These instructions load data from a memory image whose format depend on operating </span>
<span id="t8_214" class="t s3_214">mode and the REX prefix. The memory formats are given in Tables 3-43, 3-46, and 3-47 in Chapter 3, </span>
<span id="t9_214" class="t s3_214">“Instruction Set Reference, A-L,” of the Intel </span>
<span id="ta_214" class="t s5_214">® </span>
<span id="tb_214" class="t s3_214">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tc_214" class="t s3_214">Volume 2A. </span>
<span id="td_214" class="t s3_214">— </span><span id="te_214" class="t s3_214">Outside of 64-bit mode or if REX.W = 0, the instructions operate as follows: </span>
<span id="tf_214" class="t s6_214">• </span><span id="tg_214" class="t s3_214">For each of FIP and FDP, each instruction loads the lower 32 bits from memory and clears the upper 32 </span>
<span id="th_214" class="t s3_214">bits. </span>
<span id="ti_214" class="t s6_214">• </span><span id="tj_214" class="t s3_214">Each instruction loads FCS and FDS from memory. </span>
<span id="tk_214" class="t s3_214">— </span><span id="tl_214" class="t s3_214">In 64-bit mode with REX.W = 1, the instructions operate as follows: </span>
<span id="tm_214" class="t s6_214">• </span><span id="tn_214" class="t s3_214">Each instruction loads FIP and FDP from memory. </span>
<span id="to_214" class="t s6_214">• </span><span id="tp_214" class="t s3_214">Each instruction clears FCS and FDS. </span>
<span id="tq_214" class="t s4_214">• </span><span id="tr_214" class="t s3_214">FXSAVE, XSAVE, and XSAVEOPT. These instructions store data into a memory image whose format depend on </span>
<span id="ts_214" class="t s3_214">operating mode and the REX prefix. The memory formats are given in Tables 3-43, 3-46, and 3-47 in Chapter </span>
<span id="tt_214" class="t s3_214">3, “Instruction Set Reference, A-L,” of the Intel </span>
<span id="tu_214" class="t s5_214">® </span>
<span id="tv_214" class="t s3_214">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tw_214" class="t s3_214">Volume 2A. </span>
<span id="tx_214" class="t s3_214">— </span><span id="ty_214" class="t s3_214">Outside of 64-bit mode or if REX.W = 0, the instructions operate as follows: </span>
<span id="tz_214" class="t s6_214">• </span><span id="t10_214" class="t s3_214">Each instruction saves the lower 32 bits of each of FIP and FDP into memory. The upper 32 bits are not </span>
<span id="t11_214" class="t s3_214">saved. </span>
<span id="t12_214" class="t s6_214">• </span><span id="t13_214" class="t s3_214">Each instruction saves FCS and FDS into memory. If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the </span>
<span id="t14_214" class="t s3_214">processor deprecates FCS and FDS; it saves each as 0000H. </span>
<span id="t15_214" class="t s3_214">— </span><span id="t16_214" class="t s3_214">In 64-bit mode with REX.W = 1, each instruction saves FIP and FDP into memory. FCS and FDS are not </span>
<span id="t17_214" class="t s3_214">saved. </span>
<span id="t18_214" class="t s7_214">8.1.9 </span><span id="t19_214" class="t s7_214">Last Instruction Opcode </span>
<span id="t1a_214" class="t s3_214">The x87 FPU stores in the 11-bit x87 FPU opcode register (FOP) the opcode of the last x87 non-control instruction </span>
<span id="t1b_214" class="t s3_214">executed that incurred an unmasked x87 exception. (This information provides state information for exception </span>
<span id="t1c_214" class="t s3_214">handlers.) Only the first and second opcode bytes (after all prefixes) are stored in the x87 FPU opcode register. </span>
<span id="t1d_214" class="t s3_214">Figure 8-8 shows the encoding of these two bytes. Since the upper 5 bits of the first opcode byte are the same for </span>
<span id="t1e_214" class="t s3_214">all floating-point opcodes (11011B), only the lower 3 bits of this byte are stored in the opcode register. </span>
<span id="t1f_214" class="t s8_214">8.1.9.1 </span><span id="t1g_214" class="t s8_214">Fopcode Compatibility Sub-mode </span>
<span id="t1h_214" class="t s3_214">Some Pentium 4 and Intel Xeon processors provide program control over the value stored into FOP. Here, bit 2 of </span>
<span id="t1i_214" class="t s3_214">the IA32_MISC_ENABLE MSR enables (set) or disables (clear) the fopcode compatibility mode. </span>
<span id="t1j_214" class="t s3_214">If fopcode compatibility mode is enabled, FOP is defined as it had been in previous IA-32 implementations, as the </span>
<span id="t1k_214" class="t s3_214">opcode of the last x87 non-control instruction executed (even if that instruction did not incur an unmasked x87 </span>
<span id="t1l_214" class="t s3_214">exception). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
