<?xml version="1.0" encoding="utf-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1"
  xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
  <vendor>UCB-BAR</vendor>
  <vendorID>UCB-BAR</vendorID>
  <name>BearlyML</name>
  <series>EE194/290C Sp22</series>
  <version>2022.0.0</version>
  <description>64-bit SoC for machine-learning workloads</description>
  
  <cpu>
    <name>Rocket</name>
    <revision>rv64imafc</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <nvicPrioBits>1</nvicPrioBits>
    <vendorSystickConfig>true</vendorSystickConfig>
  </cpu>

  <addressUnitBits>8</addressUnitBits>
  <width>64</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  
  <peripherals>
    <peripheral>
      <name>DEBUG_CONTROLLER</name>
      <description>Debug Controller</description>
      <baseAddress>0x00000000</baseAddress>
      <groupName>DEBUG_CONTROLLER</groupName>
      <size>32</size>

      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>

      <registers />
    </peripheral> <!-- DEBUG_CONTROLLER -->

    <peripheral>
      <name>ERROR_DEVICE</name>
      <description>Error Device</description>
      <baseAddress>0x00003000</baseAddress>
      <groupName>ERROR_DEVICE</groupName>
      <size>32</size>

      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>

      <registers />
    </peripheral> <!-- ERROR_DEVICE -->

    <peripheral>
      <name>BOOTSEL</name>
      <description>Boot mode selection</description>
      <baseAddress>0x00003000</baseAddress>
      <groupName>BOOTSEL</groupName>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>BOOTSEL</name>
          <description>Boot mode selection</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>BOOTSEL</name>
              <description>Boot mode selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral> <!-- BOOTSEL -->

    <peripheral>
      <name>PRCI</name>
      <description>Power, Reset, Clock, Interrupt.</description>
      <baseAddress>0x00100000</baseAddress>
      <groupName>PRCI</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <dim>5</dim> <!-- 5 cores -->
          <dimIncrement>4</dimIncrement>
          <name>TILE[%s]_RESET</name>
          <access>read-write</access>
          <description>Tile Reset.</description>
          <addressOffset>0x000000</addressOffset>
          <fields>
            <field><name>RESET</name><lsb>0</lsb><msb>0</msb></field>
          </fields>
        </register>
        <register>
          <dim>5</dim> <!-- 5 cores -->
          <dimIncrement>4</dimIncrement>
          <name>TILE[%s]_CLKGATE</name>
          <access>read-write</access>
          <description>Tile Clock Gating.</description>
          <addressOffset>0x001008</addressOffset>
          <fields>
            <field><name>CLKGATE</name><lsb>0</lsb><msb>0</msb></field>
          </fields>
        </register>
        <register>
          <name>CLK_SEL</name>
          <access>read-write</access>
          <description>Clock Select.</description>
          <addressOffset>0x2000</addressOffset>
          <fields>
            <field><name>CLK_SEL</name><lsb>0</lsb><msb>0</msb></field>
          </fields>
        </register>
        <register>
          <name>DEBUG_CLK_EN</name>
          <access>read-write</access>
          <description>Debug Clock Enable.</description>
          <addressOffset>0x2004</addressOffset>
          <fields>
            <field><name>DEBUG_CLK_EN</name><lsb>0</lsb><msb>0</msb></field>
          </fields>
        </register>
        <register>
          <name>DEBUG_CLK_SEL</name>
          <access>read-write</access>
          <description>Debug Clock Select.</description>
          <addressOffset>0x2008</addressOffset>
          <fields>
            <field><name>DEBUG_CLK_SEL</name><lsb>0</lsb><msb>1</msb></field>
          </fields>
        </register>
        <register>
          <name>DEBUG_CLK_DIV</name>
          <access>read-write</access>
          <description>Debug Clock Divisor.</description>
          <addressOffset>0x200C</addressOffset>
          <fields>
            <field><name>DEBUG_CLK_SEL</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
        <register>
          <name>FBUS_CLK_DIV</name>
          <access>read-write</access>
          <description>FBus Clock Divisor.</description>
          <addressOffset>0x3000</addressOffset>
          <fields>
            <field><name>FBUS_CLK_DIV</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
        <register>
          <name>UNCORE_CLK_DIV</name>
          <access>read-write</access>
          <description>Uncore Area Clock Divisor.</description>
          <addressOffset>0x3004</addressOffset>
          <fields>
            <field><name>FBUS_CLK_DIV</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
        <register>
          <dim>5</dim> <!-- 5 cores -->
          <dimIncrement>4</dimIncrement>
          <name>TILE[%s]_CLK_DIV</name>
          <access>read-write</access>
          <description>Tile Clock Divisor.</description>
          <addressOffset>0x003008</addressOffset>
          <fields>
            <field><name>DIV</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
      </registers>
    </peripheral> <!-- PRCI -->

    <peripheral>
      <name>CLINT</name>
      <description>Core Local Interruptor.</description>
      <baseAddress>0x02000000</baseAddress>
      <groupName>CLINT</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <dim>5</dim> <!-- 5 cores -->
          <dimIncrement>4</dimIncrement>
          <name>MSIP[%s]</name>
          <access>read-write</access>
          <description>Machine Software Interrupt Pending Register.</description>
          <addressOffset>0x000000</addressOffset>
          <fields>
            <field><name>MSIP</name><lsb>0</lsb><msb>0</msb></field>
          </fields>
        </register>
        <register>
          <name>MTIMECMP_LO</name>
          <access>read-write</access>
          <description>Machine Timer Compare Register Low.</description>
          <addressOffset>0x4000</addressOffset>
        </register>
        <register>
          <name>MTIMECMP_HI</name>
          <access>read-write</access>
          <description>Machine Timer Compare Register High.</description>
          <addressOffset>0x4004</addressOffset>
        </register>
        <register>
          <name>MTIME_LO</name>
          <access>read-write</access>
          <description>Machine Timer Register Low.</description>
          <addressOffset>0xBFF8</addressOffset>
        </register>
        <register>
          <name>MTIME_HI</name>
          <access>read-write</access>
          <description>Machine Timer Register High.</description>
          <addressOffset>0xBFFC</addressOffset>
        </register>
      </registers>
    </peripheral> <!-- CLINT -->

    <peripheral>
      <name>PLIC</name>
      <description>Platform-Level Interrupt Controller.</description>
      <baseAddress>0x0C000000</baseAddress>
      <groupName>PLIC</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200008</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <dim>52</dim> <!-- 52 interrupt sources on the FE310 -->
          <dimIncrement>4</dimIncrement>
          <name>PRIORITY[%s]</name>
          <access>read-write</access>
          <description>PLIC Interrupt Priority Register.</description>
          <addressOffset>0x000000</addressOffset>
          <fields>
            <field><name>PRIORITY</name><lsb>0</lsb><msb>2</msb></field>
          </fields>
        </register>
        <register>
          <dim>2</dim> <!-- 2x32 to cover the 52 interrupt sources on the FE310 -->
          <dimIncrement>4</dimIncrement>
          <name>PENDING[%s]</name>
          <access>read-write</access>
          <description>PLIC Interrupt Pending Register.</description>
          <addressOffset>0x001000</addressOffset>
          <fields>
            <field><name>INT0</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>INT1</name><lsb>1</lsb><msb>1</msb></field>
            <field><name>INT2</name><lsb>2</lsb><msb>2</msb></field>
            <field><name>INT3</name><lsb>3</lsb><msb>3</msb></field>
            <field><name>INT4</name><lsb>4</lsb><msb>4</msb></field>
            <field><name>INT5</name><lsb>5</lsb><msb>5</msb></field>
            <field><name>INT6</name><lsb>6</lsb><msb>6</msb></field>
            <field><name>INT7</name><lsb>7</lsb><msb>7</msb></field>
            <field><name>INT8</name><lsb>8</lsb><msb>8</msb></field>
            <field><name>INT9</name><lsb>9</lsb><msb>9</msb></field>
            <field><name>INT10</name><lsb>10</lsb><msb>10</msb></field>
            <field><name>INT11</name><lsb>11</lsb><msb>11</msb></field>
            <field><name>INT12</name><lsb>12</lsb><msb>12</msb></field>
            <field><name>INT13</name><lsb>13</lsb><msb>13</msb></field>
            <field><name>INT14</name><lsb>14</lsb><msb>14</msb></field>
            <field><name>INT15</name><lsb>15</lsb><msb>15</msb></field>
            <field><name>INT16</name><lsb>16</lsb><msb>16</msb></field>
            <field><name>INT17</name><lsb>17</lsb><msb>17</msb></field>
            <field><name>INT18</name><lsb>18</lsb><msb>18</msb></field>
            <field><name>INT19</name><lsb>19</lsb><msb>19</msb></field>
            <field><name>INT20</name><lsb>20</lsb><msb>20</msb></field>
            <field><name>INT21</name><lsb>21</lsb><msb>21</msb></field>
            <field><name>INT22</name><lsb>22</lsb><msb>22</msb></field>
            <field><name>INT23</name><lsb>23</lsb><msb>23</msb></field>
            <field><name>INT24</name><lsb>24</lsb><msb>24</msb></field>
            <field><name>INT25</name><lsb>25</lsb><msb>25</msb></field>
            <field><name>INT26</name><lsb>26</lsb><msb>26</msb></field>
            <field><name>INT27</name><lsb>27</lsb><msb>27</msb></field>
            <field><name>INT28</name><lsb>28</lsb><msb>28</msb></field>
            <field><name>INT29</name><lsb>29</lsb><msb>29</msb></field>
            <field><name>INT30</name><lsb>30</lsb><msb>30</msb></field>
            <field><name>INT31</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register>
          <dim>2</dim> <!-- 2x32 to cover the 52 interrupt sources on the FE310 -->
          <dimIncrement>4</dimIncrement>
          <name>ENABLE[%s]</name>
          <access>read-write</access>
          <description>PLIC Interrupt Enable Register.</description>
          <addressOffset>0x2000</addressOffset>
          <fields>
            <field><name>INT0</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>INT1</name><lsb>1</lsb><msb>1</msb></field>
            <field><name>INT2</name><lsb>2</lsb><msb>2</msb></field>
            <field><name>INT3</name><lsb>3</lsb><msb>3</msb></field>
            <field><name>INT4</name><lsb>4</lsb><msb>4</msb></field>
            <field><name>INT5</name><lsb>5</lsb><msb>5</msb></field>
            <field><name>INT6</name><lsb>6</lsb><msb>6</msb></field>
            <field><name>INT7</name><lsb>7</lsb><msb>7</msb></field>
            <field><name>INT8</name><lsb>8</lsb><msb>8</msb></field>
            <field><name>INT9</name><lsb>9</lsb><msb>9</msb></field>
            <field><name>INT10</name><lsb>10</lsb><msb>10</msb></field>
            <field><name>INT11</name><lsb>11</lsb><msb>11</msb></field>
            <field><name>INT12</name><lsb>12</lsb><msb>12</msb></field>
            <field><name>INT13</name><lsb>13</lsb><msb>13</msb></field>
            <field><name>INT14</name><lsb>14</lsb><msb>14</msb></field>
            <field><name>INT15</name><lsb>15</lsb><msb>15</msb></field>
            <field><name>INT16</name><lsb>16</lsb><msb>16</msb></field>
            <field><name>INT17</name><lsb>17</lsb><msb>17</msb></field>
            <field><name>INT18</name><lsb>18</lsb><msb>18</msb></field>
            <field><name>INT19</name><lsb>19</lsb><msb>19</msb></field>
            <field><name>INT20</name><lsb>20</lsb><msb>20</msb></field>
            <field><name>INT21</name><lsb>21</lsb><msb>21</msb></field>
            <field><name>INT22</name><lsb>22</lsb><msb>22</msb></field>
            <field><name>INT23</name><lsb>23</lsb><msb>23</msb></field>
            <field><name>INT24</name><lsb>24</lsb><msb>24</msb></field>
            <field><name>INT25</name><lsb>25</lsb><msb>25</msb></field>
            <field><name>INT26</name><lsb>26</lsb><msb>26</msb></field>
            <field><name>INT27</name><lsb>27</lsb><msb>27</msb></field>
            <field><name>INT28</name><lsb>28</lsb><msb>28</msb></field>
            <field><name>INT29</name><lsb>29</lsb><msb>29</msb></field>
            <field><name>INT30</name><lsb>30</lsb><msb>30</msb></field>
            <field><name>INT31</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register>
          <name>THRESHOLD</name>
          <access>read-write</access>
          <description>PLIC Interrupt Priority Threshold Register.</description>
          <addressOffset>0x200000</addressOffset>
          <fields>
            <field><name>THRESHOLD</name><lsb>0</lsb><msb>2</msb></field>
          </fields>
        </register>
        <register>
          <name>CLAIM</name>
          <access>read-only</access>
          <description>PLIC Claim Register.</description>
          <addressOffset>0x200004</addressOffset>
        </register>
        <register>
          <name>COMPLETE</name>
          <access>write-only</access>
          <description>PLIC Complete Register.</description>
          <addressOffset>0x200004</addressOffset>
        </register>
      </registers>
    </peripheral> <!-- PLIC -->

    <peripheral>
      <name>GPIO0</name>
      <description>General purpose input/output controller.</description>
      <baseAddress>0x10012000</baseAddress>
      <groupName>GPIO</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt><name>GPIO_0_IRQ</name><value>8</value></interrupt>
      <interrupt><name>GPIO_1_IRQ</name><value>9</value></interrupt>
      <interrupt><name>GPIO_2_IRQ</name><value>10</value></interrupt>
      <interrupt><name>GPIO_3_IRQ</name><value>11</value></interrupt>
      <interrupt><name>GPIO_4_IRQ</name><value>12</value></interrupt>
      <interrupt><name>GPIO_5_IRQ</name><value>13</value></interrupt>
      <interrupt><name>GPIO_6_IRQ</name><value>14</value></interrupt>
      <interrupt><name>GPIO_7_IRQ</name><value>15</value></interrupt>
      <interrupt><name>GPIO_8_IRQ</name><value>16</value></interrupt>
      <interrupt><name>GPIO_9_IRQ</name><value>17</value></interrupt>
      <interrupt><name>GPIO_10_IRQ</name><value>18</value></interrupt>
      <interrupt><name>GPIO_11_IRQ</name><value>19</value></interrupt>
      <interrupt><name>GPIO_12_IRQ</name><value>20</value></interrupt>
      <interrupt><name>GPIO_13_IRQ</name><value>21</value></interrupt>
      <interrupt><name>GPIO_14_IRQ</name><value>22</value></interrupt>
      <interrupt><name>GPIO_15_IRQ</name><value>23</value></interrupt>
      <interrupt><name>GPIO_16_IRQ</name><value>24</value></interrupt>
      <interrupt><name>GPIO_17_IRQ</name><value>25</value></interrupt>
      <interrupt><name>GPIO_18_IRQ</name><value>26</value></interrupt>
      <interrupt><name>GPIO_19_IRQ</name><value>27</value></interrupt>
      <interrupt><name>GPIO_20_IRQ</name><value>28</value></interrupt>
      <interrupt><name>GPIO_21_IRQ</name><value>29</value></interrupt>
      <interrupt><name>GPIO_22_IRQ</name><value>30</value></interrupt>
      <interrupt><name>GPIO_23_IRQ</name><value>31</value></interrupt>
      <interrupt><name>GPIO_24_IRQ</name><value>32</value></interrupt>
      <interrupt><name>GPIO_25_IRQ</name><value>33</value></interrupt>
      <interrupt><name>GPIO_26_IRQ</name><value>34</value></interrupt>
      <interrupt><name>GPIO_27_IRQ</name><value>35</value></interrupt>
      <interrupt><name>GPIO_28_IRQ</name><value>36</value></interrupt>
      <interrupt><name>GPIO_29_IRQ</name><value>37</value></interrupt>
      <interrupt><name>GPIO_30_IRQ</name><value>38</value></interrupt>
      <interrupt><name>GPIO_31_IRQ</name><value>39</value></interrupt>
      
      <registers>
        <register>
          <name>VALUE</name>
          <description>Pin value.</description>
          <addressOffset>0x000</addressOffset>
          <fields>
            <field><name>PIN0</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>PIN1</name><lsb>1</lsb><msb>1</msb></field>
            <field><name>PIN2</name><lsb>2</lsb><msb>2</msb></field>
            <field><name>PIN3</name><lsb>3</lsb><msb>3</msb></field>
            <field><name>PIN4</name><lsb>4</lsb><msb>4</msb></field>
            <field><name>PIN5</name><lsb>5</lsb><msb>5</msb></field>
            <field><name>PIN6</name><lsb>6</lsb><msb>6</msb></field>
            <field><name>PIN7</name><lsb>7</lsb><msb>7</msb></field>
            <field><name>PIN8</name><lsb>8</lsb><msb>8</msb></field>
            <field><name>PIN9</name><lsb>9</lsb><msb>9</msb></field>
            <field><name>PIN10</name><lsb>10</lsb><msb>10</msb></field>
            <field><name>PIN11</name><lsb>11</lsb><msb>11</msb></field>
            <field><name>PIN12</name><lsb>12</lsb><msb>12</msb></field>
            <field><name>PIN13</name><lsb>13</lsb><msb>13</msb></field>
            <field><name>PIN14</name><lsb>14</lsb><msb>14</msb></field>
            <field><name>PIN15</name><lsb>15</lsb><msb>15</msb></field>
            <field><name>PIN16</name><lsb>16</lsb><msb>16</msb></field>
            <field><name>PIN17</name><lsb>17</lsb><msb>17</msb></field>
            <field><name>PIN18</name><lsb>18</lsb><msb>18</msb></field>
            <field><name>PIN19</name><lsb>19</lsb><msb>19</msb></field>
            <field><name>PIN20</name><lsb>20</lsb><msb>20</msb></field>
            <field><name>PIN21</name><lsb>21</lsb><msb>21</msb></field>
            <field><name>PIN22</name><lsb>22</lsb><msb>22</msb></field>
            <field><name>PIN23</name><lsb>23</lsb><msb>23</msb></field>
            <field><name>PIN24</name><lsb>24</lsb><msb>24</msb></field>
            <field><name>PIN25</name><lsb>25</lsb><msb>25</msb></field>
            <field><name>PIN26</name><lsb>26</lsb><msb>26</msb></field>
            <field><name>PIN27</name><lsb>27</lsb><msb>27</msb></field>
            <field><name>PIN28</name><lsb>28</lsb><msb>28</msb></field>
            <field><name>PIN29</name><lsb>29</lsb><msb>29</msb></field>
            <field><name>PIN30</name><lsb>30</lsb><msb>30</msb></field>
            <field><name>PIN31</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register derivedFrom="VALUE">
          <name>INPUT_EN</name>
          <access>read-write</access>
          <description>Pin input enable.</description>
          <addressOffset>0x004</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>OUTPUT_EN</name>
          <access>read-write</access>
          <description>Pin output enable.</description>
          <addressOffset>0x008</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>PORT</name>
          <access>read-write</access>
          <description>Output port value.</description>
          <addressOffset>0x00C</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>PULLUP</name>
          <access>read-write</access>
          <description>Internal Pull-Up enable.</description>
          <addressOffset>0x010</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>DRIVE</name>
          <access>read-write</access>
          <description>Drive Strength.</description>
          <addressOffset>0x014</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>RISE_INT_EN</name>
          <access>read-write</access>
          <description>Rise interrupt enable.</description>
          <addressOffset>0x018</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>RISE_INT_PEND</name>
          <access>read-write</access>
          <description>Rise interrupt pending.</description>
          <addressOffset>0x01C</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>FALL_INT_EN</name>
          <access>read-write</access>
          <description>Fall interrupt enable.</description>
          <addressOffset>0x020</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>FALL_INT_PEND</name>
          <access>read-write</access>
          <description>Fall interrupt pending.</description>
          <addressOffset>0x024</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>HIGH_INT_EN</name>
          <access>read-write</access>
          <description>High interrupt enable.</description>
          <addressOffset>0x028</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>HIGH_INT_PEND</name>
          <access>read-write</access>
          <description>High interrupt pending.</description>
          <addressOffset>0x02C</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>LOW_INT_EN</name>
          <access>read-write</access>
          <description>Low interrupt enable.</description>
          <addressOffset>0x030</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>LOW_INT_PEND</name>
          <access>read-write</access>
          <description>Low interrupt pending.</description>
          <addressOffset>0x034</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>IO_FUNC_EN</name>
          <access>read-write</access>
          <description>HW I/O function enable.</description>
          <addressOffset>0x038</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>IO_FUNC_SEL</name>
          <access>read-write</access>
          <description>HW I/O function select.</description>
          <addressOffset>0x03C</addressOffset>
        </register>
        <register derivedFrom="VALUE">
          <name>OUT_XOR</name>
          <access>read-write</access>
          <description>Output XOR (invert).</description>
          <addressOffset>0x040</addressOffset>
        </register>
      </registers>
    </peripheral> <!-- GPIO -->

    <peripheral>
      <name>UART0</name>
      <description>Universal Asynchronous Receiver/Transmitter.</description>
      <baseAddress>0x1001A000</baseAddress>
      <groupName>UART</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt><name>UART0_IRQ</name><value>3</value></interrupt>

      <registers>
        <register>
          <name>TXDATA</name>
          <access>read-write</access>
          <description>Transmit Data Register.</description>
          <addressOffset>0x000</addressOffset>
          <fields>
            <field><name>DATA</name><lsb>0</lsb><msb>7</msb></field>
            <field><name>FULL</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register>
          <name>RXDATA</name>
          <access>read-only</access>
          <description>Receive Data Register.</description>
          <addressOffset>0x004</addressOffset>
          <fields>
            <field><name>DATA</name><lsb>0</lsb><msb>7</msb></field>
            <field><name>EMPTY</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register>
          <name>TXCTRL</name>
          <access>read-write</access>
          <description>Transmit Control Register.</description>
          <addressOffset>0x008</addressOffset>
          <fields>
            <field><name>ENABLE</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>NSTOP</name><lsb>1</lsb><msb>1</msb></field>
            <field><name>TXCNT</name><lsb>16</lsb><msb>18</msb></field>
          </fields>
        </register>
        <register>
          <name>RXCTRL</name>
          <access>read-write</access>
          <description>Receive Control Register.</description>
          <addressOffset>0x00C</addressOffset>
          <fields>
            <field><name>ENABLE</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>RXCNT</name><lsb>16</lsb><msb>18</msb></field>
          </fields>
        </register>
        <register>
          <name>IP</name>
          <access>read-write</access>
          <description>Interrupt Pending Register.</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field><name>TXWM</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>RXWM</name><lsb>1</lsb><msb>1</msb></field>
          </fields>
        </register>
        <register derivedFrom="IP">
          <name>IE</name>
          <access>read-write</access>
          <description>Interrupt Enable Register.</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>DIV</name>
          <access>read-write</access>
          <description>Baud Rate Divisor Register (BAUD = Fin / (DIV + 1)).
          </description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field><name>DIV</name><lsb>0</lsb><msb>15</msb></field>
          </fields>
        </register>
      </registers>
    </peripheral> <!-- UART0 -->

    <peripheral>
      <name>QSPI0</name>
      <description>Quad Serial Peripheral Interface.</description>
      <baseAddress>0x10020000</baseAddress>
      <groupName>SPI</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt><name>QSPI0_IRQ</name><value>5</value></interrupt>

      <registers>
        <register>
          <name>SCKDIV</name>
          <access>read-write</access>
          <description>Serial Clock Divisor Register.</description>
          <addressOffset>0x000</addressOffset>
          <fields>
            <field><name>SCALE</name><lsb>0</lsb><msb>11</msb></field>
          </fields>
        </register>
        <register>
          <name>SCKMODE</name>
          <access>read-write</access>
          <description>Serial Clock Mode Register.</description>
          <addressOffset>0x004</addressOffset>
          <fields>
            <field>
              <name>PHA</name><lsb>0</lsb><msb>0</msb>
              <description>Serial Clock Phase</description>
              <enumeratedValues>
                <name>CPHA</name>                
                <enumeratedValue>
                  <name>0</name>
                  <description>
                  Data is sampled on the leading edge of SCK and shifted on the trailing edge of SCK.
                  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>
                  Data is shifted on the leading edge of SCK and sampled on the trailing edge of SCK.
                  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>POL</name><lsb>1</lsb><msb>1</msb>
              <description>Serial Clock Polarity</description>
              <enumeratedValues>
                <name>CPOL</name>                
                <enumeratedValue>
                  <name>0</name>
                  <description>Inactive state of SCK is logical 0.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Inactive state of SCK is logical 1.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSID</name>
          <access>read-write</access>
          <description>Chip Select ID Register.</description>
          <addressOffset>0x010</addressOffset>
        </register>
        <register>
          <name>CSDEF</name>
          <access>read-write</access>
          <description>Chip Select Default Register.</description>
          <addressOffset>0x014</addressOffset>
        </register>
        <register>
          <name>CSMODE</name>
          <access>read-write</access>
          <description>Chip Select Mode Register.</description>
          <addressOffset>0x018</addressOffset>
          <fields>
            <field>
              <name>MODE</name><lsb>0</lsb><msb>1</msb>
              <enumeratedValues>
                <name>Chip_Select_Modes</name>
                <enumeratedValue>
                  <name>AUTO</name>
                  <description>Assert/de-assert CS at the beginning/end of each frame.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLD</name>
                  <description>Keep CS continuously asserted after the initial frame.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Disable hardware control of the CS pin.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DELAY0</name>
          <access>read-write</access>
          <description>Delay Control Register 0.</description>
          <addressOffset>0x028</addressOffset>
          <fields>
            <field><name>CSSCK</name><lsb>0</lsb><msb>7</msb></field>
            <field><name>SCKCS</name><lsb>16</lsb><msb>23</msb></field>
          </fields>
        </register>
        <register>
          <name>DELAY1</name>
          <access>read-write</access>
          <description>Delay Control Register 1.</description>
          <addressOffset>0x02C</addressOffset>
          <fields>
            <field><name>INTERCS</name><lsb>0</lsb><msb>7</msb></field>
            <field><name>INTERXFR</name><lsb>16</lsb><msb>23</msb></field>
          </fields>
        </register>
        <register>
          <name>FMT</name>
          <description>Frame Format Register.</description>
          <addressOffset>0x040</addressOffset>
          <fields>
            <field>
              <name>PROTO</name><lsb>0</lsb><msb>1</msb>
              <enumeratedValues>
                <name>SPI_Protocol</name>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Data Pins: DQ0 (MOSI), DQ1 (MISO).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dual</name>
                  <description>Data Pins: DQ0, DQ1.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Quad</name>
                  <description>Data Pins: DQ0, DQ1, DQ2, DQ3.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>              
            </field>
            <field>
              <name>ENDIAN</name><lsb>2</lsb><msb>2</msb>
              <enumeratedValues>
                <name>SPI_Endianness</name>
                <enumeratedValue>
                  <name>MSB_First</name>
                  <description>Tansmit most-significant bit first.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB_First</name>
                  <description>Transmit least-significant bit first.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
            <field>
              <name>DIR</name><lsb>3</lsb><msb>3</msb>
              <enumeratedValues>
                <name>SPI_IO_Direction</name>
                <enumeratedValue>
                  <name>RX</name>
                  <description>
                  For dual and quad protocols, the DQ pins are tri-stated. 
                  For the single protocol, the DQ0 pin is driven with the transmit data as normal.
                  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TX</name>
                  <description>The receive FIFO is not populated.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
            <field>
              <name>LEN</name><lsb>16</lsb><msb>19</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>TXDATA</name>
          <access>read-write</access>
          <description>Transmit Data Register.</description>
          <addressOffset>0x048</addressOffset>
          <fields>
            <field><name>DATA</name><lsb>0</lsb><msb>7</msb></field>
            <field><name>FULL</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register>
          <name>RXDATA</name>
          <access>read-write</access>
          <description>Receive Data Register.</description>
          <addressOffset>0x04C</addressOffset>
          <fields>
            <field><name>DATA</name><lsb>0</lsb><msb>7</msb></field>
            <field><name>EMPTY</name><lsb>31</lsb><msb>31</msb></field>
          </fields>
        </register>
        <register>
          <name>TXMARK</name>
          <access>read-write</access>
          <description>Transmit Watermark Register.</description>
          <addressOffset>0x050</addressOffset>
          <fields>
            <field><name>TXMARK</name><lsb>0</lsb><msb>2</msb></field>
          </fields>
        </register>
        <register>
          <name>RXMARK</name>
          <access>read-write</access>
          <description>Receive Watermark Register.</description>
          <addressOffset>0x054</addressOffset>
          <fields>
            <field><name>RXMARK</name><lsb>0</lsb><msb>2</msb></field>
          </fields>
        </register>
        <register>
          <name>IE</name>
          <access>read-write</access>
          <description>SPI Interrupt Enable Register.</description>
          <addressOffset>0x070</addressOffset>
          <fields>
            <field><name>TXWM</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>RXWM</name><lsb>1</lsb><msb>1</msb></field>
          </fields>
        </register>
        <register>
          <name>IP</name>
          <access>read-write</access>
          <description>SPI Interrupt Pending Register.</description>
          <addressOffset>0x074</addressOffset>
          <fields>
            <field><name>TXWM</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>RXWM</name><lsb>1</lsb><msb>1</msb></field>
          </fields>
        </register>
        <register>
          <name>FCTRL</name>
          <access>read-write</access>
          <description>SPI Flash Interface Control Register.</description>
          <addressOffset>0x060</addressOffset>
          <fields>
            <field><name>ENABLE</name><lsb>0</lsb><msb>0</msb></field>
          </fields>
        </register>
        <register>
          <name>FFMT</name>
          <access>read-write</access>
          <description>SPI Flash Instruction Format Register.</description>
          <addressOffset>0x064</addressOffset>
          <fields>
            <field><name>CMD_EN</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>ADDR_LEN</name><lsb>1</lsb><msb>3</msb></field>
            <field><name>PAD_CNT</name><lsb>4</lsb><msb>7</msb></field>
            <field><name>CMD_PROTO</name><lsb>8</lsb><msb>9</msb></field>
            <field><name>ADDR_PROTO</name><lsb>10</lsb><msb>11</msb></field>
            <field><name>DATA_PROTO</name><lsb>12</lsb><msb>13</msb></field>
            <field><name>CMD_CODE</name><lsb>16</lsb><msb>23</msb></field>
            <field><name>PAD_CODE</name><lsb>24</lsb><msb>31</msb></field>
          </fields>
        </register>
      </registers>
    </peripheral> <!-- QSPI0 -->

    <peripheral>
      <name>I2C0</name>
      <description>Inter-Integrated Circuit.</description>
      <baseAddress>0x10024000</baseAddress>
      <groupName>I2C</groupName>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt><name>I2C_IRQ</name><value>52</value></interrupt>

      <registers>
        <register>
          <name>PRESCAL_LO</name>
          <access>read-write</access>
          <description>I2C Prescaler Low Register.</description>
          <addressOffset>0x000</addressOffset>
          <fields>
            <field><name>PRESCAL_LO</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_HI</name>
          <access>read-write</access>
          <description>I2C Prescaler High Register.</description>
          <addressOffset>0x004</addressOffset>
          <fields>
            <field><name>PRESCAL_HI</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
        <register>
          <name>CTRL</name>
          <access>read-write</access>
          <description>I2C Control Register.</description>
          <addressOffset>0x008</addressOffset>
          <fields>
            <field><name>IEN</name><lsb>5</lsb><msb>5</msb></field>
            <field><name>EN</name><lsb>6</lsb><msb>6</msb></field>
          </fields>
        </register>
        <register>
          <name>DATA</name>
          <access>read-write</access>
          <description>I2C Data Register.</description>
          <addressOffset>0x00C</addressOffset>
          <fields>
            <field><name>DATA</name><lsb>0</lsb><msb>7</msb></field>
          </fields>
        </register>
        <register>
          <name>STAT_CMD</name>
          <access>read-write</access>
          <description>I2C Status Command Register.</description>
          <addressOffset>0x010</addressOffset>
          <fields>
            <field><name>IF</name><lsb>0</lsb><msb>0</msb></field>
            <field><name>TIP</name><lsb>1</lsb><msb>1</msb></field>
            <field><name>ACK</name><lsb>3</lsb><msb>3</msb></field>
            <field><name>WR</name><lsb>4</lsb><msb>4</msb></field>
            <field><name>RD</name><lsb>5</lsb><msb>5</msb></field>
            <field><name>BUSY/STO</name><lsb>6</lsb><msb>6</msb></field>
            <field><name>RXACK/STA</name><lsb>7</lsb><msb>7</msb></field>
          </fields>
        </register>
      </registers>
    </peripheral> <!-- I2C0 -->
  </peripherals>
</device>