<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='842' ll='844' type='bool llvm::TargetLoweringBase::isShuffleMaskLegal(ArrayRef&lt;int&gt; , llvm::EVT ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='838'>/// Targets can use this to indicate that they only support *some*
  /// VECTOR_SHUFFLE operations, those with specific masks.  By default, if a
  /// target supports the VECTOR_SHUFFLE node, all mask values are assumed to be
  /// legal.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='842'>/*Mask*/</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='842'>/*VT*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5637' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner7visitOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5641' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner7visitOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11035' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11039' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16443' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner25combineInsertEltToShuffleEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17224' u='c' c='_ZL31reduceBuildVecToShuffleWithZeroPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17707' u='c' c='_ZL29combineConcatVectorOfExtractsPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18233' u='c' c='_ZL25foldShuffleOfConcatUndefsPN4llvm19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18234' u='c' c='_ZL25foldShuffleOfConcatUndefsPN4llvm19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18884' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18888' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19014' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19017' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19064' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner21visitSCALAR_TO_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='271' u='c' c='_ZNK12_GLOBAL__N_120SelectionDAGLegalize26ShuffleWithNarrowerEltTypeEN4llvm3EVTES2_RKNS1_5SDLocENS1_7SDValueES6_NS1_8ArrayRefIiEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1900' u='c' c='_ZL20ExpandBVWithShufflesPN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLoweringERNS_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1931' u='c' c='_ZL20ExpandBVWithShufflesPN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLoweringERNS_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2030' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize18ExpandBUILD_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1034' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer11ExpandBSWAPEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1059' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer16ExpandBITREVERSEEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2162' u='c' c='_ZNK4llvm14TargetLowering26SimplifyDemandedVectorEltsENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEjb'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7599' c='_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='753' c='_ZNK4llvm16SITargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6811' c='_ZNK4llvm17ARMTargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1841' c='_ZNK4llvm21HexagonTargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.h' l='58' c='_ZNK4llvm20MipsSETargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28583' c='_ZNK4llvm17X86TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
