# Lab1 HLS questions
## Question 1
	Estimated clock period: 6.38 ns
	Worst case latency: 106 clock cycles
	Number of DSP48E used: 1
	Number of FF used: 61
	Number of LUTs used: 168
