\doxysection{TAMP\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structTAMP__TypeDef}{}\label{structTAMP__TypeDef}\index{TAMP\_TypeDef@{TAMP\_TypeDef}}


Tamper and backup registers.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a7b9a396bf60fe92f8ea0713862d9679e}{FLTCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a57e9d282ea43a7bd8524a41e75cad745}{RESERVED0}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a524e134cec519206cb41d0545e382978}{MISR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_aa1ce9ae227146731ccf8ae1bd3fa610d}{COUNTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_aac80c163c5653bd365c42de3108b6c86}{RESERVED2}} \mbox{[}47\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_af85290529fb82acef7c9fcea3718346c}{BKP1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ac1085f6aae54b353c30871fe90c59851}{BKP8R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_afafaddc3a983eb71332b7526d82191ad}{BKP15R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTAMP__TypeDef_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Tamper and backup registers. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00808}{808}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structTAMP__TypeDef_a4808ec597e5a5fefd8a83a9127dd1aec}\label{structTAMP__TypeDef_a4808ec597e5a5fefd8a83a9127dd1aec} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP0R}{BKP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP0R}

TAMP backup register 0, Address offset\+: 0x100 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00822}{822}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_aade2881a3e408bfd106b27f78bbbcfc9}\label{structTAMP__TypeDef_aade2881a3e408bfd106b27f78bbbcfc9} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP10R}{BKP10R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP10R}

TAMP backup register 10, Address offset\+: 0x128 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00832}{832}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ac66d5e2d3459cff89794c47dbc8f7228}\label{structTAMP__TypeDef_ac66d5e2d3459cff89794c47dbc8f7228} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP11R}{BKP11R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP11R}

TAMP backup register 11, Address offset\+: 0x12C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00833}{833}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a6f7eee5ae8a32c07f9c8fe14281bdaf3}\label{structTAMP__TypeDef_a6f7eee5ae8a32c07f9c8fe14281bdaf3} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP12R}{BKP12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP12R}

TAMP backup register 12, Address offset\+: 0x130 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00834}{834}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a6ed4c3a0d4588a75078e9f8e376b4d06}\label{structTAMP__TypeDef_a6ed4c3a0d4588a75078e9f8e376b4d06} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP13R}{BKP13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP13R}

TAMP backup register 13, Address offset\+: 0x134 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00835}{835}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ac60f13e6619724747e61cfbff55b9fab}\label{structTAMP__TypeDef_ac60f13e6619724747e61cfbff55b9fab} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP14R}{BKP14R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP14R}

TAMP backup register 14, Address offset\+: 0x138 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00836}{836}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_afafaddc3a983eb71332b7526d82191ad}\label{structTAMP__TypeDef_afafaddc3a983eb71332b7526d82191ad} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP15R}{BKP15R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP15R}

TAMP backup register 15, Address offset\+: 0x13C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00837}{837}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ad2f2eb2fb4b93e21515b10e920e719b6}\label{structTAMP__TypeDef_ad2f2eb2fb4b93e21515b10e920e719b6} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP16R@{BKP16R}}
\index{BKP16R@{BKP16R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP16R}{BKP16R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP16R}

TAMP backup register 16, Address offset\+: 0x140 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00838}{838}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a2842aa523df62f3508316eb3b2e08f4e}\label{structTAMP__TypeDef_a2842aa523df62f3508316eb3b2e08f4e} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP17R@{BKP17R}}
\index{BKP17R@{BKP17R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP17R}{BKP17R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP17R}

TAMP backup register 17, Address offset\+: 0x144 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00839}{839}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a640ccb2ccfb6316b88c070362dc29339}\label{structTAMP__TypeDef_a640ccb2ccfb6316b88c070362dc29339} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP18R@{BKP18R}}
\index{BKP18R@{BKP18R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP18R}{BKP18R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP18R}

TAMP backup register 18, Address offset\+: 0x148 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00840}{840}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a4ec1dd54d976989b7c9e59fb14d974fb}\label{structTAMP__TypeDef_a4ec1dd54d976989b7c9e59fb14d974fb} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP19R@{BKP19R}}
\index{BKP19R@{BKP19R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP19R}{BKP19R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP19R}

TAMP backup register 19, Address offset\+: 0x14C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00841}{841}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_af85290529fb82acef7c9fcea3718346c}\label{structTAMP__TypeDef_af85290529fb82acef7c9fcea3718346c} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP1R}{BKP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP1R}

TAMP backup register 1, Address offset\+: 0x104 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00823}{823}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_aaa251a80daa57ad0bd7db75cb3b9cdec}\label{structTAMP__TypeDef_aaa251a80daa57ad0bd7db75cb3b9cdec} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP2R}{BKP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP2R}

TAMP backup register 2, Address offset\+: 0x108 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00824}{824}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a0b1eeda834c3cfd4d2c67f242f7b2a1c}\label{structTAMP__TypeDef_a0b1eeda834c3cfd4d2c67f242f7b2a1c} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP3R}{BKP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP3R}

TAMP backup register 3, Address offset\+: 0x10C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00825}{825}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ab13e106cc2eca92d1f4022df3bfdbcd7}\label{structTAMP__TypeDef_ab13e106cc2eca92d1f4022df3bfdbcd7} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP4R}{BKP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP4R}

TAMP backup register 4, Address offset\+: 0x110 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00826}{826}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ab6bed862c0d0476ff4f89f7b9bf3e130}\label{structTAMP__TypeDef_ab6bed862c0d0476ff4f89f7b9bf3e130} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP5R}{BKP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP5R}

TAMP backup register 5, Address offset\+: 0x114 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00827}{827}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a1d854d2d7f0452f4c90035952b92d2ba}\label{structTAMP__TypeDef_a1d854d2d7f0452f4c90035952b92d2ba} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP6R}{BKP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP6R}

TAMP backup register 6, Address offset\+: 0x118 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00828}{828}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}\label{structTAMP__TypeDef_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP7R}{BKP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP7R}

TAMP backup register 7, Address offset\+: 0x11C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00829}{829}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ac1085f6aae54b353c30871fe90c59851}\label{structTAMP__TypeDef_ac1085f6aae54b353c30871fe90c59851} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP8R}{BKP8R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP8R}

TAMP backup register 8, Address offset\+: 0x120 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00830}{830}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a6c33564df6eaf97400e0457dde9b14ef}\label{structTAMP__TypeDef_a6c33564df6eaf97400e0457dde9b14ef} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP9R}{BKP9R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP9R}

TAMP backup register 9, Address offset\+: 0x124 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00831}{831}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_aa1ce9ae227146731ccf8ae1bd3fa610d}\label{structTAMP__TypeDef_aa1ce9ae227146731ccf8ae1bd3fa610d} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!COUNTR@{COUNTR}}
\index{COUNTR@{COUNTR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{COUNTR}{COUNTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t COUNTR}

TAMP monotonic counter register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00820}{820}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ab0ec7102960640751d44e92ddac994f0}\label{structTAMP__TypeDef_ab0ec7102960640751d44e92ddac994f0} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

TAMP configuration register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00810}{810}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_afdfa307571967afb1d97943e982b6586}\label{structTAMP__TypeDef_afdfa307571967afb1d97943e982b6586} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

TAMP configuration register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00811}{811}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}\label{structTAMP__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR3}

TAMP configuration register 3, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00812}{812}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a7b9a396bf60fe92f8ea0713862d9679e}\label{structTAMP__TypeDef_a7b9a396bf60fe92f8ea0713862d9679e} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!FLTCR@{FLTCR}}
\index{FLTCR@{FLTCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR}{FLTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTCR}

TAMP filter control register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00813}{813}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{structTAMP__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

TAMP interrupt enable register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00815}{815}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a524e134cec519206cb41d0545e382978}\label{structTAMP__TypeDef_a524e134cec519206cb41d0545e382978} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR}

TAMP masked interrupt status register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00817}{817}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a57e9d282ea43a7bd8524a41e75cad745}\label{structTAMP__TypeDef_a57e9d282ea43a7bd8524a41e75cad745} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}7\mbox{]}}

Reserved, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00814}{814}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}\label{structTAMP__TypeDef_ac4ac04e673b5b8320d53f7b0947db902} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00818}{818}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_aac80c163c5653bd365c42de3108b6c86}\label{structTAMP__TypeDef_aac80c163c5653bd365c42de3108b6c86} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}47\mbox{]}}

Reserved, Address offset\+: 0x54 -\/ 0x\+FC 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00821}{821}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_a64a95891ad3e904dd5548112539c1c98}\label{structTAMP__TypeDef_a64a95891ad3e904dd5548112539c1c98} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCR}

TAMP status clear register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00819}{819}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structTAMP__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structTAMP__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

TAMP status register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00816}{816}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
