

================================================================
== Vitis HLS Report for 'AWGN'
================================================================
* Date:           Wed May 25 16:33:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.803 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      668|      668|  40.080 us|  40.080 us|  668|  668|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |       36|       36|        30|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 33 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 3 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_1 = alloca i32 1"   --->   Operation 34 'alloca' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 35 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 36 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 37 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_150 = alloca i32 1"   --->   Operation 38 'alloca' 'p_Val2_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1" [AWGN.cpp:12]   --->   Operation 39 'alloca' 'rngMT19937ICN_uniformRNG_mt_odd_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rngMT19937ICN_1 = alloca i64 1"   --->   Operation 40 'alloca' 'rngMT19937ICN_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1" [AWGN.cpp:12]   --->   Operation 41 'alloca' 'rngMT19937ICN_uniformRNG_mt_even_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rngMT19937ICN_3 = alloca i64 1"   --->   Operation 42 'alloca' 'rngMT19937ICN_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.98ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 20" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln17 = store i4 0, i4 %j" [AWGN.cpp:17]   --->   Operation 44 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 45 [1/2] (1.19ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 20" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 46 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 47 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 48 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 49 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_m_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %p_Val2_150" [AWGN.cpp:17]   --->   Operation 50 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %p_Val2_s" [AWGN.cpp:17]   --->   Operation 51 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %lhs_V" [AWGN.cpp:17]   --->   Operation 52 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1" [AWGN.cpp:17]   --->   Operation 53 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [AWGN.cpp:17]   --->   Operation 54 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_6 = load i4 %j"   --->   Operation 55 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.65ns)   --->   "%icmp_ln17 = icmp_eq  i4 %j_6, i4 8" [AWGN.cpp:17]   --->   Operation 56 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln17 = add i4 %j_6, i4 1" [AWGN.cpp:17]   --->   Operation 57 'add' 'add_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split, void" [AWGN.cpp:17]   --->   Operation 58 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast13 = zext i4 %j_6"   --->   Operation 59 'zext' 'p_cast13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i4 %j_6"   --->   Operation 60 'trunc' 'trunc_ln229' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.70ns)   --->   "%addr_head_p_3_V = add i4 %j_6, i4 3"   --->   Operation 61 'add' 'addr_head_p_3_V' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.70ns)   --->   "%addr_head_p_m_p_1_V = add i8 %p_cast13, i8 142"   --->   Operation 62 'add' 'addr_head_p_m_p_1_V' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%r_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %addr_head_p_3_V, i32 1, i32 3"   --->   Operation 63 'partselect' 'r_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7"   --->   Operation 64 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i3 %r_s"   --->   Operation 65 'zext' 'zext_ln587' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i7 %trunc_ln"   --->   Operation 66 'sext' 'sext_ln587' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i8 %sext_ln587"   --->   Operation 67 'zext' 'zext_ln587_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %trunc_ln229, void, void" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:734]   --->   Operation 68 'br' 'br_ln734' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 69 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr_2' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (1.19ns)   --->   "%this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 70 'load' 'this_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 71 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.19ns)   --->   "%this_uniformRNG_mt_even_0_V_load_1 = load i9 %this_uniformRNG_mt_even_0_V_addr_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 72 'load' 'this_uniformRNG_mt_even_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 73 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.19ns)   --->   "%this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 74 'load' 'this_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 75 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.19ns)   --->   "%this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 76 'load' 'this_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %j" [AWGN.cpp:17]   --->   Operation 77 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 37.0>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_151 = load i32 %p_Val2_150"   --->   Operation 78 'load' 'p_Val2_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 81 'load' 'lhs_V_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 82 'load' 'p_Val2_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31"   --->   Operation 83 'bitselect' 'tmp_423' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%p_Result_269 = trunc i32 %p_Val2_151"   --->   Operation 84 'trunc' 'p_Result_269' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_151, i32 1, i32 30"   --->   Operation 85 'partselect' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_423, i30 %tmp_s"   --->   Operation 86 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%zext_ln1043 = zext i31 %tmp_V"   --->   Operation 87 'zext' 'zext_ln1043' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%select_ln722 = select i1 %p_Result_269, i32 2567483615, i32 0" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:722]   --->   Operation 88 'select' 'select_ln722' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln722"   --->   Operation 89 'xor' 'xor_ln1544' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.22ns) (out node of the LUT)   --->   "%ret_15 = xor i32 %xor_ln1544, i32 %zext_ln1043"   --->   Operation 90 'xor' 'ret_15' <Predicate = (!icmp_ln17)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j_6, i32 1, i32 3"   --->   Operation 91 'partselect' 'tmp_45' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%r_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 39, i3 %tmp_45"   --->   Operation 92 'bitconcatenate' 'r_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i10 %r_16"   --->   Operation 93 'zext' 'zext_ln587_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 94 [1/2] (1.19ns)   --->   "%this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 94 'load' 'this_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 95 [1/2] (1.19ns)   --->   "%this_uniformRNG_mt_even_0_V_load_1 = load i9 %this_uniformRNG_mt_even_0_V_addr_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 95 'load' 'this_uniformRNG_mt_even_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:741]   --->   Operation 96 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr_2' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.19ns)   --->   "%store_ln741 = store i32 %ret_15, i9 %this_uniformRNG_mt_even_0_V_addr_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:741]   --->   Operation 97 'store' 'store_ln741' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln0 = br void %fpga_resource_hint..40"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.38>
ST_4 : Operation 99 [1/2] (1.19ns)   --->   "%this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 99 'load' 'this_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 100 [1/2] (1.19ns)   --->   "%this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 100 'load' 'this_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:737]   --->   Operation 101 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr_1' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.19ns)   --->   "%store_ln737 = store i32 %ret_15, i9 %this_uniformRNG_mt_odd_0_V_addr_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:737]   --->   Operation 102 'store' 'store_ln737' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln738 = br void %fpga_resource_hint..40" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:738]   --->   Operation 103 'br' 'br_ln738' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.38>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_0_0616 = phi i32 %this_uniformRNG_mt_odd_0_V_load_1, void, i32 %this_uniformRNG_mt_even_0_V_load, void" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 104 'phi' 'p_0_0_0616' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_0_0604 = phi i32 %this_uniformRNG_mt_even_0_V_load_1, void, i32 %this_uniformRNG_mt_odd_0_V_load, void" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 105 'phi' 'p_0_0_0604' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load = load i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1"   --->   Operation 106 'load' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_15, i32 11, i32 31"   --->   Operation 107 'partselect' 'r' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i21 %r"   --->   Operation 108 'zext' 'zext_ln1691' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.21ns)   --->   "%pre_result_V_15 = xor i32 %zext_ln1691, i32 %ret_15"   --->   Operation 109 'xor' 'pre_result_V_15' <Predicate = (!icmp_ln17)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 24"   --->   Operation 110 'bitselect' 'tmp_424' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_15, i32 19, i32 21"   --->   Operation 111 'partselect' 'tmp_46' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 17"   --->   Operation 112 'bitselect' 'tmp_425' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 14"   --->   Operation 113 'bitselect' 'tmp_426' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_15, i32 11, i32 12"   --->   Operation 114 'partselect' 'tmp_47' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 7"   --->   Operation 115 'bitselect' 'tmp_427' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 5"   --->   Operation 116 'bitselect' 'tmp_428' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_15, i32 2, i32 3"   --->   Operation 117 'partselect' 'tmp_48' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln1542 = trunc i32 %pre_result_V_15"   --->   Operation 118 'trunc' 'trunc_ln1542' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_424, i2 0, i3 %tmp_46, i1 0, i1 %tmp_425, i2 0, i1 %tmp_426, i1 0, i2 %tmp_47, i3 0, i1 %tmp_427, i1 0, i1 %tmp_428, i1 0, i2 %tmp_48, i1 0, i1 %trunc_ln1542, i7 0"   --->   Operation 119 'bitconcatenate' 'ret' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.21ns)   --->   "%pre_result_V_16 = xor i32 %ret, i32 %pre_result_V_15"   --->   Operation 120 'xor' 'pre_result_V_16' <Predicate = (!icmp_ln17)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_16, i32 14, i32 16"   --->   Operation 121 'partselect' 'tmp_49' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_16, i32 7, i32 12"   --->   Operation 122 'partselect' 'tmp_50' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_16, i32 2, i32 3"   --->   Operation 123 'partselect' 'tmp_51' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%ret_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_49, i1 0, i6 %tmp_50, i3 0, i2 %tmp_51, i17 0"   --->   Operation 124 'bitconcatenate' 'ret_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.21ns)   --->   "%pre_result_V_17 = xor i32 %ret_13, i32 %pre_result_V_16"   --->   Operation 125 'xor' 'pre_result_V_17' <Predicate = (!icmp_ln17)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%r_12 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_17, i32 18, i32 31"   --->   Operation 126 'partselect' 'r_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1691_4 = zext i14 %r_12"   --->   Operation 127 'zext' 'zext_ln1691_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.21ns)   --->   "%pre_result_V = xor i32 %zext_ln1691_4, i32 %pre_result_V_17"   --->   Operation 128 'xor' 'pre_result_V' <Predicate = (!icmp_ln17)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.85ns)   --->   "%icmp_ln938 = icmp_eq  i32 %zext_ln1691_4, i32 %pre_result_V_17"   --->   Operation 129 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln17)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_270 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0"   --->   Operation 130 'partselect' 'p_Result_270' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_270, i1 1"   --->   Operation 131 'cttz' 'l' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 132 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.88ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 133 'sub' 'sub_ln947' <Predicate = (!icmp_ln17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 134 'add' 'lsb_index' <Predicate = (!icmp_ln17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 135 'partselect' 'tmp_429' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.84ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_429, i31 0"   --->   Operation 136 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %pre_result_V"   --->   Operation 137 'zext' 'zext_ln960' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 138 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.70ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 139 'sub' 'sub_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 140 'zext' 'zext_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 141 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 142 'shl' 'shl_ln952' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_5 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 143 'or' 'or_ln952_5' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %pre_result_V, i32 %or_ln952_5"   --->   Operation 144 'and' 'and_ln952' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 145 'icmp' 'icmp_ln952' <Predicate = (!icmp_ln17)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 146 'bitselect' 'tmp_430' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_430, i1 1"   --->   Operation 147 'xor' 'xor_ln952' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index"   --->   Operation 148 'bitselect' 'p_Result_271' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.85ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 149 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_8 = and i1 %p_Result_271, i1 %xor_ln952"   --->   Operation 150 'and' 'and_ln952_8' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.88ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 151 'sub' 'sub_ln962' <Predicate = (!icmp_ln17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 152 'zext' 'zext_ln962' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 153 'shl' 'shl_ln962' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_271"   --->   Operation 154 'select' 'select_ln949' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.88ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 155 'add' 'add_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 156 'zext' 'zext_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 157 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_8"   --->   Operation 158 'select' 'select_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 159 'select' 'm' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 160 'zext' 'zext_ln964' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_33 = add i64 %m, i64 %zext_ln964"   --->   Operation 161 'add' 'm_33' <Predicate = (!icmp_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%m_36 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_33, i32 1, i32 63"   --->   Operation 162 'partselect' 'm_36' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%zext_ln965 = zext i63 %m_36"   --->   Operation 163 'zext' 'zext_ln965' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_33, i32 54"   --->   Operation 164 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.73ns)   --->   "%sub_ln969 = sub i11 1022, i11 %trunc_ln946"   --->   Operation 165 'sub' 'sub_ln969' <Predicate = (!icmp_ln17)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.73ns)   --->   "%add_ln968 = add i11 %sub_ln969, i11 1"   --->   Operation 166 'add' 'add_ln968' <Predicate = (!icmp_ln17)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969"   --->   Operation 167 'select' 'select_ln968' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968"   --->   Operation 168 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_272 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 169 'partset' 'p_Result_272' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_272"   --->   Operation 170 'bitcast' 'bitcast_ln746' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 171 'select' 'tmp_uniform' <Predicate = (!icmp_ln17)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (8.38ns)   --->   "%tmp_18 = fcmp_olt  i64 %tmp_uniform, i64 0.02425" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 172 'dcmp' 'tmp_18' <Predicate = (!icmp_ln17)> <Delay = 8.38> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (31.3ns)   --->   "%tmp_21 = dsub i64 1, i64 %tmp_uniform" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 173 'dsub' 'tmp_21' <Predicate = (!icmp_ln17)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_21, i64 509, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 174 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load, i32 %p_Val2_150"   --->   Operation 175 'store' 'store_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_4 : Operation 176 [1/1] (0.38ns)   --->   "%store_ln414 = store i32 %p_Val2_151, i32 %p_Val2_s"   --->   Operation 176 'store' 'store_ln414' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_4 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln740 = store i32 %p_0_0_0604, i32 %lhs_V" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 177 'store' 'store_ln740' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_4 : Operation 178 [1/1] (0.38ns)   --->   "%store_ln739 = store i32 %p_0_0_0616, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 178 'store' 'store_ln739' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 39.2>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i64 %tmp_uniform" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 179 'bitcast' 'bitcast_ln443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 180 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln443 = trunc i64 %bitcast_ln443" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 181 'trunc' 'trunc_ln443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.61ns)   --->   "%icmp_ln443 = icmp_ne  i11 %tmp_17, i11 2047" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 182 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.98ns)   --->   "%icmp_ln443_4 = icmp_eq  i52 %trunc_ln443, i52 0" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 183 'icmp' 'icmp_ln443_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.12ns)   --->   "%or_ln443 = or i1 %icmp_ln443_4, i1 %icmp_ln443" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 184 'or' 'or_ln443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.12ns)   --->   "%and_ln443 = and i1 %or_ln443, i1 %tmp_18" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 185 'and' 'and_ln443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.41ns)   --->   "%tmp_432 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_21" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 186 'select' 'tmp_432' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [2/2] (37.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 187 'dlog' 't1' <Predicate = true> <Delay = 37.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 1> <II = 1> <Delay = 37.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 37.5>
ST_6 : Operation 188 [1/2] (37.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 188 'dlog' 't1' <Predicate = true> <Delay = 37.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 1> <II = 1> <Delay = 37.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 189 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 36.0>
ST_7 : Operation 190 [1/1] (36.0ns)   --->   "%t2 = dmul i64 %t1, i64 2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 190 'dmul' 't2' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 191 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 40.6>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln456 = bitcast i64 %t2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 192 'bitcast' 'bitcast_ln456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.28ns)   --->   "%xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 193 'xor' 'xor_ln456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%t3 = bitcast i64 %xor_ln456" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 194 'bitcast' 't3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [3/3] (40.3ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 195 'dsqrt' 'z_10' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 40.3>
ST_9 : Operation 196 [1/1] (8.38ns)   --->   "%tmp_20 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 196 'dcmp' 'tmp_20' <Predicate = true> <Delay = 8.38> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_4)   --->   "%and_ln443_4 = and i1 %or_ln443, i1 %tmp_20" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 197 'and' 'and_ln443_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln443_4 = or i1 %and_ln443, i1 %and_ln443_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 198 'or' 'or_ln443_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (31.3ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 199 'dadd' 'z' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 200 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [2/3] (40.3ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 201 'dsqrt' 'z_10' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 40.8>
ST_10 : Operation 202 [1/1] (36.0ns)   --->   "%r_13 = dmul i64 %z, i64 %z" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 202 'dmul' 'r_13' <Predicate = (!or_ln443_4)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_13, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 203 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/3] (40.3ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 204 'dsqrt' 'z_10' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.41ns)   --->   "%z_9 = select i1 %or_ln443_4, i64 %z_10, i64 %z" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 205 'select' 'z_9' <Predicate = (!or_ln443_4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.41ns)   --->   "%r_15 = select i1 %or_ln443_4, i64 %z_10, i64 %r_13" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 206 'select' 'r_15' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 36.4>
ST_11 : Operation 207 [1/1] (0.41ns)   --->   "%p1 = select i1 %or_ln443_4, i64 -0.00778489, i64 -39.6968" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 207 'select' 'p1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.41ns)   --->   "%q1 = select i1 %or_ln443_4, i64 0.0077847, i64 -54.4761" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 208 'select' 'q1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (36.0ns)   --->   "%t4 = dmul i64 %p1, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 209 'dmul' 't4' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 210 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (36.0ns)   --->   "%t13 = dmul i64 %q1, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 211 'dmul' 't13' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 212 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 31.3>
ST_12 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node t5)   --->   "%p2 = select i1 %or_ln443_4, i64 -0.322396, i64 220.946" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 213 'select' 'p2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node t14)   --->   "%q2 = select i1 %or_ln443_4, i64 0.322467, i64 161.586" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 214 'select' 'q2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (31.3ns) (out node of the LUT)   --->   "%t5 = dadd i64 %t4, i64 %p2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 215 'dadd' 't5' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 216 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (31.3ns) (out node of the LUT)   --->   "%t14 = dadd i64 %t13, i64 %q2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 217 'dadd' 't14' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 218 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 36.0>
ST_13 : Operation 219 [1/1] (36.0ns)   --->   "%t6 = dmul i64 %t5, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 219 'dmul' 't6' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 220 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (36.0ns)   --->   "%t15 = dmul i64 %t14, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 221 'dmul' 't15' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 222 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 31.3>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node t7)   --->   "%p3 = select i1 %or_ln443_4, i64 -2.40076, i64 -275.929" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 223 'select' 'p3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node t16)   --->   "%q3 = select i1 %or_ln443_4, i64 2.44513, i64 -155.699" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 224 'select' 'q3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (31.3ns) (out node of the LUT)   --->   "%t7 = dadd i64 %t6, i64 %p3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 225 'dadd' 't7' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 226 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (31.3ns) (out node of the LUT)   --->   "%t16 = dadd i64 %t15, i64 %q3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 227 'dadd' 't16' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 228 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 36.0>
ST_15 : Operation 229 [1/1] (36.0ns)   --->   "%t8 = dmul i64 %t7, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 229 'dmul' 't8' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 230 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (36.0ns)   --->   "%t17 = dmul i64 %t16, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 231 'dmul' 't17' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 232 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 31.3>
ST_16 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node t9)   --->   "%p4 = select i1 %or_ln443_4, i64 -2.54973, i64 138.358" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 233 'select' 'p4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node f2)   --->   "%q4 = select i1 %or_ln443_4, i64 3.75441, i64 66.8013" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 234 'select' 'q4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (31.3ns) (out node of the LUT)   --->   "%t9 = dadd i64 %t8, i64 %p4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 235 'dadd' 't9' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 236 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (31.3ns) (out node of the LUT)   --->   "%f2 = dadd i64 %t17, i64 %q4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 237 'dadd' 'f2' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 238 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 36.0>
ST_17 : Operation 239 [1/1] (36.0ns)   --->   "%t10 = dmul i64 %t9, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 239 'dmul' 't10' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 240 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (36.0ns)   --->   "%t18 = dmul i64 %f2, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 241 'dmul' 't18' <Predicate = (!or_ln443_4)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 242 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 31.7>
ST_18 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node t11)   --->   "%p5 = select i1 %or_ln443_4, i64 4.37466, i64 -30.6648" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 243 'select' 'p5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (31.3ns) (out node of the LUT)   --->   "%t11 = dadd i64 %t10, i64 %p5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 244 'dadd' 't11' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 245 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (31.3ns)   --->   "%f2_8 = dadd i64 %t18, i64 -13.2807" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 246 'dadd' 'f2_8' <Predicate = (!or_ln443_4)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_8, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 247 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.41ns)   --->   "%f2_9 = select i1 %or_ln443_4, i64 %f2, i64 %f2_8" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 248 'select' 'f2_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 36.0>
ST_19 : Operation 249 [1/1] (36.0ns)   --->   "%t12 = dmul i64 %t11, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 249 'dmul' 't12' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 250 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (36.0ns)   --->   "%t19 = dmul i64 %f2_9, i64 %r_15" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 251 'dmul' 't19' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 252 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 31.3>
ST_20 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node f1_1)   --->   "%p6 = select i1 %or_ln443_4, i64 2.93816, i64 2.50663" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 253 'select' 'p6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 254 [1/1] (31.3ns) (out node of the LUT)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 254 'dadd' 'f1_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 255 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 36.4>
ST_21 : Operation 256 [1/1] (36.0ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_9" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 256 'dmul' 'f1' <Predicate = (!or_ln443_4)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 257 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.41ns)   --->   "%f1_4 = select i1 %or_ln443_4, i64 %f1_1, i64 %f1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 258 'select' 'f1_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (31.3ns)   --->   "%f2_10 = dadd i64 %t19, i64 1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 259 'dadd' 'f2_10' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_10, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 260 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 26.2>
ST_22 : Operation 261 [5/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 261 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 26.2>
ST_23 : Operation 262 [4/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 262 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 26.2>
ST_24 : Operation 263 [3/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 263 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 26.2>
ST_25 : Operation 264 [2/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 264 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 26.6>
ST_26 : Operation 265 [1/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 265 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541 = bitcast i64 %standard_value" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 266 'bitcast' 'bitcast_ln541' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 267 'xor' 'xor_ln541' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541_4 = bitcast i64 %xor_ln541" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 268 'bitcast' 'bitcast_ln541_4' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:540->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 269 'select' 'select_ln540' <Predicate = (or_ln443_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 270 [1/1] (0.41ns) (out node of the LUT)   --->   "%result = select i1 %or_ln443_4, i64 %select_ln540, i64 %standard_value" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 270 'select' 'result' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 26.2>
ST_27 : Operation 271 [5/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [AWGN.cpp:19]   --->   Operation 271 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 26.2>
ST_28 : Operation 272 [4/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [AWGN.cpp:19]   --->   Operation 272 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 26.2>
ST_29 : Operation 273 [3/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [AWGN.cpp:19]   --->   Operation 273 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 26.2>
ST_30 : Operation 274 [2/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [AWGN.cpp:19]   --->   Operation 274 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 26.2>
ST_31 : Operation 275 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %j_6"   --->   Operation 275 'zext' 'j_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_31 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [AWGN.cpp:17]   --->   Operation 276 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_31 : Operation 277 [1/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [AWGN.cpp:19]   --->   Operation 277 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 278 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i64 %din, i64 0, i64 %j_cast" [AWGN.cpp:19]   --->   Operation 278 'getelementptr' 'din_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 279 [2/2] (0.71ns)   --->   "%din_load = load i3 %din_addr" [AWGN.cpp:19]   --->   Operation 279 'load' 'din_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 31> <Delay = 36.8>
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:470->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 280 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin2_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 281 'specregionend' 'rend72_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 282 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 283 [1/1] (0.00ns)   --->   "%rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 283 'specregionend' 'rend68_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:447->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 284 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "%rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin8_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 285 'specregionend' 'rend80_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:444->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 286 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin1_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 287 'specregionend' 'rend78_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 288 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "%rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin3_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 289 'specregionend' 'rend76_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 290 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 290 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 291 [1/1] (0.00ns)   --->   "%rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 291 'specregionend' 'rend66_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 292 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 292 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 293 [1/1] (0.00ns)   --->   "%rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 293 'specregionend' 'rend62_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 294 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 294 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 295 [1/1] (0.00ns)   --->   "%rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin10_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 295 'specregionend' 'rend60_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 296 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 296 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "%rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin11_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 297 'specregionend' 'rend56_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 298 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin12_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 299 'specregionend' 'rend54_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 300 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 301 [1/1] (0.00ns)   --->   "%rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin13_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 301 'specregionend' 'rend50_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 302 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 302 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 303 [1/1] (0.00ns)   --->   "%rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin14_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 303 'specregionend' 'rend46_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 304 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 304 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 305 [1/1] (0.00ns)   --->   "%rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin15_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 305 'specregionend' 'rend42_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 306 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.00ns)   --->   "%rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 307 'specregionend' 'rend40_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 308 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 308 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 309 [1/1] (0.00ns)   --->   "%rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin18_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 309 'specregionend' 'rend36_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 310 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:509->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 310 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 311 [1/1] (0.00ns)   --->   "%rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin20_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 311 'specregionend' 'rend34_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 312 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:509->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 312 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 313 [1/1] (0.00ns)   --->   "%rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin21_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 313 'specregionend' 'rend32_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 314 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 314 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 315 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin22_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 315 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 316 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 316 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 317 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin23_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 317 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 318 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 318 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 319 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin19_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 319 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 320 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin17_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 321 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 322 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin9_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 323 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:528->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 324 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 325 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 326 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin24_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 327 'specregionend' 'rend84_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:528->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 328 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin25_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 329 'specregionend' 'rend70_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 330 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 331 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 332 [1/2] (0.71ns)   --->   "%din_load = load i3 %din_addr" [AWGN.cpp:19]   --->   Operation 332 'load' 'din_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 333 [1/1] (35.4ns)   --->   "%add = dadd i64 %div, i64 %din_load" [AWGN.cpp:19]   --->   Operation 333 'dadd' 'add' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i64 %dout, i64 0, i64 %j_cast" [AWGN.cpp:19]   --->   Operation 334 'getelementptr' 'dout_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.71ns)   --->   "%store_ln19 = store i64 %add, i3 %dout_addr" [AWGN.cpp:19]   --->   Operation 335 'store' 'store_ln19' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 336 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 33 <SV = 4> <Delay = 0.00>
ST_33 : Operation 337 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [AWGN.cpp:22]   --->   Operation 337 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 60ns, clock uncertainty: 16.2ns.

 <State 1>: 1.99ns
The critical path consists of the following:
	'alloca' operation ('rngMT19937ICN.uniformRNG.mt_odd_0.V', AWGN.cpp:12) [8]  (0 ns)
	'call' operation ('call_ret', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143) to 'seedInitialization' [12]  (1.99 ns)

 <State 2>: 1.58ns
The critical path consists of the following:
	'call' operation ('call_ret', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143) to 'seedInitialization' [12]  (1.2 ns)
	'store' operation ('store_ln17', AWGN.cpp:17) of variable 'rngMT19937ICN.uniformRNG.x_k_p_1.V', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143 on local variable '__Val2__' [17]  (0.387 ns)

 <State 3>: 1.9ns
The critical path consists of the following:
	'load' operation ('j') on local variable 'j' [24]  (0 ns)
	'add' operation ('addr_head_p_3.V') [38]  (0.708 ns)
	'getelementptr' operation ('this_uniformRNG_mt_odd_0_V_addr_2', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739) [58]  (0 ns)
	'load' operation ('this_uniformRNG_mt_odd_0_V_load_1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739) on array 'rngMT19937ICN.uniformRNG.mt_odd_0.V', AWGN.cpp:12 [59]  (1.2 ns)

 <State 4>: 37ns
The critical path consists of the following:
	'load' operation ('__Val2__') on local variable '__Val2__' [25]  (0 ns)
	'xor' operation ('ret') [47]  (0.227 ns)
	'xor' operation ('pre_result.V') [79]  (0.21 ns)
	'xor' operation ('pre_result.V') [90]  (0.21 ns)
	'xor' operation ('pre_result.V') [95]  (0.21 ns)
	'xor' operation ('pre_result.V') [98]  (0.21 ns)
	'cttz' operation ('l') [101]  (0 ns)
	'sub' operation ('sub_ln947') [103]  (0.88 ns)
	'add' operation ('lsb_index') [104]  (0.88 ns)
	'shl' operation ('shl_ln952') [112]  (0 ns)
	'or' operation ('or_ln952_5') [113]  (0 ns)
	'and' operation ('and_ln952') [114]  (0 ns)
	'icmp' operation ('icmp_ln952') [115]  (1.05 ns)
	'select' operation ('select_ln949') [124]  (0 ns)
	'select' operation ('select_ln961') [128]  (0.278 ns)
	'add' operation ('m') [131]  (1.15 ns)
	'select' operation ('tmp_uniform') [141]  (0.411 ns)
	'dsub' operation ('tmp', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [162]  (31.3 ns)

 <State 5>: 39.2ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln443_4', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [146]  (0.981 ns)
	'or' operation ('or_ln443', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [147]  (0.122 ns)
	'and' operation ('and_ln443', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [149]  (0.122 ns)
	'select' operation ('tmp', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [165]  (0.411 ns)
	'dlog' operation ('t1', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (37.6 ns)

 <State 6>: 37.6ns
The critical path consists of the following:
	'dlog' operation ('t1', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (37.6 ns)

 <State 7>: 36ns
The critical path consists of the following:
	'dmul' operation ('t2', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [171]  (36 ns)

 <State 8>: 40.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln456', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [175]  (0.289 ns)
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (40.4 ns)

 <State 9>: 40.4ns
The critical path consists of the following:
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (40.4 ns)

 <State 10>: 40.8ns
The critical path consists of the following:
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (40.4 ns)
	'select' operation ('z', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [178]  (0.411 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	'select' operation ('p1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [180]  (0.411 ns)
	'dmul' operation ('t4', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [191]  (36 ns)

 <State 12>: 31.3ns
The critical path consists of the following:
	'select' operation ('p2', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [181]  (0 ns)
	'dadd' operation ('t5', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [195]  (31.3 ns)

 <State 13>: 36ns
The critical path consists of the following:
	'dmul' operation ('t6', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [199]  (36 ns)

 <State 14>: 31.3ns
The critical path consists of the following:
	'select' operation ('p3', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [182]  (0 ns)
	'dadd' operation ('t7', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [203]  (31.3 ns)

 <State 15>: 36ns
The critical path consists of the following:
	'dmul' operation ('t8', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [207]  (36 ns)

 <State 16>: 31.3ns
The critical path consists of the following:
	'select' operation ('p4', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [183]  (0 ns)
	'dadd' operation ('t9', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [211]  (31.3 ns)

 <State 17>: 36ns
The critical path consists of the following:
	'dmul' operation ('t10', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [215]  (36 ns)

 <State 18>: 31.7ns
The critical path consists of the following:
	'dadd' operation ('f2', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [264]  (31.3 ns)
	'select' operation ('f2', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [267]  (0.411 ns)

 <State 19>: 36ns
The critical path consists of the following:
	'dmul' operation ('t12', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [223]  (36 ns)

 <State 20>: 31.3ns
The critical path consists of the following:
	'select' operation ('p6', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [185]  (0 ns)
	'dadd' operation ('f1_1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [227]  (31.3 ns)

 <State 21>: 36.5ns
The critical path consists of the following:
	'dmul' operation ('f1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [231]  (36 ns)
	'select' operation ('f1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [234]  (0.411 ns)

 <State 22>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [276]  (26.2 ns)

 <State 23>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [276]  (26.2 ns)

 <State 24>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [276]  (26.2 ns)

 <State 25>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [276]  (26.2 ns)

 <State 26>: 26.6ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [276]  (26.2 ns)
	'select' operation ('result', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [281]  (0.411 ns)

 <State 27>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', AWGN.cpp:19) [282]  (26.2 ns)

 <State 28>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', AWGN.cpp:19) [282]  (26.2 ns)

 <State 29>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', AWGN.cpp:19) [282]  (26.2 ns)

 <State 30>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', AWGN.cpp:19) [282]  (26.2 ns)

 <State 31>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', AWGN.cpp:19) [282]  (26.2 ns)

 <State 32>: 36.9ns
The critical path consists of the following:
	'load' operation ('din_load', AWGN.cpp:19) on array 'din' [284]  (0.714 ns)
	'dadd' operation ('add', AWGN.cpp:19) [285]  (35.4 ns)
	'store' operation ('store_ln19', AWGN.cpp:19) of variable 'add', AWGN.cpp:19 on array 'dout' [287]  (0.714 ns)

 <State 33>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
