(S (NP (NP (NNP Post-Silicon)) (NP (JJ Tunable) (-LRB- -LRB-) (NN PST) (-RRB- -RRB-) (NN clock) (NNS buffers))) (VP (VBP are) (ADVP (RB widely)) (VP (VBN used) (PP (IN in) (NP (NML (JJ high) (NN performance)) (NNS designs))) (S (VP (TO to) (VP (VB counter) (NP (NN process) (NNS variations))))))) (. .))
(S (PP (IN By) (S (VP (VBG allowing) (NP (NP (NN delay) (NN compensation)) (PP (IN between) (NP (JJ consecutive) (NN register) (NNS stages))))))) (, ,) (NP (NN PST) (NNS buffers)) (VP (MD can) (ADVP (RB effectively)) (VP (VB improve) (NP (NP (DT the) (NN yield)) (PP (IN of) (NP (JJ digital) (NNS circuits)))))) (. .))
(S (PP (IN To) (NP (NN date))) (, ,) (NP (NP (DT the) (NN evaluation)) (PP (IN of) (NP (NP (VBG manufacturing) (NN yield)) (PP (IN in) (NP (NP (DT the) (NN presence)) (PP (IN of) (NP (NN PST) (NNS buffers)))))))) (VP (VBZ is) (ADJP (RB only) (JJ possible)) (S (VP (VBG using) (NP (NML (NNP Monte) (NNP Carlo)) (NN simulation))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VP (VBP propose) (NP (DT an) (JJ alternative) (NN method)) (PP (VBN based) (PP (IN on) (NP (NP (NP (NN graph) (NNS transformations)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (JJ much)) (ADVP (RBR faster))))) (, ,)) (NP-TMP (QP (JJR more) (IN than) (CD 1000)) (NNS times)))))) (, ,) (CC and) (VP (VBZ computes) (NP (DT a) (JJ parametric) (NN minimum) (NN clock) (NN period)))) (. .))
(S (NP (PRP It)) (ADVP (RB also)) (VP (VBZ identifies) (NP (NP (DT the) (NNS gates)) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADJP (RBS most) (JJ critical) (PP (IN to) (NP (DT the) (NN circuit) (NN performance)))) (, ,) (S (ADVP (RB therefore)) (VP (VBG enabling) (NP (DT a) (NML (JJ fast) (NN analysis) (HYPH -) (NN optimization)) (NN flow))))))))) (. .))
