
---------- Begin Simulation Statistics ----------
final_tick                               1447874023500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   102590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14086.19                       # Real time elapsed on the host
host_tick_rate                              102786774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440893951                       # Number of instructions simulated
sim_ops                                    1445098972                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.447874                       # Number of seconds simulated
sim_ticks                                1447874023500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.145386                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168128919                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190740464                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15443492                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258722524                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21333253                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22047477                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          714224                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327936835                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148234                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050461                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9378446                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654994                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31253324                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40496828                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518080                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571836                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2035195262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614964                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.365933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1427904816     70.16%     70.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    363051114     17.84%     88.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84295339      4.14%     92.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82147160      4.04%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26506415      1.30%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8949210      0.44%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4924926      0.24%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6162958      0.30%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31253324      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2035195262                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112885                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818119                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697269                       # Number of loads committed
system.cpu0.commit.membars                    2104071                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104077      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530627     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833128      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747722     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256397     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571836                       # Class of committed instruction
system.cpu0.commit.refs                     536004147                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518080                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571836                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.307346                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.307346                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            281816868                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6087390                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166907384                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1308911761                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               846239723                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                906788913                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9384034                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13505672                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3668827                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327936835                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232545523                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1204349656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6690240                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1329739185                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          129                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30898202                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113655                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         828099350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189462172                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.460854                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2047898365                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.649834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901238                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1109128420     54.16%     54.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               697077221     34.04%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               123660137      6.04%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96959624      4.73%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16337732      0.80%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2455633      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174264      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     418      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104916      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2047898365                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      837479570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9452199                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               318856305                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.446277                       # Inst execution rate
system.cpu0.iew.exec_refs                   559300465                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149903583                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218059788                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            406785518                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056771                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4480106                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           150337671                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1292034815                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            409396882                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5103773                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1287679004                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1025108                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4211008                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9384034                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6472977                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       368418                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22031485                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33375                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4227                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4521943                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18088249                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3030793                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4227                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       407267                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9044932                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                592116910                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1278878736                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838643                       # average fanout of values written-back
system.cpu0.iew.wb_producers                496574561                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.443227                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1278946282                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1579896551                       # number of integer regfile reads
system.cpu0.int_regfile_writes              820254768                       # number of integer regfile writes
system.cpu0.ipc                              0.433398                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.433398                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106136      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715232142     55.33%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848367      0.92%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100394      0.16%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           412486278     31.91%     88.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149009409     11.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1292782777                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1788373                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001383                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 350789     19.61%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1167539     65.28%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               270035     15.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1292464959                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4635385909                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1278878685                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1332501669                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1288873854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1292782777                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160961                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40462976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           133723                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12932359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2047898365                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.631273                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.854067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1145003042     55.91%     55.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          611205472     29.85%     85.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          207745102     10.14%     95.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           73507287      3.59%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8359998      0.41%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             883247      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             773989      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             296745      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             123483      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2047898365                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.448046                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9573543                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          810685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           406785518                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          150337671                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2071                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2885377935                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10370114                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              232856568                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543506                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7603629                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               856955969                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12166367                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12123                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1601204587                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1304788990                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          841735195                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                898973209                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29211078                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9384034                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             49556576                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41191685                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1601204543                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172009                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6259                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17847897                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6235                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3295984225                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2596856395                       # The number of ROB writes
system.cpu0.timesIdled                       27434922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2038                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.189751                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12341498                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14487069                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1799226                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18030601                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669104                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         681728                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12624                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21059276                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41854                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050234                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1329302                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16226936                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2050943                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11093478                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67670247                       # Number of instructions committed
system.cpu1.commit.committedOps              68720693                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    305071391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225261                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942316                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    276436016     90.61%     90.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14399263      4.72%     95.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5183259      1.70%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4022233      1.32%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1114335      0.37%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       494997      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1044071      0.34%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       326274      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2050943      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    305071391                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074586                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65705382                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750518                       # Number of loads committed
system.cpu1.commit.membars                    2100541                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100541      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43595935     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17800752     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223321      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68720693                       # Class of committed instruction
system.cpu1.commit.refs                      23024085                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67670247                       # Number of Instructions Simulated
system.cpu1.committedOps                     68720693                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.555694                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.555694                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            246771356                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               498876                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11669545                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84353587                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16583054                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39960398                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1330792                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1233041                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2715007                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21059276                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14693901                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    288692925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               327619                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88350469                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3601432                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068311                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16866965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13010602                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286587                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         307360607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.715707                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               250062611     81.36%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36507424     11.88%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12017012      3.91%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7027415      2.29%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1217444      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  265023      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262728      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     944      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           307360607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         924336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1394248                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17814405                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247877                       # Inst execution rate
system.cpu1.iew.exec_refs                    25972492                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6629866                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203349160                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19713803                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051139                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1378776                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6980573                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79789718                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19342626                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1313072                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76416900                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1071569                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3721039                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1330792                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6011497                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        97785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          717552                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32348                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2049                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10647                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2963285                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       707006                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2049                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404133                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990115                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43878566                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75235247                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820728                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36012386                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.244045                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75287397                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97050874                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50414224                       # number of integer regfile writes
system.cpu1.ipc                              0.219506                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219506                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100760      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49247981     63.36%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20730863     26.67%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5650213      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77729972                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1580859                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020338                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 333121     21.07%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                980603     62.03%     83.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               267131     16.90%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77210055                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464542341                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75235235                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90860186                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76637937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77729972                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151781                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11069024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           140959                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5003148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    307360607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252895                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.728631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          259685399     84.49%     84.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30287839      9.85%     94.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10477380      3.41%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3576566      1.16%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2065919      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             491672      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             507619      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             155779      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112434      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      307360607                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.252137                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7380613                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          896290                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19713803                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6980573                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu1.numCycles                       308284943                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2587446742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              216675749                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45682413                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6991551                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18701010                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2854570                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22582                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105754563                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82795758                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55400108                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39952159                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20631636                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1330792                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30675633                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9717695                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105754551                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25264                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               875                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14801139                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           875                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   382833540                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161923787                       # The number of ROB writes
system.cpu1.timesIdled                          67565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            82.899339                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13851144                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16708389                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3085689                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22763076                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            616581                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         733305                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          116724                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25889352                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31430                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050209                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1920496                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15100121                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2014494                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       31796041                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64183445                       # Number of instructions committed
system.cpu2.commit.committedOps              65233868                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    289295549                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.225492                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.943331                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262046148     90.58%     90.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13696198      4.73%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5012617      1.73%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3884440      1.34%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       979429      0.34%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       461751      0.16%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       886611      0.31%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       313861      0.11%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2014494      0.70%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    289295549                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013211                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62335135                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861090                       # Number of loads committed
system.cpu2.commit.membars                    2100508                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100508      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41191018     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911299     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030899      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65233868                       # Class of committed instruction
system.cpu2.commit.refs                      21942210                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64183445                       # Number of Instructions Simulated
system.cpu2.committedOps                     65233868                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.603865                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.603865                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            216908790                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1189238                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12770094                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             105230129                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21478050                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 51374219                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1921763                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1842101                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2916102                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25889352                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 19127305                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    269190265                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               318638                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     118901844                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6173912                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.087614                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          22321690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14467725                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.402386                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294598924                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.414696                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.864360                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               219268509     74.43%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                46602614     15.82%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16757097      5.69%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8144746      2.76%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2404309      0.82%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  529502      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  891926      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294598924                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         892975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1979137                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18798399                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.258352                       # Inst execution rate
system.cpu2.iew.exec_refs                    24662352                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6408334                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              177428294                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25431788                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2284726                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1634335                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9205615                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           97007211                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18254018                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1295552                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76341029                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1043774                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3722694                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1921763                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5770532                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        97755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          626027                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27476                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1863                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12608                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9570698                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3124495                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1863                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       478113                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1501024                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43902668                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75268334                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.809976                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35560117                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.254722                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75316586                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                97976581                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49652314                       # number of integer regfile writes
system.cpu2.ipc                              0.217209                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217209                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100721      2.71%      2.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50491045     65.04%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19610846     25.26%     93.00% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5433821      7.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77636581                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1549946                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019964                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 329010     21.23%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                954128     61.56%     82.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               266804     17.21%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77085790                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         451548560                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75268322                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        128781798                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  90101921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77636581                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6905290                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       31773342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           126556                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3753926                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21808220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294598924                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.263533                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.734954                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246045770     83.52%     83.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31907266     10.83%     94.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9814872      3.33%     97.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3537006      1.20%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2065826      0.70%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             494407      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             484811      0.16%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147380      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101586      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294598924                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.262737                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         14090225                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2135800                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25431788                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9205615                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       295491899                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2600240004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              189249227                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43488902                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5024791                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                24344191                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2665091                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21301                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            128057925                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             101412386                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           67649067                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 50021139                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20359466                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1921763                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29035870                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                24160165                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       128057913                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26734                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12433980                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           849                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   384309846                       # The number of ROB reads
system.cpu2.rob.rob_writes                  199368187                       # The number of ROB writes
system.cpu2.timesIdled                          69036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.479346                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12632339                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14607348                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2332448                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18590561                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514852                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         526223                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11371                       # Number of indirect misses.
system.cpu3.branchPred.lookups               21534120                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18934                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050186                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1433779                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13565079                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1887918                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151320                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24014292                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58522179                       # Number of instructions committed
system.cpu3.commit.committedOps              59572575                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    260454059                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228726                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.964036                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    236219385     90.70%     90.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12096971      4.64%     95.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4305003      1.65%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3379716      1.30%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       819198      0.31%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       419310      0.16%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1036142      0.40%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       290416      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1887918      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    260454059                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864832                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56821647                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728533                       # Number of loads committed
system.cpu3.commit.membars                    2100472                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100472      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37233583     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778719     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459657      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59572575                       # Class of committed instruction
system.cpu3.commit.refs                      20238388                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58522179                       # Number of Instructions Simulated
system.cpu3.committedOps                     59572575                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.533815                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.533815                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            201722897                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               918497                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11306410                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              89159108                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17217994                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41562944                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1434665                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1405624                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2583895                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   21534120                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16417551                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    243754864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               315915                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      98349532                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4666668                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.081160                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          18434190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13147191                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.370671                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         264522395                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.381963                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.842583                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               201844272     76.31%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                39592672     14.97%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13364977      5.05%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6794406      2.57%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1158146      0.44%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  908566      0.34%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  859134      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           264522395                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         806311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1481290                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16205059                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.256142                       # Inst execution rate
system.cpu3.iew.exec_refs                    22475609                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5722818                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160447396                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             21642001                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2023889                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           983363                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7899592                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           83566499                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16752791                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           965016                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67961940                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                862181                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4005183                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1434665                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6190736                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        92871                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          525031                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23142                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1094                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10655                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6913468                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2389737                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1094                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254569                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1226721                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 40310869                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67069728                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.810092                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32655508                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.252780                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67110769                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                86651340                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44633803                       # number of integer regfile writes
system.cpu3.ipc                              0.220565                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.220565                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100684      3.05%      3.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44064132     63.93%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18037394     26.17%     93.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4724597      6.85%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68926956                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1525830                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022137                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 332071     21.76%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                941567     61.71%     83.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               252188     16.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              68352086                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         404019682                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67069716                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        107561163                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  77496240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68926956                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6070259                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23993923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           117573                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2918939                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16737150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    264522395                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.260571                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.740388                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          221811129     83.85%     83.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28192818     10.66%     94.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8223966      3.11%     97.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3135879      1.19%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1957601      0.74%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             484099      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             480343      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             146868      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89692      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      264522395                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.259779                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11676892                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1776178                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            21642001                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7899592                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       265328706                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2630402232                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              172533782                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39865844                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6190775                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19580791                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2369815                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                17967                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            109440351                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              87160282                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           58240546                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 41001584                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              20844004                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1434665                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29941780                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18374702                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       109440339                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29793                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               926                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13439381                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           923                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   342151734                       # The number of ROB reads
system.cpu3.rob.rob_writes                  171245632                       # The number of ROB writes
system.cpu3.timesIdled                          46413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12349960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24669917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1045653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33553                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52473767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12201491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105713718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12235044                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8624800                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3860255                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8459595                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              916                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            651                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3723623                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3723575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8624800                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            67                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37018282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37018282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1037352320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1037352320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1455                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12350057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12350057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12350057                       # Request fanout histogram
system.membus.respLayer1.occupancy        65726979500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43679346511                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10234410795.275591                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   64570145181.434708                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6e+11-6.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 637473168500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148103852500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1299770171000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     19041779                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        19041779                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     19041779                       # number of overall hits
system.cpu2.icache.overall_hits::total       19041779                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        85526                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         85526                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        85526                       # number of overall misses
system.cpu2.icache.overall_misses::total        85526                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1530341999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1530341999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1530341999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1530341999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     19127305                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     19127305                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     19127305                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     19127305                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004471                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004471                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004471                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004471                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17893.295594                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17893.295594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17893.295594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17893.295594                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        79745                       # number of writebacks
system.cpu2.icache.writebacks::total            79745                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5749                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5749                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5749                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5749                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        79777                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        79777                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        79777                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        79777                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1375537499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1375537499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1375537499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1375537499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004171                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004171                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004171                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004171                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17242.281597                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17242.281597                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17242.281597                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17242.281597                       # average overall mshr miss latency
system.cpu2.icache.replacements                 79745                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     19041779                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       19041779                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        85526                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        85526                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1530341999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1530341999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     19127305                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     19127305                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17893.295594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17893.295594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5749                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5749                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        79777                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        79777                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1375537499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1375537499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004171                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004171                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17242.281597                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17242.281597                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991997                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18741499                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            79745                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           235.017857                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        358041500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991997                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999750                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         38334387                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        38334387                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17212275                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17212275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17212275                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17212275                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5061256                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5061256                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5061256                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5061256                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 649617308372                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 649617308372                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 649617308372                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 649617308372                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22273531                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22273531                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22273531                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22273531                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.227232                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.227232                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.227232                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.227232                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128351.007808                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128351.007808                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128351.007808                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128351.007808                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9437984                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       333160                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           101179                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3871                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.280068                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.065616                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375947                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375947                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4098909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4098909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4098909                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4098909                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962347                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962347                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 117535195315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 117535195315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 117535195315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 117535195315                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122133.903171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122133.903171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122133.903171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122133.903171                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375947                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14340832                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14340832                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2902222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2902222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 302074567500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 302074567500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17243054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17243054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168313                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168313                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104083.894168                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104083.894168                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2364866                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2364866                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537356                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537356                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  59442644500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59442644500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110620.602543                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110620.602543                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2871443                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2871443                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2159034                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2159034                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 347542740872                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 347542740872                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030477                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030477                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.429191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 160971.407061                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 160971.407061                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1734043                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1734043                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424991                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424991                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58092550815                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58092550815                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 136691.249497                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 136691.249497                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3435500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3435500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.419065                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.419065                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 14744.635193                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14744.635193                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          114                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          119                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.214029                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.214029                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10802.521008                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10802.521008                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          217                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1062000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1062000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.428947                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.428947                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6515.337423                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6515.337423                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       920000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       920000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.423684                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.423684                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5714.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5714.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       261500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       261500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634781                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634781                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415428                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415428                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46938676000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46938676000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395567                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395567                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112988.715253                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112988.715253                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415428                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415428                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46523248000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46523248000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395567                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395567                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111988.715253                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111988.715253                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.287764                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19224544                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377647                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.954623                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        358053000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.287764                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883993                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883993                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48027031                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48027031                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11533731473.684210                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   68076364564.894211                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::6e+11-6.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 637473123500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133028635500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1314845388000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     16360815                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16360815                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     16360815                       # number of overall hits
system.cpu3.icache.overall_hits::total       16360815                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56736                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56736                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56736                       # number of overall misses
system.cpu3.icache.overall_misses::total        56736                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1154237500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1154237500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1154237500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1154237500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16417551                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16417551                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16417551                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16417551                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003456                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003456                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003456                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003456                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20344.005570                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20344.005570                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20344.005570                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20344.005570                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52160                       # number of writebacks
system.cpu3.icache.writebacks::total            52160                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4544                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4544                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4544                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4544                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52192                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52192                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1031737000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1031737000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1031737000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1031737000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003179                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003179                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19768.106223                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19768.106223                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19768.106223                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19768.106223                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52160                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     16360815                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16360815                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56736                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56736                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1154237500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1154237500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16417551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16417551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003456                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003456                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20344.005570                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20344.005570                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4544                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4544                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1031737000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1031737000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19768.106223                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19768.106223                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991914                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15812055                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52160                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           303.145226                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        364436500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991914                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999747                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999747                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32887294                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32887294                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15414921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15414921                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15414921                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15414921                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4904926                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4904926                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4904926                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4904926                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 643370707816                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 643370707816                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 643370707816                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 643370707816                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20319847                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20319847                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20319847                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20319847                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241386                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241386                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241386                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241386                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131168.280177                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131168.280177                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131168.280177                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131168.280177                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9429202                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       329266                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            96392                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3835                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    97.821417                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.858149                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255356                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255356                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4006999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4006999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4006999                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4006999                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897927                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897927                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112450126937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112450126937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112450126937                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112450126937                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044190                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044190                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044190                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044190                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125233.038919                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125233.038919                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125233.038919                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125233.038919                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255356                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13029692                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13029692                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2830936                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2830936                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 294425183000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 294425183000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15860628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15860628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178488                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178488                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104002.769049                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104002.769049                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2319107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2319107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511829                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511829                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  57976492000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57976492000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032270                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032270                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113273.167406                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113273.167406                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2385229                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2385229                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2073990                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2073990                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 348945524816                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 348945524816                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459219                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459219                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.465102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.465102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168248.412392                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168248.412392                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1687892                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1687892                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386098                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386098                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54473634937                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54473634937                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086584                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086584                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 141087.586408                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 141087.586408                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          236                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3721500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3721500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.406897                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.406897                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 15769.067797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15769.067797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          115                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1603500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1603500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.208621                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.208621                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13252.066116                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13252.066116                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1208500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1208500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.451128                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.451128                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6713.888889                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6713.888889                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1048500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1048500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.431078                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.431078                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6095.930233                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6095.930233                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       186500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       186500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691126                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691126                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359060                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359060                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39569886000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39569886000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050186                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050186                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341901                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341901                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110204.105163                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110204.105163                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359060                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359060                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39210826000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39210826000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341901                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341901                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109204.105163                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109204.105163                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.706750                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17362279                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256833                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.814309                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        364448000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.706750                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.897086                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.897086                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43998882                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43998882                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    471369318.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   621866702.656738                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        77500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1752734500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1442688961000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5185062500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201790839                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201790839                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201790839                       # number of overall hits
system.cpu0.icache.overall_hits::total      201790839                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30754684                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30754684                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30754684                       # number of overall misses
system.cpu0.icache.overall_misses::total     30754684                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 916463302497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 916463302497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 916463302497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 916463302497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232545523                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232545523                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232545523                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232545523                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132252                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132252                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132252                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132252                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29799.145473                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29799.145473                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29799.145473                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29799.145473                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2438                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.322034                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26392704                       # number of writebacks
system.cpu0.icache.writebacks::total         26392704                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4361947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4361947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4361947                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4361947                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26392737                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26392737                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26392737                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26392737                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 727038499497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 727038499497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 727038499497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 727038499497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113495                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113495                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113495                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113495                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27546.915634                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27546.915634                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27546.915634                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27546.915634                       # average overall mshr miss latency
system.cpu0.icache.replacements              26392704                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201790839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201790839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30754684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30754684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 916463302497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 916463302497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232545523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232545523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132252                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132252                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29799.145473                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29799.145473                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4361947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4361947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26392737                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26392737                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 727038499497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 727038499497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113495                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113495                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27546.915634                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27546.915634                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          228182106                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26392704                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.645651                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491483782                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491483782                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    494242609                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       494242609                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    494242609                       # number of overall hits
system.cpu0.dcache.overall_hits::total      494242609                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     33402833                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      33402833                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     33402833                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33402833                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1398903967156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1398903967156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1398903967156                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1398903967156                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527645442                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527645442                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527645442                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527645442                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.063305                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063305                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.063305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063305                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41879.800050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41879.800050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41879.800050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41879.800050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24024752                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       373978                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           389558                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3976                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.671823                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.058853                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22161775                       # number of writebacks
system.cpu0.dcache.writebacks::total         22161775                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11705471                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11705471                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11705471                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11705471                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21697362                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21697362                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21697362                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21697362                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 482503161386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 482503161386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 482503161386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 482503161386                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041121                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22237.872115                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22237.872115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22237.872115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22237.872115                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22161775                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    355493581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      355493581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25899511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25899511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 842956642500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 842956642500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381393092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381393092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32547.203015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32547.203015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6686675                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6686675                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19212836                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19212836                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 361174667000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 361174667000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18798.612917                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18798.612917                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138749028                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138749028                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7503322                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7503322                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 555947324656                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 555947324656                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252350                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252350                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74093.491477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74093.491477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5018796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5018796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2484526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2484526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 121328494386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 121328494386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.016988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48833.658567                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48833.658567                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2350                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2350                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1813                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1813                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11414000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11414000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435503                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435503                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6295.642581                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6295.642581                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           66                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015854                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015854                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 21136.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21136.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2709000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2709000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074785                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074785                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8911.184211                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8911.184211                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          298                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          298                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2414000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2414000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073309                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073309                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8100.671141                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8100.671141                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        47000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        47000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465747                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465747                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52788477000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52788477000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050461                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050461                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113341.528770                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113341.528770                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465747                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465747                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52322730000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52322730000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443374                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443374                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112341.528770                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112341.528770                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994598                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          516996949                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22162902                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.327132                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994598                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1079571196                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1079571196                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20031324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19854946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              146662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              139244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              130057                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40503015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20031324                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19854946                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76582                       # number of overall hits
system.l2.overall_hits::.cpu1.data             146662                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75928                       # number of overall hits
system.l2.overall_hits::.cpu2.data             139244                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48272                       # number of overall hits
system.l2.overall_hits::.cpu3.data             130057                       # number of overall hits
system.l2.overall_hits::total                40503015                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           6361411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2306401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1307963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1236801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1125427                       # number of demand (read+write) misses
system.l2.demand_misses::total               12349823                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          6361411                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2306401                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4051                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1307963                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3849                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1236801                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3920                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1125427                       # number of overall misses
system.l2.overall_misses::total              12349823                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 475325295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 252258049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    403918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 167402765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    389244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 159784129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    399819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147701554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1203664775000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 475325295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 252258049500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    403918000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 167402765500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    389244000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 159784129000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    399819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147701554500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1203664775000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26392735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22161347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1454625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           79777                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52192                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52852838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26392735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22161347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1454625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          79777                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52192                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52852838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.241029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.104073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.050240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899175                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.048247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.898809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.075107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233664                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.241029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.104073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.050240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899175                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.048247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.898809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.075107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233664                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 74720.104549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109373.022948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99708.220193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127987.386111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101128.604832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 129191.461682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101994.770408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 131240.457622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97464.131672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 74720.104549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109373.022948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99708.220193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127987.386111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101128.604832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 129191.461682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101994.770408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 131240.457622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97464.131672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3860255                       # number of writebacks
system.l2.writebacks::total                   3860255                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1445                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1445                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      6361286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2306340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1307869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1236721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1125360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12348378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      6361286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2306340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1307869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1236721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1125360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12348378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 411703054501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 229190726001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    341532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154317905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    332566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147410611500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    342069500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 136443131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1080081596002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 411703054501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 229190726001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    341532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154317905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    332566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147410611500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    342069500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 136443131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1080081596002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.241024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.104070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.045465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.899111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.044035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.898750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.069417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.896356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.241024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.104070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.045465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.899111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.044035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.898750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.069417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.896356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233637                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 64720.098185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99374.214557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93162.029460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117991.866922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94667.235981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119194.718534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94416.091637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 121243.985480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87467.487309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 64720.098185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99374.214557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93162.029460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117991.866922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94667.235981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119194.718534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94416.091637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 121243.985480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87467.487309                       # average overall mshr miss latency
system.l2.replacements                       24551553                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5718759                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5718759                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5718759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5718759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46684733                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46684733                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46684733                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46684733                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  113                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       132000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       312500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.774194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.425926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.271186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.438596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.437811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6291.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1843.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3551.136364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       484500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       465500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       327500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       517000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1794500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.774194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.425926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.271186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.421053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.432836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20239.130435                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20468.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21541.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20626.436782                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.506494                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.407407                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.448718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       783500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       226500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       248500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1418000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.506494                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.407407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.448718                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20089.743590                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20590.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20708.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20257.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1581884                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            39927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            41405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1700802                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1367314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         854227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         799253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         702783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3723577                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151272745500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109070097000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102571816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  91783400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  454698059500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2949198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5424379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.463622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.957854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.944362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110634.971557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127682.802112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128334.603061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130599.915621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122113.242052                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1367314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       854227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       799253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       702783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3723577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 137599625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100527827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94579286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84755570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 417462309500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.463622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.957854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.944362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100634.986185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117682.802112                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118334.603061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120599.915621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112113.247423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20031324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20232106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      6361411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6373231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 475325295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    403918000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    389244000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    399819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 476518276500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26392735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        79777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26605337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.241029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.050240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.048247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.075107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.239547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 74720.104549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99708.220193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101128.604832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101994.770408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74768.712526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          385                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1143                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      6361286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6372088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 411703054501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    341532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    332566000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    342069500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 412719222001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.241024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.045465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.044035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.069417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.239504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 64720.098185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93162.029460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94667.235981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94416.091637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64769.855972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18273062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       109076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        99317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        88652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18570107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       939087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       453736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       437548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       422644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2253015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 100985304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  58332668500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57212312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55918154000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 272448439000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19212149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20823122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.806195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.815006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.826613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107535.621300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128560.811794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 130756.654127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132305.566860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120926.154065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           94                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           80                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           67                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          302                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       939026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       453642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       437468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       422577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2252713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  91591100501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53790078000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  52831325000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51687561000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 249900064501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.806028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.814857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97538.407351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118573.848982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 120766.147467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122315.130734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110932.934866                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              67                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            69                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.960784                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.971014                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           67                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       948500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       196500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        78000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1300000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.960784                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.971014                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19357.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19650                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19402.985075                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999934                       # Cycle average of tags in use
system.l2.tags.total_refs                   105197156                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24551555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.284745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.774745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.967882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.002282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.188272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.245336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.112245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.231408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.185838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.291928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.621480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.328161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 866605667                       # Number of tag accesses
system.l2.tags.data_accesses                866605667                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     407122240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     147605696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        234624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83703616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        224832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79150144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        231872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72023040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          790296064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    407122240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       234624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       224832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       231872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     407813568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247056320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247056320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        6361285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2306339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1307869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1236721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1125360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12348376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3860255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3860255                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        281186231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101946505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           162047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57811394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           155284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54666458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           160147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         49743996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545832062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    281186231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       162047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       155284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       160147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        281663709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170633851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170633851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170633851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       281186231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101946505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          162047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57811394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          155284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54666458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          160147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        49743996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            716465913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3735183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   6361285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2180202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1302705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1229810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1116722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008365022750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231449                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25188741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3515857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12348376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3860255                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12348376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3860255                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 146850                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125072                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            347897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            353027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            388173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            538319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            361667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4564991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            360774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            356064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            353240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            347302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           368129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           346874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           354182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           350353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2460528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233555                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 342752971000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61007630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            571531583500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28090.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46840.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7775138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1628066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12348376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3860255                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7770750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1735259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1029857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  512274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  180094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  141052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  158775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  178760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  131484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  75782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 151258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 246464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 236523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 236189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 237204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  29456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  29318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  23212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  22886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6533475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.110777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.554054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.611173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4806862     73.57%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       972576     14.89%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        71558      1.10%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36617      0.56%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55941      0.86%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       148925      2.28%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       164219      2.51%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20088      0.31%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       256689      3.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6533475                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.717977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.143286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    331.001881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231444    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231449                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.138169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.129254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216727     93.64%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1588      0.69%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10137      4.38%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2129      0.92%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              665      0.29%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              162      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              780897664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9398400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239050432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               790296064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247056320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       539.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1447874005500                       # Total gap between requests
system.mem_ctrls.avgGap                      89327.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    407122240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139532928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       234624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83373120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       224832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78707840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       231872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71470208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239050432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 281186231.255014955997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96370903.638910397887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 162047.247337744629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57583131.299268037081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 155284.228013501619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54360972.517302706838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 160146.529488447588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 49362172.979132808745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165104441.491487264633                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      6361285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2306339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1307869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1236721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1125360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3860255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 150722146500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 134712005500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    187142000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99888555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    184637750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95962954500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    189677500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  89684464000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 34981978820000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     23693.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58409.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51048.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76375.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52558.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77594.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52353.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79694.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9062090.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22134828240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11764928835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35204583960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9753188940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     114293537280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     639173407920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17732334240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       850056809415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.106886                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  39928222000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  48347520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1359598281500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24514254660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13029608790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51914311680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9744361920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     114293537280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     649404508920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9116670240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       872017253490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.274258                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17379694250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  48347520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1382146809250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9510148047.794117                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62436448315.799866                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 637473537000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154493889000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1293380134500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14605491                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14605491                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14605491                       # number of overall hits
system.cpu1.icache.overall_hits::total       14605491                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88410                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88410                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88410                       # number of overall misses
system.cpu1.icache.overall_misses::total        88410                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1571140500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1571140500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1571140500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1571140500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14693901                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14693901                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14693901                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14693901                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17771.072277                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17771.072277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17771.072277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17771.072277                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80601                       # number of writebacks
system.cpu1.icache.writebacks::total            80601                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7777                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7777                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7777                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7777                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80633                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80633                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1399444500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1399444500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1399444500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1399444500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005488                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005488                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005488                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005488                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17355.729044                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17355.729044                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17355.729044                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17355.729044                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80601                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14605491                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14605491                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1571140500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1571140500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14693901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14693901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17771.072277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17771.072277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7777                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7777                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1399444500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1399444500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17355.729044                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17355.729044                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992125                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14260444                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80601                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.926390                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        351559500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992125                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999754                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999754                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29468435                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29468435                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18259859                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18259859                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18259859                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18259859                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5198227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5198227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5198227                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5198227                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 658743162002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 658743162002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 658743162002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 658743162002                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23458086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23458086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23458086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23458086                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221596                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126724.585518                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126724.585518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126724.585518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126724.585518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9673452                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       309077                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           101927                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3859                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.905687                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.092511                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1454554                       # number of writebacks
system.cpu1.dcache.writebacks::total          1454554                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4188254                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4188254                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4188254                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4188254                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009973                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 121640864455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 121640864455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 121640864455                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 121640864455                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120439.719136                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120439.719136                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120439.719136                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120439.719136                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1454554                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15268248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15268248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2966927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2966927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 300474582000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 300474582000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18235175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18235175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162704                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162704                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101274.679829                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101274.679829                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2403597                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2403597                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       563330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       563330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  60728911500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60728911500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030892                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030892                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107803.439369                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107803.439369                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2991611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2991611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2231300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2231300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 358268580002                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358268580002                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5222911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5222911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160564.953167                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160564.953167                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1784657                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1784657                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446643                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446643                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60911952955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60911952955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085516                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085516                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 136377.269889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136377.269889                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3304500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3304500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.448087                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.448087                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 13432.926829                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13432.926829                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.227687                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.227687                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11860                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11860                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       922500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       922500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438547                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438547                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5875.796178                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5875.796178                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       782500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       782500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5114.379085                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5114.379085                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       288500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       288500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       275500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       275500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603795                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603795                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50690050000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50690050000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425085                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425085                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113543.059634                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113543.059634                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50243611000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50243611000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425085                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425085                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112543.059634                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112543.059634                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.782895                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20319379                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1456274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.952992                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        351571000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.782895                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50474755                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50474755                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1447874023500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47431100                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9579014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47134081                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20691298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1028                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1765                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5427896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5427894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26605339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20825762                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           69                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           69                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79178175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66486751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       241867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4365965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       239299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4130149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       156544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3768229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158566979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378268032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2836679552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10318976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186187456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10209408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176127488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6678528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160693760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6765163200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24559167                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247453504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77412431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417739                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64510949     83.33%     83.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12482612     16.12%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  99716      0.13%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 295345      0.38%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  23809      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77412431                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105709716964                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2068169055                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         119903960                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1886813353                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78496521                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33246079561                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39599986189                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2186170920                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         121221376                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1493692346000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 990950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                   993738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1557.49                       # Real time elapsed on the host
host_tick_rate                               29418043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543395690                       # Number of instructions simulated
sim_ops                                    1547736769                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045818                       # Number of seconds simulated
sim_ticks                                 45818322500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.975060                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15157496                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15314460                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1594126                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18882671                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21664                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35602                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13938                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18989096                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6697                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2191                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1580264                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7215586                       # Number of branches committed
system.cpu0.commit.bw_lim_events               346590                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          65574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25924113                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26524151                       # Number of instructions committed
system.cpu0.commit.committedOps              26553856                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78218414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339483                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.935206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63005632     80.55%     80.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9886436     12.64%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2991897      3.83%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       781037      1.00%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       637338      0.81%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420666      0.54%     99.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       126613      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22205      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       346590      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78218414                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44174                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26491255                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5559432                       # Number of loads committed
system.cpu0.commit.membars                      44679                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        45102      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18154425     68.37%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4755      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5561223     20.94%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2784920     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26553856                       # Class of committed instruction
system.cpu0.commit.refs                       8346765                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26524151                       # Number of Instructions Simulated
system.cpu0.committedOps                     26553856                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.385077                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.385077                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30960880                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14363                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13307964                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57720617                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7254517                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41795979                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1582147                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26216                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               615325                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18989096                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4696868                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74103012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                40012                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          460                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65803310                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3192018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.211492                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6509241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15179160                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.732888                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82208848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.802282                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.772357                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30648977     37.28%     37.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39794002     48.41%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9559859     11.63%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2053408      2.50%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50140      0.06%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14333      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   43696      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9108      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35325      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82208848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1866                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1346                       # number of floating regfile writes
system.cpu0.idleCycles                        7577441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1826858                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11928614                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.500096                       # Inst execution rate
system.cpu0.iew.exec_refs                    15375953                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4496231                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22905408                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10790973                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             36487                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           998329                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5683296                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52465359                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10879722                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1135805                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44901770                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34822                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1874588                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1582147                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2030355                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        70936                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5226                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5231541                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2895963                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           219                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       836323                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        990535                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22176156                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41540604                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739364                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16396254                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.462661                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42463020                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65155712                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26038254                       # number of integer regfile writes
system.cpu0.ipc                              0.295414                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.295414                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            46795      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30273039     65.76%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5586      0.01%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1357      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10979278     23.85%     89.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4729330     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            421      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46037575                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2217                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4411                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2170                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2281                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     374119                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008126                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 300650     80.36%     80.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    67      0.02%     80.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.01%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47132     12.60%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26187      7.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46362682                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         174891690                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41538434                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78374778                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52359411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46037575                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             105948                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25911505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           237984                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         40374                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15723431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82208848                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.560008                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.890218                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49744287     60.51%     60.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23978419     29.17%     89.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5742263      6.98%     96.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1308265      1.59%     98.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             961893      1.17%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             129478      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             268172      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62727      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13344      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82208848                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.512746                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            54684                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            7208                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10790973                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5683296                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3924                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89786289                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1850362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25373097                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16547691                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                195174                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8853539                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                595189                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  863                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83273304                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55545012                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33597133                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40396794                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                958209                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1582147                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2251976                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17049446                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1914                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83271390                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3751295                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             34363                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1442299                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         34573                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130329734                       # The number of ROB reads
system.cpu0.rob.rob_writes                  108946559                       # The number of ROB writes
system.cpu0.timesIdled                          76662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1693                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.435616                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15231487                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15317939                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1531957                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18629392                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10029                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12614                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2585                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18684321                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1013                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1941                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1515231                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7049104                       # Number of branches committed
system.cpu1.commit.bw_lim_events               340227                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          70599                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25319153                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25493669                       # Number of instructions committed
system.cpu1.commit.committedOps              25527157                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74421756                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.343007                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.938587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59768020     80.31%     80.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9537842     12.82%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2845837      3.82%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       837948      1.13%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       556450      0.75%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397414      0.53%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       117015      0.16%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21003      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       340227      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74421756                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11557                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25466771                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5427321                       # Number of loads committed
system.cpu1.commit.membars                      50264                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        50264      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17667007     69.21%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5429262     21.27%     90.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380204      9.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25527157                       # Class of committed instruction
system.cpu1.commit.refs                       7809466                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25493669                       # Number of Instructions Simulated
system.cpu1.committedOps                     25527157                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.125203                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.125203                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29433281                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                17049                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13305410                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55904362                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5866950                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40913672                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1516249                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                33655                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               582979                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18684321                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4563193                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71802073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28164                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      64028138                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3065950                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.234513                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4978067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15241516                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.803638                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78313131                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.821847                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.779697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28011566     35.77%     35.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38991376     49.79%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9131605     11.66%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1987006      2.54%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   30758      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6156      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  118907      0.15%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7465      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28292      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78313131                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1359748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1756974                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11691378                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.545255                       # Inst execution rate
system.cpu1.iew.exec_refs                    14575369                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3935109                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22671601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10559716                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             44194                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           934131                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5066332                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50832922                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10640260                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1065632                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43442021                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 30042                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1449825                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1516249                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1605524                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             120                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5132395                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2684187                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771475                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985499                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21719543                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40190094                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740488                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16083064                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.504439                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41083498                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62965320                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25435631                       # number of integer regfile writes
system.cpu1.ipc                              0.319979                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.319979                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51267      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29607974     66.52%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 275      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10734706     24.12%     90.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4113151      9.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44507653                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     347901                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007817                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 304322     87.47%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 41944     12.06%     99.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1635      0.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44804287                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167907757                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40190094                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76138702                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50707364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44507653                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             125558                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25305765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           231419                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54959                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15264214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78313131                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.568329                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.893277                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46920032     59.91%     59.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23151783     29.56%     89.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5600716      7.15%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1285310      1.64%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             913804      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              96612      0.12%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             267694      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63372      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13808      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78313131                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558630                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            45086                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1401                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10559716                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5066332                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1003                       # number of misc regfile reads
system.cpu1.numCycles                        79672879                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11872272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24708348                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16071144                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                194551                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7391761                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                644795                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  669                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80531668                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53768606                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32816922                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39562108                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 21784                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1516249                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1357940                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16745778                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80531668                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3776725                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             43305                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1209142                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         43329                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124921963                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105584173                       # The number of ROB writes
system.cpu1.timesIdled                          15898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.705842                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15457949                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15503554                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1350690                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17743855                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8075                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13162                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5087                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17801824                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1032                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1860                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1324668                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7057000                       # Number of branches committed
system.cpu2.commit.bw_lim_events               417894                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          75768                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24158515                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25350470                       # Number of instructions committed
system.cpu2.commit.committedOps              25386542                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73879355                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.343622                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974301                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59760397     80.89%     80.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9209727     12.47%     93.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2483815      3.36%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       971863      1.32%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       394035      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       497464      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       122136      0.17%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22024      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       417894      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73879355                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11546                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25322202                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5434560                       # Number of loads committed
system.cpu2.commit.membars                      54144                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        54144      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17677756     69.63%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5436420     21.41%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2217802      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25386542                       # Class of committed instruction
system.cpu2.commit.refs                       7654222                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25350470                       # Number of Instructions Simulated
system.cpu2.committedOps                     25386542                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.112047                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.112047                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29974675                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                26270                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13554284                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54070517                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6327896                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39337637                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1325682                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                63117                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               597879                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17801824                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5407116                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70350402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32783                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61754831                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2703408                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225648                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5861656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15466024                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.782778                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77563769                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.798815                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.761227                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28835823     37.18%     37.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37605064     48.48%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9400845     12.12%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1595165      2.06%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24663      0.03%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   12740      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   52188      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6887      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   30394      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77563769                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1328085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1543950                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11487183                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540811                       # Inst execution rate
system.cpu2.iew.exec_refs                    14226654                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3656358                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22656968                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10387081                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42651                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           751095                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4520103                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49532554                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10570296                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943361                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42665619                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35744                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1405714                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1325682                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1573694                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62538                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              62                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4952521                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2300441                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589409                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        954541                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21413318                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39505822                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735352                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15746322                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.500759                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40329536                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61706593                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25161646                       # number of integer regfile writes
system.cpu2.ipc                              0.321332                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321332                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            55145      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29137694     66.82%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 836      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10661983     24.45%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3753042      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43608980                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     400270                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009179                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 340078     84.96%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     84.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 58715     14.67%     99.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1477      0.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43954105                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165418135                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39505822                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73678579                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49404001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43608980                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             128553                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24146012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           236136                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         52785                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14278837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77563769                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.562234                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.906560                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47150743     60.79%     60.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22340075     28.80%     89.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5421298      6.99%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1136674      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1036026      1.34%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              92038      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             309453      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64421      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13041      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77563769                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.552769                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            55892                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            3502                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10387081                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4520103                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1001                       # number of misc regfile reads
system.cpu2.numCycles                        78891854                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12652488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24640256                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16082524                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                198119                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7673051                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                625136                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1021                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77779724                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52108304                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32317586                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38198032                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 58942                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1325682                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1371172                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16235062                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77779724                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4355576                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41276                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1188493                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41360                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123000044                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102774692                       # The number of ROB writes
system.cpu2.timesIdled                          15652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.759176                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14546475                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14581591                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1001426                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15893163                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10110                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12185                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2075                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15950356                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1939                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           970910                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7049823                       # Number of branches committed
system.cpu3.commit.bw_lim_events               711830                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20771195                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25133449                       # Number of instructions committed
system.cpu3.commit.committedOps              25170242                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70403428                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.357514                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.098071                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57817945     82.12%     82.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8091022     11.49%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1859731      2.64%     96.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       932493      1.32%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       260428      0.37%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       582042      0.83%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       119842      0.17%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28095      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       711830      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70403428                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11446                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25104749                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5418426                       # Number of loads committed
system.cpu3.commit.membars                      55217                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55217      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17663091     70.17%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5420365     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031149      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25170242                       # Class of committed instruction
system.cpu3.commit.refs                       7451514                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25133449                       # Number of Instructions Simulated
system.cpu3.committedOps                     25170242                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.978216                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.978216                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30408793                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30742                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12918677                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49459815                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6444910                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35094903                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                971899                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                75591                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               587322                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15950356                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5985237                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     66086087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33873                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      56009053                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2004830                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213090                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6419285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14556585                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.748256                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73507827                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.765561                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.766024                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29519920     40.16%     40.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33336744     45.35%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9477594     12.89%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1021292      1.39%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25605      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7804      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   83342      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6797      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28729      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73507827                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1345007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1137964                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10843106                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.539126                       # Inst execution rate
system.cpu3.iew.exec_refs                    13448591                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3345432                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23108783                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9728411                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45736                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           453090                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3883575                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45928262                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10103159                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           745396                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40355130                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60332                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1353436                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                971899                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1531896                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78234                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              61                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4309985                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1850487                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363805                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        774159                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20725782                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37476393                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723521                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14995540                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.500668                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38125299                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58408407                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23912790                       # number of integer regfile writes
system.cpu3.ipc                              0.335772                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.335772                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56192      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27459657     66.81%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 263      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10187271     24.79%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3396863      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41100526                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     520367                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012661                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 424589     81.59%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 94612     18.18%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1166      0.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41564701                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156446635                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37476393                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66686296                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45792974                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41100526                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             135288                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20758020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           217389                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         58157                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11974513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73507827                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.559131                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.948971                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45703590     62.18%     62.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20228843     27.52%     89.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4839396      6.58%     96.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1003662      1.37%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1113422      1.51%     99.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115313      0.16%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             393873      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89410      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20318      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73507827                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.549084                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            54231                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2192                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9728411                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3883575                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    975                       # number of misc regfile reads
system.cpu3.numCycles                        74852834                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16692687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25038749                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16059143                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                168335                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7454241                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                593135                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1272                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71245196                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47827782                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30110721                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34307099                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 49147                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                971899                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1283924                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14051578                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71245196                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4451915                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             44290                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1230754                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         44330                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115627458                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94987503                       # The number of ROB writes
system.cpu3.timesIdled                          15486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2095454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4156133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       119630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        34673                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2053090                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4334649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2087763                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1611408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931050                       # Transaction distribution
system.membus.trans_dist::WritebackClean           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1129905                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4665                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3354                       # Transaction distribution
system.membus.trans_dist::ReadExReq            475641                       # Transaction distribution
system.membus.trans_dist::ReadExResp           475434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1611408                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6242975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6242975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193145728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193145728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6912                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2095168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2095168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2095168                       # Request fanout histogram
system.membus.respLayer1.occupancy        11097719250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8365881532                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1006                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          504                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12644140.873016                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20303776.142362                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          504    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    103949500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            504                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39445675500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6372647000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5390412                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5390412                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5390412                       # number of overall hits
system.cpu2.icache.overall_hits::total        5390412                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16704                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16704                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16704                       # number of overall misses
system.cpu2.icache.overall_misses::total        16704                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1057561500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1057561500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1057561500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1057561500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5407116                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5407116                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5407116                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5407116                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003089                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003089                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003089                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003089                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63311.871408                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63311.871408                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63311.871408                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63311.871408                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          745                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.391304                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15787                       # number of writebacks
system.cpu2.icache.writebacks::total            15787                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          917                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          917                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          917                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          917                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15787                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15787                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15787                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15787                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    984850000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    984850000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    984850000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    984850000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002920                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002920                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62383.606765                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62383.606765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62383.606765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62383.606765                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15787                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5390412                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5390412                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16704                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16704                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1057561500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1057561500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5407116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5407116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003089                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003089                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63311.871408                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63311.871408                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          917                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15787                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15787                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    984850000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    984850000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62383.606765                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62383.606765                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5786256                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15819                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           365.778874                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10830019                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10830019                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6920352                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6920352                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6920352                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6920352                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5446503                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5446503                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5446503                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5446503                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 464445140045                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 464445140045                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 464445140045                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 464445140045                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12366855                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12366855                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12366855                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12366855                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.440411                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.440411                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.440411                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.440411                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85274.007936                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85274.007936                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85274.007936                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85274.007936                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1551964                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4181879                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19340                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46279                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.246329                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.362346                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497059                       # number of writebacks
system.cpu2.dcache.writebacks::total           497059                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4945977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4945977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4945977                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4945977                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500526                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500526                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55354997483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55354997483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55354997483                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55354997483                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040473                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040473                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040473                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040473                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110593.650446                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110593.650446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110593.650446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110593.650446                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497059                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5478665                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5478665                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4689151                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4689151                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 405844563500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 405844563500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10167816                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10167816                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.461176                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.461176                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86549.689592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86549.689592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4300029                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4300029                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389122                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389122                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43356752000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43356752000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038270                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038270                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111422.001326                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111422.001326                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1441687                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1441687                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       757352                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       757352                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  58600576545                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  58600576545                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2199039                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2199039                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.344401                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.344401                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77375.614701                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77375.614701                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       645948                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       645948                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111404                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111404                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11998245483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11998245483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050660                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050660                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107700.311326                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107700.311326                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          703                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          703                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     17035000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     17035000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.036261                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036261                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24231.863442                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24231.863442                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          546                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          546                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.028163                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028163                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 22265.567766                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22265.567766                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17834                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17834                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          852                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          852                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7413000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7413000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18686                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18686                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.045596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.045596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8700.704225                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8700.704225                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          842                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          842                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6616000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6616000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.045060                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.045060                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7857.482185                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7857.482185                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       754500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       754500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       709500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       709500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          643                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            643                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1217                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1217                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12244000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12244000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1860                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1860                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.654301                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.654301                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10060.805259                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10060.805259                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1216                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1216                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11027000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11027000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.653763                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.653763                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9068.256579                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9068.256579                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.502352                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7462521                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501151                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.890763                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.502352                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25314695                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25314695                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1092                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15342191.956124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30300674.785213                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          547    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    201506000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37426143500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8392179000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5968842                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5968842                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5968842                       # number of overall hits
system.cpu3.icache.overall_hits::total        5968842                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16395                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16395                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16395                       # number of overall misses
system.cpu3.icache.overall_misses::total        16395                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1052983499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1052983499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1052983499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1052983499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5985237                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5985237                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5985237                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5985237                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002739                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002739                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002739                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002739                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64225.891979                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64225.891979                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64225.891979                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64225.891979                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1349                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.878788                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15442                       # number of writebacks
system.cpu3.icache.writebacks::total            15442                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          953                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          953                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          953                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          953                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15442                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15442                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15442                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15442                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    977317000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    977317000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    977317000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    977317000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002580                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002580                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002580                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002580                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63289.535034                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63289.535034                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63289.535034                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63289.535034                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15442                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5968842                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5968842                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16395                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16395                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1052983499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1052983499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5985237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5985237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002739                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002739                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64225.891979                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64225.891979                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          953                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          953                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15442                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15442                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    977317000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    977317000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002580                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002580                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63289.535034                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63289.535034                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6585236                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15474                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           425.567791                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11985916                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11985916                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5926598                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5926598                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5926598                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5926598                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5597710                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5597710                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5597710                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5597710                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 484957699660                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 484957699660                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 484957699660                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 484957699660                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11524308                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11524308                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11524308                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11524308                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.485731                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.485731                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.485731                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.485731                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86635.016759                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86635.016759                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86635.016759                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86635.016759                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1572083                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5741981                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19640                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          62257                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.044959                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.230287                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496424                       # number of writebacks
system.cpu3.dcache.writebacks::total           496424                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5097771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5097771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5097771                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5097771                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499939                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499939                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499939                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499939                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55997679467                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55997679467                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55997679467                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55997679467                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043381                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043381                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043381                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043381                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112009.024035                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112009.024035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112009.024035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112009.024035                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496424                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4700104                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4700104                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4812055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4812055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 421764746000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 421764746000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9512159                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9512159                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505885                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505885                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87647.532291                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87647.532291                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4423522                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4423522                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388533                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388533                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43484025500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43484025500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111918.486975                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111918.486975                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1226494                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1226494                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       785655                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       785655                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63192953660                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63192953660                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012149                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012149                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.390456                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.390456                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80433.464638                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80433.464638                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       674249                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       674249                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111406                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111406                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12513653967                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12513653967                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055367                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055367                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112324.775748                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112324.775748                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18903                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18903                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          789                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     23075500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     23075500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.040067                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.040067                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29246.514575                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29246.514575                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          614                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          614                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14127500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14127500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031180                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031180                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23008.957655                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23008.957655                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          728                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          728                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5869000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5869000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18892                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18892                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.038535                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038535                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8061.813187                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8061.813187                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          718                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          718                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5211000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5211000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038006                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038006                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7257.660167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7257.660167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1072000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1072000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1012000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1012000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          658                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1281                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1281                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15362997                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15362997                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1939                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1939                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.660650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.660650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11992.971897                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11992.971897                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1280                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1280                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14081997                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14081997                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.660134                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.660134                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11001.560156                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11001.560156                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.264145                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6469175                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500618                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.922378                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.264145                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977005                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977005                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23630255                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23630255                       # Number of data accesses
system.cpu0.numPwrStateTransitions                298                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          149                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6209768.456376                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14956931.801586                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          149    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     85580000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            149                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44893067000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    925255500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4619180                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4619180                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4619180                       # number of overall hits
system.cpu0.icache.overall_hits::total        4619180                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77687                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77687                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77687                       # number of overall misses
system.cpu0.icache.overall_misses::total        77687                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5714228497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5714228497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5714228497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5714228497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4696867                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4696867                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4696867                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4696867                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016540                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016540                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016540                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016540                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73554.500714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73554.500714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73554.500714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73554.500714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15681                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              230                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.178261                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72579                       # number of writebacks
system.cpu0.icache.writebacks::total            72579                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5108                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5108                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5108                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5108                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72579                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72579                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5315434497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5315434497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5315434497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5315434497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015453                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015453                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015453                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015453                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73236.535320                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73236.535320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73236.535320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73236.535320                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72579                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4619180                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4619180                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77687                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77687                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5714228497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5714228497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4696867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4696867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016540                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016540                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73554.500714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73554.500714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5108                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5108                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5315434497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5315434497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015453                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015453                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73236.535320                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73236.535320                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4693228                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72611                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.635221                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9466313                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9466313                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7734741                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7734741                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7734741                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7734741                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5592819                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5592819                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5592819                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5592819                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 480422552520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 480422552520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 480422552520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 480422552520                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13327560                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13327560                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13327560                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13327560                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.419643                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.419643                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.419643                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.419643                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85899.892795                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85899.892795                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85899.892795                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85899.892795                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3068310                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2708064                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49601                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29541                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.859842                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.671372                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       548077                       # number of writebacks
system.cpu0.dcache.writebacks::total           548077                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5041995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5041995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5041995                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5041995                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       550824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       550824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       550824                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       550824                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60451736695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60451736695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60451736695                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60451736695                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041330                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041330                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041330                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041330                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109747.826338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109747.826338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109747.826338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109747.826338                       # average overall mshr miss latency
system.cpu0.dcache.replacements                548077                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5988268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5988268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4570737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4570737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 397350270500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 397350270500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10559005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10559005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432876                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432876                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86933.523084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86933.523084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4168314                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4168314                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       402423                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       402423                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44438269000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44438269000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110426.762387                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110426.762387                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1746473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1746473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1022082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1022082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  83072282020                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  83072282020                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2768555                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2768555                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81277.512000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81277.512000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       873681                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       873681                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148401                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148401                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16013467695                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16013467695                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107906.737118                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107906.737118                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16024                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16024                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1168                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1168                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     30848000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     30848000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.067939                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067939                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26410.958904                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26410.958904                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          949                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          949                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          219                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012738                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012738                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16541.095890                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16541.095890                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15081                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15081                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1486                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1486                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     17730000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17730000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        16567                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16567                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089696                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089696                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11931.359354                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11931.359354                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1481                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1481                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16254000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16254000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089395                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089395                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10975.016880                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10975.016880                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       115000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       115000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11213000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11213000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386581                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386581                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13238.488784                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13238.488784                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10366000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10366000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386581                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386581                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12238.488784                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12238.488784                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.910831                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8321109                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           550792                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.107534                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.910831                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997213                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997213                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27277780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27277780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                9211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                6029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                5704                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57047                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11916                       # number of overall hits
system.l2.overall_hits::.cpu0.data               9211                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6028                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6171                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6108                       # number of overall hits
system.l2.overall_hits::.cpu2.data               6029                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5880                       # number of overall hits
system.l2.overall_hits::.cpu3.data               5704                       # number of overall hits
system.l2.overall_hits::total                   57047                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            538063                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            491393                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            491175                       # number of demand (read+write) misses
system.l2.demand_misses::total                2098964                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60662                       # number of overall misses
system.l2.overall_misses::.cpu0.data           538063                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9651                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488779                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9679                       # number of overall misses
system.l2.overall_misses::.cpu2.data           491393                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9562                       # number of overall misses
system.l2.overall_misses::.cpu3.data           491175                       # number of overall misses
system.l2.overall_misses::total               2098964                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5065745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59452079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    884367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54215001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    884087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54475691500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    880023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55121097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230978091000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5065745000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59452079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    884367000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54215001000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    884087000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54475691500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    880023500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55121097000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230978091000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547274                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          494950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2156011                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547274                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         494950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2156011                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.835818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.983169                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.615537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.613099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.987880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.619220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.988520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973540                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.835818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.983169                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.615537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.613099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.987880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.619220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.988520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973540                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83507.714879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110492.784302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91634.752875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110919.251850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91340.737680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110859.722259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92033.413512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112222.928691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110043.855445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83507.714879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110492.784302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91634.752875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110919.251850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91340.737680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110859.722259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92033.413512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112222.928691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110043.855445                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              931047                       # number of writebacks
system.l2.writebacks::total                    931047                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            612                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3197                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            618                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            631                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12095                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           612                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3197                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           618                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           631                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12095                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       537962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       488167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       490775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       490544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2086869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       537962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       488167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       490775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       490544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2086869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4431122004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54064832005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    538288501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49280480502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    552123505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49515449504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    544613001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50164556002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 209091465024                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4431122004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54064832005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    538288501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49280480502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    552123505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49515449504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    544613001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50164556002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 209091465024                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.829990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.982985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.403533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.986296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.410591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.986637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.412706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.987250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.967931                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.829990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.982985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.403533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.986296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.410591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.986637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.412706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.987250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967931                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73559.023291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100499.351265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85077.999210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100950.044763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85177.955106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100892.363107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85456.300173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102263.111978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100193.862204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73559.023291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100499.351265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85077.999210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100950.044763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85177.955106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100892.363107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85456.300173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102263.111978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100193.862204                       # average overall mshr miss latency
system.l2.replacements                        4145926                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938703                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1156466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156466                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           10                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             10                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1156476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              91                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             121                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  345                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           116                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           169                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                632                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       660500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       343000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       464500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       562000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2030000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          282                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              977                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.729560                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.652510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.671480                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.570922                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.646878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5693.965517                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2029.585799                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2497.311828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3490.683230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3212.025316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           621                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3403500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3799500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3286000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12831500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.729560                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.644788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.649819                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.560284                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.635619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20193.965517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20380.239521                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21108.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20797.468354                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20662.640902                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                281                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          347                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              660                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       861000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       102500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        58000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       274500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1296000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          494                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            941                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.702429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.773438                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.683060                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.654412                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.701382                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2481.268012                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1035.353535                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data          464                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3084.269663                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1963.636364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          342                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           98                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          651                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7172500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1955000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2510500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1852500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13490500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.765625                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.677596                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.639706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.691817                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20972.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19948.979592                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20245.967742                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21293.103448                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20722.734255                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109869                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         110017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         110034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              475456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15748960500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11854647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11813911500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12331659000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51749178500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.995371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.994558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108213.503875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107898.019460                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107382.599962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112071.350673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108841.151442                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       145536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       110017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       110034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         475456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14293580001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10755957500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10713741001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11231319000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46994597502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.995371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.994558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98213.363024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97898.019460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97382.595426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102071.350673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98841.107278                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5065745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    884367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    884087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    880023500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7714222500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.835818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.615537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.613099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.619220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83507.714879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91634.752875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91340.737680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92033.413512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86140.457154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          423                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3324                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3197                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3189                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10133                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        79421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4431122004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    538288501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    552123505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    544613001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6066147011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.829990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.403533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.410591                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.412706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.664689                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73559.023291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85077.999210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85177.955106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85456.300173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76379.635248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         7275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       378910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       381376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       381141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1533954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43703118500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42360353500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42661780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42789438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171514690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       399802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1557444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.981803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.985282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.985970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.986724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111337.865930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111795.290438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111862.781087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112266.688706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111812.146909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          612                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       392426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       378298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       380758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1531992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39771252004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38524523002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38801708503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38933237002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156030720511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.981551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.983691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.984372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.985091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101347.138069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101836.443761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101906.482603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102318.564563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101848.260638                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             100                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.722222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.793103                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.931034                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.813008                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       765000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       217000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       451000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       536500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1969500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.722222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.793103                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.931034                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.813008                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19615.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19727.272727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19608.695652                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19870.370370                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19695                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999964                       # Cycle average of tags in use
system.l2.tags.total_refs                     4297722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4146013                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.036592                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.148217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.520490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.353406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.912424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.603631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        3.675152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.939605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        5.042365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.804674                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.721066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.021147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.061132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.057424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.078787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38171821                       # Number of tag accesses
system.l2.tags.data_accesses                 38171821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3855360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34427776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        404928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31242624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        414848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31409600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        407872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31394816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133557824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3855360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       404928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       414848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       407872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5083008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59587200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59587200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         537934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         488166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         490775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         490544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2086841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931050                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         84144504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        751397566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8837687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        681880573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9054194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        685524879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8901941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        685202214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2914943558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     84144504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8837687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9054194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8901941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110938326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1300510293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1300510293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1300510293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        84144504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       751397566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8837687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       681880573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9054194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       685524879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8901941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       685202214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4215453850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    534046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    486442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    489127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    489124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000118192250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56730                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56730                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3908807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876004                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2086841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931060                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2086841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8680                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2707                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            137305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83663465750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10390805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122628984500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40258.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59008.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1201472                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  848793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2086841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931060                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  303210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  389199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  398728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  357425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  263593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  167458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   96810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   53743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       956259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.219795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.551588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.091850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       497343     52.01%     52.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       315533     33.00%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16020      1.68%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10956      1.15%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9266      0.97%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7687      0.80%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6451      0.67%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5358      0.56%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87645      9.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       956259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.632329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.275137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.420362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2749      4.85%      4.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         28267     49.83%     54.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11595     20.44%     75.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6846     12.07%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3305      5.83%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1931      3.40%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1279      2.25%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          385      0.68%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           93      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           51      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           38      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           33      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           32      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           18      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           21      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           23      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           17      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           20      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56730                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.364481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.325654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.225429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50788     89.53%     89.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              859      1.51%     91.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1190      2.10%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1198      2.11%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1132      2.00%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              740      1.30%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              458      0.81%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              212      0.37%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               80      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               30      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56730                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133002304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  555520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59414848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133557824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59587840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2902.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1296.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2914.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1300.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45818250000                       # Total gap between requests
system.mem_ctrls.avgGap                      15182.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3855360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34178944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       404928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31132288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       414848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31304128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       407872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31303936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59414848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 84144503.544406279922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 745966725.429548382759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8837687.150157013908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 679472453.405512571335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9054194.421893119812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 683222918.080425143242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8901940.921123858541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 683218727.617101192474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1296748653.336228132248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       537934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       488166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       490775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       490544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931060                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1940765750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31778432750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    273558750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29062712000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    280792750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29184440250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    278140000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29830142250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1185504015250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32217.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59074.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43236.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59534.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43318.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59466.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43643.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60810.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1273284.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3389008140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1801308135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7266727860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2407145580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3617156400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20610827790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        237749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39329923185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        858.388545                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    326694500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1530100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43961528000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3438638280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1827694770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7571341680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2438877960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3617156400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20555525250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        284319840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39733554180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        867.197925                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    443345000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1530100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43844877500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1102                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10837243.659420                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17167858.849870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     78941500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39836164000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5982158500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4546759                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4546759                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4546759                       # number of overall hits
system.cpu1.icache.overall_hits::total        4546759                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16434                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16434                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16434                       # number of overall misses
system.cpu1.icache.overall_misses::total        16434                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1046704000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1046704000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1046704000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1046704000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4563193                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4563193                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4563193                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4563193                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003601                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003601                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003601                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003601                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63691.371547                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63691.371547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63691.371547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63691.371547                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          911                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.608696                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15679                       # number of writebacks
system.cpu1.icache.writebacks::total            15679                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          755                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          755                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          755                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          755                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15679                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15679                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15679                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15679                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    984165000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    984165000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    984165000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    984165000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003436                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003436                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003436                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003436                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62769.628165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62769.628165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62769.628165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62769.628165                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15679                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4546759                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4546759                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16434                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16434                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1046704000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1046704000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4563193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4563193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63691.371547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63691.371547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          755                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          755                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15679                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15679                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    984165000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    984165000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62769.628165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62769.628165                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4988118                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15711                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           317.492076                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9142065                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9142065                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7391604                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7391604                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7391604                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7391604                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5310070                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5310070                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5310070                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5310070                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 453589270371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 453589270371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 453589270371                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 453589270371                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12701674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12701674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12701674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12701674                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418061                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418061                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418061                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418061                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85420.582096                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85420.582096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85420.582096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85420.582096                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1588443                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2732781                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19424                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29423                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.777337                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.879074                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494469                       # number of writebacks
system.cpu1.dcache.writebacks::total           494469                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4812216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4812216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4812216                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4812216                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497854                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497854                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55083495972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55083495972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55083495972                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55083495972                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039196                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039196                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039196                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039196                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110641.866836                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110641.866836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110641.866836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110641.866836                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494469                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5791537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5791537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4547324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4547324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393459592500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393459592500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10338861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10338861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.439828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.439828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86525.524132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86525.524132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4160568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4160568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43047403000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43047403000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111303.775507                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111303.775507                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1600067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1600067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       762746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       762746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60129677871                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60129677871                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362813                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362813                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.322813                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322813                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78833.160542                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78833.160542                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       651648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       651648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12036092972                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12036092972                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108337.620587                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108337.620587                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          666                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          666                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     15726000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15726000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.036893                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.036893                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23612.612613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23612.612613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          531                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          531                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     10382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     10382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19551.789077                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19551.789077                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16513                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16513                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          772                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          772                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6065000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6065000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17285                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17285                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.044663                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044663                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7856.217617                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7856.217617                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          764                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          764                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5358000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5358000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.044200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7013.089005                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7013.089005                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       961000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       961000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       904000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       904000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1282                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1282                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     12405500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     12405500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1941                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1941                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.660484                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.660484                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9676.677067                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9676.677067                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1281                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1281                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     11119500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     11119500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.659969                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.659969                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8680.327869                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8680.327869                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.442433                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7928734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498582                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.902568                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.442433                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25976459                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25976459                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45818322500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688215                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1869753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216810                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3214881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4984                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3638                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8622                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          167                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           481993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          481995                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568742                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1649441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1490304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1498143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1496356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6492704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9290112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70102592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2006912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63322816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2020736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63646784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1976576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63571392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275937920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4167009                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60507136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6325061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.366865                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.550076                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4150501     65.62%     65.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2091555     33.07%     98.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33721      0.53%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  35691      0.56%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  13593      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6325061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4322889901                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753081010                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25297083                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752291461                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24783547                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         827546171                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109129362                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         749197969                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25200990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
