
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//blkdiscard_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401288 <.init>:
  401288:	stp	x29, x30, [sp, #-16]!
  40128c:	mov	x29, sp
  401290:	bl	401660 <ferror@plt+0x60>
  401294:	ldp	x29, x30, [sp], #16
  401298:	ret

Disassembly of section .plt:

00000000004012a0 <memcpy@plt-0x20>:
  4012a0:	stp	x16, x30, [sp, #-16]!
  4012a4:	adrp	x16, 414000 <ferror@plt+0x12a00>
  4012a8:	ldr	x17, [x16, #4088]
  4012ac:	add	x16, x16, #0xff8
  4012b0:	br	x17
  4012b4:	nop
  4012b8:	nop
  4012bc:	nop

00000000004012c0 <memcpy@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012c4:	ldr	x17, [x16]
  4012c8:	add	x16, x16, #0x0
  4012cc:	br	x17

00000000004012d0 <_exit@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012d4:	ldr	x17, [x16, #8]
  4012d8:	add	x16, x16, #0x8
  4012dc:	br	x17

00000000004012e0 <strtoul@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012e4:	ldr	x17, [x16, #16]
  4012e8:	add	x16, x16, #0x10
  4012ec:	br	x17

00000000004012f0 <strlen@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012f4:	ldr	x17, [x16, #24]
  4012f8:	add	x16, x16, #0x18
  4012fc:	br	x17

0000000000401300 <fputs@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401304:	ldr	x17, [x16, #32]
  401308:	add	x16, x16, #0x20
  40130c:	br	x17

0000000000401310 <exit@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401314:	ldr	x17, [x16, #40]
  401318:	add	x16, x16, #0x28
  40131c:	br	x17

0000000000401320 <dup@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401324:	ldr	x17, [x16, #48]
  401328:	add	x16, x16, #0x30
  40132c:	br	x17

0000000000401330 <strtoimax@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401334:	ldr	x17, [x16, #56]
  401338:	add	x16, x16, #0x38
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401344:	ldr	x17, [x16, #64]
  401348:	add	x16, x16, #0x40
  40134c:	br	x17

0000000000401350 <sysinfo@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401354:	ldr	x17, [x16, #72]
  401358:	add	x16, x16, #0x48
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401364:	ldr	x17, [x16, #80]
  401368:	add	x16, x16, #0x50
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401374:	ldr	x17, [x16, #88]
  401378:	add	x16, x16, #0x58
  40137c:	br	x17

0000000000401380 <clock_gettime@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401384:	ldr	x17, [x16, #96]
  401388:	add	x16, x16, #0x60
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401394:	ldr	x17, [x16, #104]
  401398:	add	x16, x16, #0x68
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013a4:	ldr	x17, [x16, #112]
  4013a8:	add	x16, x16, #0x70
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013b4:	ldr	x17, [x16, #120]
  4013b8:	add	x16, x16, #0x78
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013c4:	ldr	x17, [x16, #128]
  4013c8:	add	x16, x16, #0x80
  4013cc:	br	x17

00000000004013d0 <open@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013d4:	ldr	x17, [x16, #136]
  4013d8:	add	x16, x16, #0x88
  4013dc:	br	x17

00000000004013e0 <strncmp@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013e4:	ldr	x17, [x16, #144]
  4013e8:	add	x16, x16, #0x90
  4013ec:	br	x17

00000000004013f0 <bindtextdomain@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013f4:	ldr	x17, [x16, #152]
  4013f8:	add	x16, x16, #0x98
  4013fc:	br	x17

0000000000401400 <__libc_start_main@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401404:	ldr	x17, [x16, #160]
  401408:	add	x16, x16, #0xa0
  40140c:	br	x17

0000000000401410 <fgetc@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401414:	ldr	x17, [x16, #168]
  401418:	add	x16, x16, #0xa8
  40141c:	br	x17

0000000000401420 <gettimeofday@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401424:	ldr	x17, [x16, #176]
  401428:	add	x16, x16, #0xb0
  40142c:	br	x17

0000000000401430 <strdup@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401434:	ldr	x17, [x16, #184]
  401438:	add	x16, x16, #0xb8
  40143c:	br	x17

0000000000401440 <close@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401444:	ldr	x17, [x16, #192]
  401448:	add	x16, x16, #0xc0
  40144c:	br	x17

0000000000401450 <__gmon_start__@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401454:	ldr	x17, [x16, #200]
  401458:	add	x16, x16, #0xc8
  40145c:	br	x17

0000000000401460 <strtoumax@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401464:	ldr	x17, [x16, #208]
  401468:	add	x16, x16, #0xd0
  40146c:	br	x17

0000000000401470 <abort@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401474:	ldr	x17, [x16, #216]
  401478:	add	x16, x16, #0xd8
  40147c:	br	x17

0000000000401480 <textdomain@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401484:	ldr	x17, [x16, #224]
  401488:	add	x16, x16, #0xe0
  40148c:	br	x17

0000000000401490 <getopt_long@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401494:	ldr	x17, [x16, #232]
  401498:	add	x16, x16, #0xe8
  40149c:	br	x17

00000000004014a0 <strcmp@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014a4:	ldr	x17, [x16, #240]
  4014a8:	add	x16, x16, #0xf0
  4014ac:	br	x17

00000000004014b0 <warn@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014b4:	ldr	x17, [x16, #248]
  4014b8:	add	x16, x16, #0xf8
  4014bc:	br	x17

00000000004014c0 <__ctype_b_loc@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014c4:	ldr	x17, [x16, #256]
  4014c8:	add	x16, x16, #0x100
  4014cc:	br	x17

00000000004014d0 <strtol@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014d4:	ldr	x17, [x16, #264]
  4014d8:	add	x16, x16, #0x108
  4014dc:	br	x17

00000000004014e0 <free@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014e4:	ldr	x17, [x16, #272]
  4014e8:	add	x16, x16, #0x110
  4014ec:	br	x17

00000000004014f0 <vasprintf@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014f4:	ldr	x17, [x16, #280]
  4014f8:	add	x16, x16, #0x118
  4014fc:	br	x17

0000000000401500 <strndup@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401504:	ldr	x17, [x16, #288]
  401508:	add	x16, x16, #0x120
  40150c:	br	x17

0000000000401510 <strspn@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401514:	ldr	x17, [x16, #296]
  401518:	add	x16, x16, #0x128
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401524:	ldr	x17, [x16, #304]
  401528:	add	x16, x16, #0x130
  40152c:	br	x17

0000000000401530 <fflush@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401534:	ldr	x17, [x16, #312]
  401538:	add	x16, x16, #0x138
  40153c:	br	x17

0000000000401540 <warnx@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401544:	ldr	x17, [x16, #320]
  401548:	add	x16, x16, #0x140
  40154c:	br	x17

0000000000401550 <memchr@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401554:	ldr	x17, [x16, #328]
  401558:	add	x16, x16, #0x148
  40155c:	br	x17

0000000000401560 <__fxstat@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401564:	ldr	x17, [x16, #336]
  401568:	add	x16, x16, #0x150
  40156c:	br	x17

0000000000401570 <dcgettext@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401574:	ldr	x17, [x16, #344]
  401578:	add	x16, x16, #0x158
  40157c:	br	x17

0000000000401580 <errx@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401584:	ldr	x17, [x16, #352]
  401588:	add	x16, x16, #0x160
  40158c:	br	x17

0000000000401590 <strcspn@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401594:	ldr	x17, [x16, #360]
  401598:	add	x16, x16, #0x168
  40159c:	br	x17

00000000004015a0 <printf@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015a4:	ldr	x17, [x16, #368]
  4015a8:	add	x16, x16, #0x170
  4015ac:	br	x17

00000000004015b0 <__errno_location@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015b4:	ldr	x17, [x16, #376]
  4015b8:	add	x16, x16, #0x178
  4015bc:	br	x17

00000000004015c0 <fprintf@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015c4:	ldr	x17, [x16, #384]
  4015c8:	add	x16, x16, #0x180
  4015cc:	br	x17

00000000004015d0 <err@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015d4:	ldr	x17, [x16, #392]
  4015d8:	add	x16, x16, #0x188
  4015dc:	br	x17

00000000004015e0 <ioctl@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015e4:	ldr	x17, [x16, #400]
  4015e8:	add	x16, x16, #0x190
  4015ec:	br	x17

00000000004015f0 <setlocale@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015f4:	ldr	x17, [x16, #408]
  4015f8:	add	x16, x16, #0x198
  4015fc:	br	x17

0000000000401600 <ferror@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401604:	ldr	x17, [x16, #416]
  401608:	add	x16, x16, #0x1a0
  40160c:	br	x17

Disassembly of section .text:

0000000000401610 <.text>:
  401610:	mov	x29, #0x0                   	// #0
  401614:	mov	x30, #0x0                   	// #0
  401618:	mov	x5, x0
  40161c:	ldr	x1, [sp]
  401620:	add	x2, sp, #0x8
  401624:	mov	x6, sp
  401628:	movz	x0, #0x0, lsl #48
  40162c:	movk	x0, #0x0, lsl #32
  401630:	movk	x0, #0x40, lsl #16
  401634:	movk	x0, #0x1760
  401638:	movz	x3, #0x0, lsl #48
  40163c:	movk	x3, #0x0, lsl #32
  401640:	movk	x3, #0x40, lsl #16
  401644:	movk	x3, #0x3a88
  401648:	movz	x4, #0x0, lsl #48
  40164c:	movk	x4, #0x0, lsl #32
  401650:	movk	x4, #0x40, lsl #16
  401654:	movk	x4, #0x3b08
  401658:	bl	401400 <__libc_start_main@plt>
  40165c:	bl	401470 <abort@plt>
  401660:	adrp	x0, 414000 <ferror@plt+0x12a00>
  401664:	ldr	x0, [x0, #4064]
  401668:	cbz	x0, 401670 <ferror@plt+0x70>
  40166c:	b	401450 <__gmon_start__@plt>
  401670:	ret
  401674:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401678:	add	x0, x0, #0x1c0
  40167c:	adrp	x1, 415000 <ferror@plt+0x13a00>
  401680:	add	x1, x1, #0x1c0
  401684:	cmp	x0, x1
  401688:	b.eq	4016bc <ferror@plt+0xbc>  // b.none
  40168c:	stp	x29, x30, [sp, #-32]!
  401690:	mov	x29, sp
  401694:	adrp	x0, 403000 <ferror@plt+0x1a00>
  401698:	ldr	x0, [x0, #2888]
  40169c:	str	x0, [sp, #24]
  4016a0:	mov	x1, x0
  4016a4:	cbz	x1, 4016b4 <ferror@plt+0xb4>
  4016a8:	adrp	x0, 415000 <ferror@plt+0x13a00>
  4016ac:	add	x0, x0, #0x1c0
  4016b0:	blr	x1
  4016b4:	ldp	x29, x30, [sp], #32
  4016b8:	ret
  4016bc:	ret
  4016c0:	adrp	x0, 415000 <ferror@plt+0x13a00>
  4016c4:	add	x0, x0, #0x1c0
  4016c8:	adrp	x1, 415000 <ferror@plt+0x13a00>
  4016cc:	add	x1, x1, #0x1c0
  4016d0:	sub	x0, x0, x1
  4016d4:	lsr	x1, x0, #63
  4016d8:	add	x0, x1, x0, asr #3
  4016dc:	cmp	xzr, x0, asr #1
  4016e0:	b.eq	401718 <ferror@plt+0x118>  // b.none
  4016e4:	stp	x29, x30, [sp, #-32]!
  4016e8:	mov	x29, sp
  4016ec:	asr	x1, x0, #1
  4016f0:	adrp	x0, 403000 <ferror@plt+0x1a00>
  4016f4:	ldr	x0, [x0, #2896]
  4016f8:	str	x0, [sp, #24]
  4016fc:	mov	x2, x0
  401700:	cbz	x2, 401710 <ferror@plt+0x110>
  401704:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401708:	add	x0, x0, #0x1c0
  40170c:	blr	x2
  401710:	ldp	x29, x30, [sp], #32
  401714:	ret
  401718:	ret
  40171c:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401720:	ldrb	w0, [x0, #488]
  401724:	cbnz	w0, 401748 <ferror@plt+0x148>
  401728:	stp	x29, x30, [sp, #-16]!
  40172c:	mov	x29, sp
  401730:	bl	401674 <ferror@plt+0x74>
  401734:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401738:	mov	w1, #0x1                   	// #1
  40173c:	strb	w1, [x0, #488]
  401740:	ldp	x29, x30, [sp], #16
  401744:	ret
  401748:	ret
  40174c:	stp	x29, x30, [sp, #-16]!
  401750:	mov	x29, sp
  401754:	bl	4016c0 <ferror@plt+0xc0>
  401758:	ldp	x29, x30, [sp], #16
  40175c:	ret
  401760:	sub	sp, sp, #0x140
  401764:	stp	x20, x19, [sp, #304]
  401768:	mov	x19, x1
  40176c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401770:	stp	x22, x21, [sp, #288]
  401774:	mov	w21, w0
  401778:	add	x1, x1, #0xf5b
  40177c:	mov	w0, #0x6                   	// #6
  401780:	stp	x29, x30, [sp, #224]
  401784:	stp	x28, x27, [sp, #240]
  401788:	stp	x26, x25, [sp, #256]
  40178c:	stp	x24, x23, [sp, #272]
  401790:	add	x29, sp, #0xe0
  401794:	bl	4015f0 <setlocale@plt>
  401798:	adrp	x20, 403000 <ferror@plt+0x1a00>
  40179c:	add	x20, x20, #0xccf
  4017a0:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4017a4:	add	x1, x1, #0xcda
  4017a8:	mov	x0, x20
  4017ac:	bl	4013f0 <bindtextdomain@plt>
  4017b0:	mov	x0, x20
  4017b4:	bl	401480 <textdomain@plt>
  4017b8:	bl	401c98 <ferror@plt+0x698>
  4017bc:	mov	x8, #0xffffffffffffffff    	// #-1
  4017c0:	adrp	x23, 403000 <ferror@plt+0x1a00>
  4017c4:	adrp	x24, 403000 <ferror@plt+0x1a00>
  4017c8:	adrp	x26, 403000 <ferror@plt+0x1a00>
  4017cc:	mov	x22, xzr
  4017d0:	mov	w25, wzr
  4017d4:	mov	w20, wzr
  4017d8:	add	x23, x23, #0xcec
  4017dc:	add	x24, x24, #0xb80
  4017e0:	add	x26, x26, #0xb58
  4017e4:	adrp	x27, 415000 <ferror@plt+0x13a00>
  4017e8:	stp	xzr, x8, [x29, #-40]
  4017ec:	mov	w0, w21
  4017f0:	mov	x1, x19
  4017f4:	mov	x2, x23
  4017f8:	mov	x3, x24
  4017fc:	mov	x4, xzr
  401800:	bl	401490 <getopt_long@plt>
  401804:	sub	w8, w0, #0x56
  401808:	cmp	w8, #0x24
  40180c:	b.hi	4018bc <ferror@plt+0x2bc>  // b.pmore
  401810:	adr	x9, 401820 <ferror@plt+0x220>
  401814:	ldrb	w10, [x26, x8]
  401818:	add	x9, x9, x10, lsl #2
  40181c:	br	x9
  401820:	ldr	x28, [x27, #456]
  401824:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401828:	mov	w2, #0x5                   	// #5
  40182c:	mov	x0, xzr
  401830:	add	x1, x1, #0xcf8
  401834:	bl	401570 <dcgettext@plt>
  401838:	mov	x1, x0
  40183c:	mov	x0, x28
  401840:	bl	402c70 <ferror@plt+0x1670>
  401844:	stur	x0, [x29, #-32]
  401848:	b	4017ec <ferror@plt+0x1ec>
  40184c:	mov	w20, #0x1                   	// #1
  401850:	b	4017ec <ferror@plt+0x1ec>
  401854:	ldr	x22, [x27, #456]
  401858:	adrp	x1, 403000 <ferror@plt+0x1a00>
  40185c:	mov	w2, #0x5                   	// #5
  401860:	mov	x0, xzr
  401864:	add	x1, x1, #0xd26
  401868:	bl	401570 <dcgettext@plt>
  40186c:	mov	x1, x0
  401870:	mov	x0, x22
  401874:	bl	402c70 <ferror@plt+0x1670>
  401878:	mov	x22, x0
  40187c:	b	4017ec <ferror@plt+0x1ec>
  401880:	mov	w25, #0x1                   	// #1
  401884:	b	4017ec <ferror@plt+0x1ec>
  401888:	mov	w20, #0x2                   	// #2
  40188c:	b	4017ec <ferror@plt+0x1ec>
  401890:	ldr	x28, [x27, #456]
  401894:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401898:	mov	w2, #0x5                   	// #5
  40189c:	mov	x0, xzr
  4018a0:	add	x1, x1, #0xd0f
  4018a4:	bl	401570 <dcgettext@plt>
  4018a8:	mov	x1, x0
  4018ac:	mov	x0, x28
  4018b0:	bl	402c70 <ferror@plt+0x1670>
  4018b4:	stur	x0, [x29, #-40]
  4018b8:	b	4017ec <ferror@plt+0x1ec>
  4018bc:	cmn	w0, #0x1
  4018c0:	b.ne	401ba0 <ferror@plt+0x5a0>  // b.any
  4018c4:	adrp	x9, 415000 <ferror@plt+0x13a00>
  4018c8:	ldrsw	x8, [x9, #464]
  4018cc:	cmp	w8, w21
  4018d0:	b.eq	401b68 <ferror@plt+0x568>  // b.none
  4018d4:	add	w10, w8, #0x1
  4018d8:	cmp	w10, w21
  4018dc:	str	w10, [x9, #464]
  4018e0:	b.ne	401b88 <ferror@plt+0x588>  // b.any
  4018e4:	ldr	x19, [x19, x8, lsl #3]
  4018e8:	mov	w1, #0x1                   	// #1
  4018ec:	mov	x0, x19
  4018f0:	bl	4013d0 <open@plt>
  4018f4:	tbnz	w0, #31, 401bd8 <ferror@plt+0x5d8>
  4018f8:	add	x1, sp, #0x28
  4018fc:	mov	w21, w0
  401900:	bl	403b20 <ferror@plt+0x2520>
  401904:	cmn	w0, #0x1
  401908:	b.eq	401be4 <ferror@plt+0x5e4>  // b.none
  40190c:	ldr	w8, [sp, #56]
  401910:	and	w8, w8, #0xf000
  401914:	cmp	w8, #0x6, lsl #12
  401918:	b.ne	401bf0 <ferror@plt+0x5f0>  // b.any
  40191c:	mov	w1, #0x1272                	// #4722
  401920:	sub	x2, x29, #0x18
  401924:	movk	w1, #0x8008, lsl #16
  401928:	mov	w0, w21
  40192c:	bl	4015e0 <ioctl@plt>
  401930:	cbnz	w0, 401bfc <ferror@plt+0x5fc>
  401934:	sub	x2, x29, #0xc
  401938:	mov	w1, #0x1268                	// #4712
  40193c:	mov	w0, w21
  401940:	bl	4015e0 <ioctl@plt>
  401944:	cbnz	w0, 401c08 <ferror@plt+0x608>
  401948:	ldur	x8, [x29, #-40]
  40194c:	ldursw	x9, [x29, #-12]
  401950:	udiv	x10, x8, x9
  401954:	msub	x10, x10, x9, x8
  401958:	cbnz	x10, 401c2c <ferror@plt+0x62c>
  40195c:	ldur	x10, [x29, #-24]
  401960:	cmp	x8, x10
  401964:	b.hi	401c48 <ferror@plt+0x648>  // b.pmore
  401968:	ldur	x11, [x29, #-32]
  40196c:	adds	x11, x11, x8
  401970:	cset	w12, cs  // cs = hs, nlast
  401974:	cmp	x11, x10
  401978:	cset	w13, hi  // hi = pmore
  40197c:	orr	w12, w12, w13
  401980:	cmp	w12, #0x0
  401984:	csel	x23, x10, x11, ne  // ne = any
  401988:	sub	x10, x23, x8
  40198c:	cmp	x22, #0x0
  401990:	csel	x10, x10, x22, eq  // eq = none
  401994:	udiv	x11, x10, x9
  401998:	msub	x9, x11, x9, x10
  40199c:	stur	x10, [x29, #-32]
  4019a0:	cbnz	x9, 401c6c <ferror@plt+0x66c>
  4019a4:	mov	x0, sp
  4019a8:	stp	x8, xzr, [x29, #-56]
  4019ac:	bl	402074 <ferror@plt+0xa74>
  4019b0:	ldur	x8, [x29, #-40]
  4019b4:	cmp	x23, x8
  4019b8:	b.ls	401ac8 <ferror@plt+0x4c8>  // b.plast
  4019bc:	cmp	w25, #0x0
  4019c0:	cset	w9, ne  // ne = any
  4019c4:	cmp	x22, #0x0
  4019c8:	cset	w10, ne  // ne = any
  4019cc:	and	w22, w9, w10
  4019d0:	b	401a0c <ferror@plt+0x40c>
  4019d4:	sub	x2, x29, #0x38
  4019d8:	mov	w0, w20
  4019dc:	mov	x1, x19
  4019e0:	bl	401e7c <ferror@plt+0x87c>
  4019e4:	ldur	x8, [x29, #-56]
  4019e8:	ldur	q0, [sp, #24]
  4019ec:	add	x8, x8, x24
  4019f0:	stp	x8, xzr, [x29, #-56]
  4019f4:	str	q0, [sp]
  4019f8:	ldp	x9, x8, [x29, #-40]
  4019fc:	add	x8, x9, x8
  401a00:	cmp	x23, x8
  401a04:	stur	x8, [x29, #-40]
  401a08:	b.ls	401ac8 <ferror@plt+0x4c8>  // b.plast
  401a0c:	ldur	x9, [x29, #-32]
  401a10:	add	x9, x9, x8
  401a14:	cmp	x9, x23
  401a18:	b.ls	401a24 <ferror@plt+0x424>  // b.plast
  401a1c:	sub	x8, x23, x8
  401a20:	stur	x8, [x29, #-32]
  401a24:	cbz	w20, 401a68 <ferror@plt+0x468>
  401a28:	cmp	w20, #0x2
  401a2c:	b.eq	401a50 <ferror@plt+0x450>  // b.none
  401a30:	cmp	w20, #0x1
  401a34:	b.ne	401a7c <ferror@plt+0x47c>  // b.any
  401a38:	sub	x2, x29, #0x28
  401a3c:	mov	w1, #0x127f                	// #4735
  401a40:	mov	w0, w21
  401a44:	bl	4015e0 <ioctl@plt>
  401a48:	cbz	w0, 401a7c <ferror@plt+0x47c>
  401a4c:	b	401b44 <ferror@plt+0x544>
  401a50:	sub	x2, x29, #0x28
  401a54:	mov	w1, #0x127d                	// #4733
  401a58:	mov	w0, w21
  401a5c:	bl	4015e0 <ioctl@plt>
  401a60:	cbz	w0, 401a7c <ferror@plt+0x47c>
  401a64:	b	401b50 <ferror@plt+0x550>
  401a68:	sub	x2, x29, #0x28
  401a6c:	mov	w1, #0x1277                	// #4727
  401a70:	mov	w0, w21
  401a74:	bl	4015e0 <ioctl@plt>
  401a78:	cbnz	w0, 401b5c <ferror@plt+0x55c>
  401a7c:	ldur	x8, [x29, #-32]
  401a80:	ldur	x9, [x29, #-48]
  401a84:	add	x24, x9, x8
  401a88:	stur	x24, [x29, #-48]
  401a8c:	cbz	w22, 4019f8 <ferror@plt+0x3f8>
  401a90:	add	x0, sp, #0x18
  401a94:	bl	402074 <ferror@plt+0xa74>
  401a98:	ldr	x8, [sp, #24]
  401a9c:	ldr	x9, [sp]
  401aa0:	cmp	x8, x9
  401aa4:	b.le	4019f8 <ferror@plt+0x3f8>
  401aa8:	add	x9, x9, #0x1
  401aac:	cmp	x8, x9
  401ab0:	b.gt	4019d4 <ferror@plt+0x3d4>
  401ab4:	ldr	x8, [sp, #32]
  401ab8:	ldr	x9, [sp, #8]
  401abc:	cmp	x8, x9
  401ac0:	b.lt	4019f8 <ferror@plt+0x3f8>  // b.tstop
  401ac4:	b	4019d4 <ferror@plt+0x3d4>
  401ac8:	cbz	w25, 401ae4 <ferror@plt+0x4e4>
  401acc:	ldur	x8, [x29, #-48]
  401ad0:	cbz	x8, 401ae4 <ferror@plt+0x4e4>
  401ad4:	sub	x2, x29, #0x38
  401ad8:	mov	w0, w20
  401adc:	mov	x1, x19
  401ae0:	bl	401e7c <ferror@plt+0x87c>
  401ae4:	mov	w0, w21
  401ae8:	bl	401440 <close@plt>
  401aec:	ldp	x20, x19, [sp, #304]
  401af0:	ldp	x22, x21, [sp, #288]
  401af4:	ldp	x24, x23, [sp, #272]
  401af8:	ldp	x26, x25, [sp, #256]
  401afc:	ldp	x28, x27, [sp, #240]
  401b00:	ldp	x29, x30, [sp, #224]
  401b04:	mov	w0, wzr
  401b08:	add	sp, sp, #0x140
  401b0c:	ret
  401b10:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401b14:	add	x1, x1, #0xd3b
  401b18:	mov	w2, #0x5                   	// #5
  401b1c:	mov	x0, xzr
  401b20:	bl	401570 <dcgettext@plt>
  401b24:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401b28:	ldr	x1, [x8, #480]
  401b2c:	adrp	x2, 403000 <ferror@plt+0x1a00>
  401b30:	add	x2, x2, #0xd47
  401b34:	bl	4015a0 <printf@plt>
  401b38:	mov	w0, wzr
  401b3c:	bl	401310 <exit@plt>
  401b40:	bl	401cb4 <ferror@plt+0x6b4>
  401b44:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401b48:	add	x1, x1, #0xeab
  401b4c:	b	401c10 <ferror@plt+0x610>
  401b50:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401b54:	add	x1, x1, #0xec7
  401b58:	b	401c10 <ferror@plt+0x610>
  401b5c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401b60:	add	x1, x1, #0xee6
  401b64:	b	401c10 <ferror@plt+0x610>
  401b68:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401b6c:	add	x1, x1, #0xd80
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, xzr
  401b78:	bl	401570 <dcgettext@plt>
  401b7c:	mov	x1, x0
  401b80:	mov	w0, #0x1                   	// #1
  401b84:	bl	401580 <errx@plt>
  401b88:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401b8c:	add	x1, x1, #0xd94
  401b90:	mov	w2, #0x5                   	// #5
  401b94:	mov	x0, xzr
  401b98:	bl	401570 <dcgettext@plt>
  401b9c:	bl	401540 <warnx@plt>
  401ba0:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401ba4:	ldr	x19, [x8, #448]
  401ba8:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401bac:	add	x1, x1, #0xd59
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	mov	x0, xzr
  401bb8:	bl	401570 <dcgettext@plt>
  401bbc:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401bc0:	ldr	x2, [x8, #480]
  401bc4:	mov	x1, x0
  401bc8:	mov	x0, x19
  401bcc:	bl	4015c0 <fprintf@plt>
  401bd0:	mov	w0, #0x1                   	// #1
  401bd4:	bl	401310 <exit@plt>
  401bd8:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401bdc:	add	x1, x1, #0xdb3
  401be0:	b	401c10 <ferror@plt+0x610>
  401be4:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401be8:	add	x1, x1, #0xdc2
  401bec:	b	401c10 <ferror@plt+0x610>
  401bf0:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401bf4:	add	x1, x1, #0xdd4
  401bf8:	b	401c50 <ferror@plt+0x650>
  401bfc:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401c00:	add	x1, x1, #0xdeb
  401c04:	b	401c10 <ferror@plt+0x610>
  401c08:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401c0c:	add	x1, x1, #0xe09
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x0, xzr
  401c18:	bl	401570 <dcgettext@plt>
  401c1c:	mov	x1, x0
  401c20:	mov	w0, #0x1                   	// #1
  401c24:	mov	x2, x19
  401c28:	bl	4015d0 <err@plt>
  401c2c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401c30:	add	x1, x1, #0xe24
  401c34:	mov	w2, #0x5                   	// #5
  401c38:	mov	x0, xzr
  401c3c:	bl	401570 <dcgettext@plt>
  401c40:	ldur	x3, [x29, #-40]
  401c44:	b	401c84 <ferror@plt+0x684>
  401c48:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401c4c:	add	x1, x1, #0xe54
  401c50:	mov	w2, #0x5                   	// #5
  401c54:	mov	x0, xzr
  401c58:	bl	401570 <dcgettext@plt>
  401c5c:	mov	x1, x0
  401c60:	mov	w0, #0x1                   	// #1
  401c64:	mov	x2, x19
  401c68:	bl	401580 <errx@plt>
  401c6c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401c70:	add	x1, x1, #0xe7b
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	mov	x0, xzr
  401c7c:	bl	401570 <dcgettext@plt>
  401c80:	ldur	x3, [x29, #-32]
  401c84:	ldur	w4, [x29, #-12]
  401c88:	mov	x1, x0
  401c8c:	mov	w0, #0x1                   	// #1
  401c90:	mov	x2, x19
  401c94:	bl	401580 <errx@plt>
  401c98:	stp	x29, x30, [sp, #-16]!
  401c9c:	adrp	x0, 401000 <memcpy@plt-0x2c0>
  401ca0:	add	x0, x0, #0xec8
  401ca4:	mov	x29, sp
  401ca8:	bl	403b10 <ferror@plt+0x2510>
  401cac:	ldp	x29, x30, [sp], #16
  401cb0:	ret
  401cb4:	stp	x29, x30, [sp, #-32]!
  401cb8:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401cbc:	str	x19, [sp, #16]
  401cc0:	ldr	x19, [x8, #472]
  401cc4:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401cc8:	add	x1, x1, #0xf0e
  401ccc:	mov	w2, #0x5                   	// #5
  401cd0:	mov	x0, xzr
  401cd4:	mov	x29, sp
  401cd8:	bl	401570 <dcgettext@plt>
  401cdc:	mov	x1, x19
  401ce0:	bl	401300 <fputs@plt>
  401ce4:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401ce8:	add	x1, x1, #0xf17
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	bl	401570 <dcgettext@plt>
  401cf8:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401cfc:	ldr	x2, [x8, #480]
  401d00:	mov	x1, x0
  401d04:	mov	x0, x19
  401d08:	bl	4015c0 <fprintf@plt>
  401d0c:	mov	w0, #0xa                   	// #10
  401d10:	mov	x1, x19
  401d14:	bl	401370 <fputc@plt>
  401d18:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401d1c:	add	x1, x1, #0xf2f
  401d20:	mov	w2, #0x5                   	// #5
  401d24:	mov	x0, xzr
  401d28:	bl	401570 <dcgettext@plt>
  401d2c:	mov	x1, x19
  401d30:	bl	401300 <fputs@plt>
  401d34:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401d38:	add	x1, x1, #0xf5c
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	mov	x0, xzr
  401d44:	bl	401570 <dcgettext@plt>
  401d48:	mov	x1, x19
  401d4c:	bl	401300 <fputs@plt>
  401d50:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401d54:	add	x1, x1, #0xf67
  401d58:	mov	w2, #0x5                   	// #5
  401d5c:	mov	x0, xzr
  401d60:	bl	401570 <dcgettext@plt>
  401d64:	mov	x1, x19
  401d68:	bl	401300 <fputs@plt>
  401d6c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401d70:	add	x1, x1, #0xf9d
  401d74:	mov	w2, #0x5                   	// #5
  401d78:	mov	x0, xzr
  401d7c:	bl	401570 <dcgettext@plt>
  401d80:	mov	x1, x19
  401d84:	bl	401300 <fputs@plt>
  401d88:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401d8c:	add	x1, x1, #0xfde
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401570 <dcgettext@plt>
  401d9c:	mov	x1, x19
  401da0:	bl	401300 <fputs@plt>
  401da4:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401da8:	add	x1, x1, #0x25
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, xzr
  401db4:	bl	401570 <dcgettext@plt>
  401db8:	mov	x1, x19
  401dbc:	bl	401300 <fputs@plt>
  401dc0:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401dc4:	add	x1, x1, #0x52
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	mov	x0, xzr
  401dd0:	bl	401570 <dcgettext@plt>
  401dd4:	mov	x1, x19
  401dd8:	bl	401300 <fputs@plt>
  401ddc:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401de0:	add	x1, x1, #0x86
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	mov	x0, xzr
  401dec:	bl	401570 <dcgettext@plt>
  401df0:	mov	x1, x19
  401df4:	bl	401300 <fputs@plt>
  401df8:	mov	w0, #0xa                   	// #10
  401dfc:	mov	x1, x19
  401e00:	bl	401370 <fputc@plt>
  401e04:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401e08:	add	x1, x1, #0xd9
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, xzr
  401e14:	bl	401570 <dcgettext@plt>
  401e18:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401e1c:	mov	x19, x0
  401e20:	add	x1, x1, #0xfa
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	mov	x0, xzr
  401e2c:	bl	401570 <dcgettext@plt>
  401e30:	mov	x4, x0
  401e34:	adrp	x0, 404000 <ferror@plt+0x2a00>
  401e38:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401e3c:	adrp	x3, 404000 <ferror@plt+0x2a00>
  401e40:	add	x0, x0, #0xbc
  401e44:	add	x1, x1, #0xcd
  401e48:	add	x3, x3, #0xeb
  401e4c:	mov	x2, x19
  401e50:	bl	4015a0 <printf@plt>
  401e54:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401e58:	add	x1, x1, #0x10a
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	mov	x0, xzr
  401e64:	bl	401570 <dcgettext@plt>
  401e68:	adrp	x1, 404000 <ferror@plt+0x2a00>
  401e6c:	add	x1, x1, #0x125
  401e70:	bl	4015a0 <printf@plt>
  401e74:	mov	w0, wzr
  401e78:	bl	401310 <exit@plt>
  401e7c:	cmp	w0, #0x2
  401e80:	b.hi	401ec4 <ferror@plt+0x8c4>  // b.pmore
  401e84:	stp	x29, x30, [sp, #-32]!
  401e88:	adrp	x8, 403000 <ferror@plt+0x1a00>
  401e8c:	add	x8, x8, #0xca0
  401e90:	stp	x20, x19, [sp, #16]
  401e94:	mov	x20, x1
  401e98:	ldr	x1, [x8, w0, sxtw #3]
  401e9c:	mov	x19, x2
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	mov	x0, xzr
  401ea8:	mov	x29, sp
  401eac:	bl	401570 <dcgettext@plt>
  401eb0:	ldp	x3, x2, [x19]
  401eb4:	mov	x1, x20
  401eb8:	bl	4015a0 <printf@plt>
  401ebc:	ldp	x20, x19, [sp, #16]
  401ec0:	ldp	x29, x30, [sp], #32
  401ec4:	ret
  401ec8:	stp	x29, x30, [sp, #-32]!
  401ecc:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401ed0:	ldr	x0, [x8, #472]
  401ed4:	str	x19, [sp, #16]
  401ed8:	mov	x29, sp
  401edc:	bl	401f44 <ferror@plt+0x944>
  401ee0:	cbz	w0, 401ef4 <ferror@plt+0x8f4>
  401ee4:	bl	4015b0 <__errno_location@plt>
  401ee8:	ldr	w8, [x0]
  401eec:	cmp	w8, #0x20
  401ef0:	b.ne	401f10 <ferror@plt+0x910>  // b.any
  401ef4:	adrp	x8, 415000 <ferror@plt+0x13a00>
  401ef8:	ldr	x0, [x8, #448]
  401efc:	bl	401f44 <ferror@plt+0x944>
  401f00:	cbnz	w0, 401f30 <ferror@plt+0x930>
  401f04:	ldr	x19, [sp, #16]
  401f08:	ldp	x29, x30, [sp], #32
  401f0c:	ret
  401f10:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401f14:	add	x1, x1, #0xf02
  401f18:	mov	w2, #0x5                   	// #5
  401f1c:	mov	x0, xzr
  401f20:	mov	w19, w8
  401f24:	bl	401570 <dcgettext@plt>
  401f28:	cbnz	w19, 401f38 <ferror@plt+0x938>
  401f2c:	bl	401540 <warnx@plt>
  401f30:	mov	w0, #0x1                   	// #1
  401f34:	bl	4012d0 <_exit@plt>
  401f38:	bl	4014b0 <warn@plt>
  401f3c:	mov	w0, #0x1                   	// #1
  401f40:	bl	4012d0 <_exit@plt>
  401f44:	stp	x29, x30, [sp, #-32]!
  401f48:	stp	x20, x19, [sp, #16]
  401f4c:	mov	x29, sp
  401f50:	mov	x20, x0
  401f54:	bl	4015b0 <__errno_location@plt>
  401f58:	mov	x19, x0
  401f5c:	str	wzr, [x0]
  401f60:	mov	x0, x20
  401f64:	bl	401600 <ferror@plt>
  401f68:	cbnz	w0, 401f78 <ferror@plt+0x978>
  401f6c:	mov	x0, x20
  401f70:	bl	401530 <fflush@plt>
  401f74:	cbz	w0, 401f90 <ferror@plt+0x990>
  401f78:	ldr	w8, [x19]
  401f7c:	cmp	w8, #0x9
  401f80:	csetm	w0, ne  // ne = any
  401f84:	ldp	x20, x19, [sp, #16]
  401f88:	ldp	x29, x30, [sp], #32
  401f8c:	ret
  401f90:	mov	x0, x20
  401f94:	bl	4013b0 <fileno@plt>
  401f98:	tbnz	w0, #31, 401f78 <ferror@plt+0x978>
  401f9c:	bl	401320 <dup@plt>
  401fa0:	tbnz	w0, #31, 401f78 <ferror@plt+0x978>
  401fa4:	bl	401440 <close@plt>
  401fa8:	cbnz	w0, 401f78 <ferror@plt+0x978>
  401fac:	b	401f84 <ferror@plt+0x984>
  401fb0:	sub	sp, sp, #0xb0
  401fb4:	stp	x29, x30, [sp, #144]
  401fb8:	add	x29, sp, #0x90
  401fbc:	str	x19, [sp, #160]
  401fc0:	mov	x19, x0
  401fc4:	sub	x0, x29, #0x20
  401fc8:	mov	x1, xzr
  401fcc:	bl	401420 <gettimeofday@plt>
  401fd0:	cbz	w0, 401ff0 <ferror@plt+0x9f0>
  401fd4:	bl	4015b0 <__errno_location@plt>
  401fd8:	ldr	w8, [x0]
  401fdc:	neg	w0, w8
  401fe0:	ldr	x19, [sp, #160]
  401fe4:	ldp	x29, x30, [sp, #144]
  401fe8:	add	sp, sp, #0xb0
  401fec:	ret
  401ff0:	sub	x1, x29, #0x10
  401ff4:	mov	w0, #0x7                   	// #7
  401ff8:	bl	401380 <clock_gettime@plt>
  401ffc:	cbz	w0, 402020 <ferror@plt+0xa20>
  402000:	mov	x0, sp
  402004:	bl	401350 <sysinfo@plt>
  402008:	cbnz	w0, 401fd4 <ferror@plt+0x9d4>
  40200c:	ldur	x8, [x29, #-32]
  402010:	ldr	x9, [sp]
  402014:	sub	x8, x8, x9
  402018:	stp	x8, xzr, [x19]
  40201c:	b	401fe0 <ferror@plt+0x9e0>
  402020:	ldur	x8, [x29, #-32]
  402024:	ldp	x9, x10, [x29, #-16]
  402028:	mov	x11, #0xf7cf                	// #63439
  40202c:	movk	x11, #0xe353, lsl #16
  402030:	movk	x11, #0x9ba5, lsl #32
  402034:	movk	x11, #0x20c4, lsl #48
  402038:	sub	x9, x8, x9
  40203c:	ldur	x8, [x29, #-24]
  402040:	smulh	x10, x10, x11
  402044:	asr	x11, x10, #7
  402048:	add	x10, x11, x10, lsr #63
  40204c:	subs	x8, x8, x10
  402050:	mov	w0, wzr
  402054:	stp	x9, x8, [x19]
  402058:	b.pl	401fe0 <ferror@plt+0x9e0>  // b.nfrst
  40205c:	mov	w10, #0x4240                	// #16960
  402060:	movk	w10, #0xf, lsl #16
  402064:	sub	x9, x9, #0x1
  402068:	add	x8, x8, x10
  40206c:	stp	x9, x8, [x19]
  402070:	b	401fe0 <ferror@plt+0x9e0>
  402074:	sub	sp, sp, #0x30
  402078:	str	x19, [sp, #32]
  40207c:	mov	x19, x0
  402080:	mov	x1, sp
  402084:	mov	w0, #0x4                   	// #4
  402088:	stp	x29, x30, [sp, #16]
  40208c:	add	x29, sp, #0x10
  402090:	bl	401380 <clock_gettime@plt>
  402094:	cbnz	w0, 4020c4 <ferror@plt+0xac4>
  402098:	ldr	x8, [sp]
  40209c:	mov	x9, #0xf7cf                	// #63439
  4020a0:	movk	x9, #0xe353, lsl #16
  4020a4:	movk	x9, #0x9ba5, lsl #32
  4020a8:	str	x8, [x19]
  4020ac:	ldr	x8, [sp, #8]
  4020b0:	movk	x9, #0x20c4, lsl #48
  4020b4:	smulh	x8, x8, x9
  4020b8:	asr	x9, x8, #7
  4020bc:	add	x8, x9, x8, lsr #63
  4020c0:	str	x8, [x19, #8]
  4020c4:	ldr	x19, [sp, #32]
  4020c8:	ldp	x29, x30, [sp, #16]
  4020cc:	add	sp, sp, #0x30
  4020d0:	ret
  4020d4:	adrp	x8, 415000 <ferror@plt+0x13a00>
  4020d8:	str	w0, [x8, #440]
  4020dc:	ret
  4020e0:	sub	sp, sp, #0x80
  4020e4:	stp	x29, x30, [sp, #32]
  4020e8:	stp	x28, x27, [sp, #48]
  4020ec:	stp	x26, x25, [sp, #64]
  4020f0:	stp	x24, x23, [sp, #80]
  4020f4:	stp	x22, x21, [sp, #96]
  4020f8:	stp	x20, x19, [sp, #112]
  4020fc:	add	x29, sp, #0x20
  402100:	str	xzr, [x1]
  402104:	cbz	x0, 402140 <ferror@plt+0xb40>
  402108:	ldrb	w8, [x0]
  40210c:	mov	x21, x0
  402110:	cbz	w8, 402140 <ferror@plt+0xb40>
  402114:	mov	x20, x2
  402118:	mov	x19, x1
  40211c:	bl	4014c0 <__ctype_b_loc@plt>
  402120:	ldr	x8, [x0]
  402124:	mov	x23, x0
  402128:	mov	x9, x21
  40212c:	ldrb	w10, [x9], #1
  402130:	ldrh	w11, [x8, x10, lsl #1]
  402134:	tbnz	w11, #13, 40212c <ferror@plt+0xb2c>
  402138:	cmp	w10, #0x2d
  40213c:	b.ne	402158 <ferror@plt+0xb58>  // b.any
  402140:	mov	w21, #0xffffffea            	// #-22
  402144:	tbz	w21, #31, 402384 <ferror@plt+0xd84>
  402148:	neg	w19, w21
  40214c:	bl	4015b0 <__errno_location@plt>
  402150:	str	w19, [x0]
  402154:	b	402384 <ferror@plt+0xd84>
  402158:	bl	4015b0 <__errno_location@plt>
  40215c:	mov	x25, x0
  402160:	str	wzr, [x0]
  402164:	sub	x1, x29, #0x8
  402168:	mov	x0, x21
  40216c:	mov	w2, wzr
  402170:	stur	xzr, [x29, #-8]
  402174:	bl	401460 <strtoumax@plt>
  402178:	ldur	x24, [x29, #-8]
  40217c:	str	x0, [sp, #16]
  402180:	cmp	x24, x21
  402184:	b.eq	40219c <ferror@plt+0xb9c>  // b.none
  402188:	add	x8, x0, #0x1
  40218c:	cmp	x8, #0x1
  402190:	b.hi	4021b4 <ferror@plt+0xbb4>  // b.pmore
  402194:	ldr	w8, [x25]
  402198:	cbz	w8, 4021b4 <ferror@plt+0xbb4>
  40219c:	ldr	w8, [x25]
  4021a0:	mov	w9, #0xffffffea            	// #-22
  4021a4:	cmp	w8, #0x0
  4021a8:	csneg	w21, w9, w8, eq  // eq = none
  4021ac:	tbz	w21, #31, 402384 <ferror@plt+0xd84>
  4021b0:	b	402148 <ferror@plt+0xb48>
  4021b4:	cbz	x24, 402374 <ferror@plt+0xd74>
  4021b8:	ldrb	w8, [x24]
  4021bc:	cbz	w8, 402374 <ferror@plt+0xd74>
  4021c0:	mov	w28, wzr
  4021c4:	mov	w21, wzr
  4021c8:	mov	x22, xzr
  4021cc:	b	4021e4 <ferror@plt+0xbe4>
  4021d0:	mov	x27, xzr
  4021d4:	cbz	x22, 40226c <ferror@plt+0xc6c>
  4021d8:	mov	w21, #0xffffffea            	// #-22
  4021dc:	mov	w8, wzr
  4021e0:	tbz	wzr, #0, 402380 <ferror@plt+0xd80>
  4021e4:	ldrb	w8, [x24, #1]
  4021e8:	cmp	w8, #0x61
  4021ec:	b.le	40222c <ferror@plt+0xc2c>
  4021f0:	cmp	w8, #0x62
  4021f4:	b.eq	402234 <ferror@plt+0xc34>  // b.none
  4021f8:	cmp	w8, #0x69
  4021fc:	b.ne	402240 <ferror@plt+0xc40>  // b.any
  402200:	ldrb	w9, [x24, #2]
  402204:	orr	w9, w9, #0x20
  402208:	cmp	w9, #0x62
  40220c:	b.ne	402218 <ferror@plt+0xc18>  // b.any
  402210:	ldrb	w9, [x24, #3]
  402214:	cbz	w9, 4023a8 <ferror@plt+0xda8>
  402218:	cmp	w8, #0x42
  40221c:	b.eq	402234 <ferror@plt+0xc34>  // b.none
  402220:	cmp	w8, #0x62
  402224:	b.ne	40223c <ferror@plt+0xc3c>  // b.any
  402228:	b	402234 <ferror@plt+0xc34>
  40222c:	cmp	w8, #0x42
  402230:	b.ne	40223c <ferror@plt+0xc3c>  // b.any
  402234:	ldrb	w9, [x24, #2]
  402238:	cbz	w9, 4023b0 <ferror@plt+0xdb0>
  40223c:	cbz	w8, 4023a8 <ferror@plt+0xda8>
  402240:	bl	4013a0 <localeconv@plt>
  402244:	cbz	x0, 402254 <ferror@plt+0xc54>
  402248:	ldr	x26, [x0]
  40224c:	cbnz	x26, 40225c <ferror@plt+0xc5c>
  402250:	b	4021d0 <ferror@plt+0xbd0>
  402254:	mov	x26, xzr
  402258:	cbz	x26, 4021d0 <ferror@plt+0xbd0>
  40225c:	mov	x0, x26
  402260:	bl	4012f0 <strlen@plt>
  402264:	mov	x27, x0
  402268:	cbnz	x22, 4021d8 <ferror@plt+0xbd8>
  40226c:	mov	w8, wzr
  402270:	cbz	x26, 4022ec <ferror@plt+0xcec>
  402274:	ldrb	w9, [x24]
  402278:	cbz	w9, 4022f8 <ferror@plt+0xcf8>
  40227c:	mov	x0, x26
  402280:	mov	x1, x24
  402284:	mov	x2, x27
  402288:	bl	4013e0 <strncmp@plt>
  40228c:	cbnz	w0, 4021d8 <ferror@plt+0xbd8>
  402290:	add	x24, x24, x27
  402294:	ldrb	w8, [x24]
  402298:	cmp	w8, #0x30
  40229c:	b.ne	4022b0 <ferror@plt+0xcb0>  // b.any
  4022a0:	ldrb	w8, [x24, #1]!
  4022a4:	add	w28, w28, #0x1
  4022a8:	cmp	w8, #0x30
  4022ac:	b.eq	4022a0 <ferror@plt+0xca0>  // b.none
  4022b0:	ldr	x9, [x23]
  4022b4:	sxtb	x8, w8
  4022b8:	ldrh	w8, [x9, x8, lsl #1]
  4022bc:	tbnz	w8, #11, 402304 <ferror@plt+0xd04>
  4022c0:	mov	x22, xzr
  4022c4:	stur	x24, [x29, #-8]
  4022c8:	cbz	x22, 4022dc <ferror@plt+0xcdc>
  4022cc:	ldur	x8, [x29, #-8]
  4022d0:	cbz	x8, 40235c <ferror@plt+0xd5c>
  4022d4:	ldrb	w8, [x8]
  4022d8:	cbz	w8, 402368 <ferror@plt+0xd68>
  4022dc:	ldur	x24, [x29, #-8]
  4022e0:	mov	w8, #0x1                   	// #1
  4022e4:	tbnz	w8, #0, 4021e4 <ferror@plt+0xbe4>
  4022e8:	b	402380 <ferror@plt+0xd80>
  4022ec:	mov	w21, #0xffffffea            	// #-22
  4022f0:	tbnz	w8, #0, 4021e4 <ferror@plt+0xbe4>
  4022f4:	b	402380 <ferror@plt+0xd80>
  4022f8:	mov	w21, #0xffffffea            	// #-22
  4022fc:	tbnz	w8, #0, 4021e4 <ferror@plt+0xbe4>
  402300:	b	402380 <ferror@plt+0xd80>
  402304:	sub	x1, x29, #0x8
  402308:	mov	x0, x24
  40230c:	mov	w2, wzr
  402310:	str	wzr, [x25]
  402314:	stur	xzr, [x29, #-8]
  402318:	bl	401460 <strtoumax@plt>
  40231c:	ldur	x8, [x29, #-8]
  402320:	mov	x22, x0
  402324:	cmp	x8, x24
  402328:	b.eq	402340 <ferror@plt+0xd40>  // b.none
  40232c:	add	x8, x22, #0x1
  402330:	cmp	x8, #0x1
  402334:	b.hi	4022c8 <ferror@plt+0xcc8>  // b.pmore
  402338:	ldr	w8, [x25]
  40233c:	cbz	w8, 4022c8 <ferror@plt+0xcc8>
  402340:	ldr	w9, [x25]
  402344:	mov	w10, #0xffffffea            	// #-22
  402348:	mov	w8, wzr
  40234c:	cmp	w9, #0x0
  402350:	csneg	w21, w10, w9, eq  // eq = none
  402354:	tbnz	w8, #0, 4021e4 <ferror@plt+0xbe4>
  402358:	b	402380 <ferror@plt+0xd80>
  40235c:	mov	w21, #0xffffffea            	// #-22
  402360:	tbnz	w8, #0, 4021e4 <ferror@plt+0xbe4>
  402364:	b	402380 <ferror@plt+0xd80>
  402368:	mov	w21, #0xffffffea            	// #-22
  40236c:	tbnz	w8, #0, 4021e4 <ferror@plt+0xbe4>
  402370:	b	402380 <ferror@plt+0xd80>
  402374:	mov	w21, wzr
  402378:	ldr	x8, [sp, #16]
  40237c:	str	x8, [x19]
  402380:	tbnz	w21, #31, 402148 <ferror@plt+0xb48>
  402384:	mov	w0, w21
  402388:	ldp	x20, x19, [sp, #112]
  40238c:	ldp	x22, x21, [sp, #96]
  402390:	ldp	x24, x23, [sp, #80]
  402394:	ldp	x26, x25, [sp, #64]
  402398:	ldp	x28, x27, [sp, #48]
  40239c:	ldp	x29, x30, [sp, #32]
  4023a0:	add	sp, sp, #0x80
  4023a4:	ret
  4023a8:	mov	w23, #0x400                 	// #1024
  4023ac:	b	4023b4 <ferror@plt+0xdb4>
  4023b0:	mov	w23, #0x3e8                 	// #1000
  4023b4:	ldrsb	w24, [x24]
  4023b8:	adrp	x21, 404000 <ferror@plt+0x2a00>
  4023bc:	add	x21, x21, #0x19b
  4023c0:	mov	w2, #0x9                   	// #9
  4023c4:	mov	x0, x21
  4023c8:	mov	w1, w24
  4023cc:	bl	401550 <memchr@plt>
  4023d0:	cbnz	x0, 4023f0 <ferror@plt+0xdf0>
  4023d4:	adrp	x21, 404000 <ferror@plt+0x2a00>
  4023d8:	add	x21, x21, #0x1a4
  4023dc:	mov	w2, #0x9                   	// #9
  4023e0:	mov	x0, x21
  4023e4:	mov	w1, w24
  4023e8:	bl	401550 <memchr@plt>
  4023ec:	cbz	x0, 402140 <ferror@plt+0xb40>
  4023f0:	sub	w8, w0, w21
  4023f4:	add	w24, w8, #0x1
  4023f8:	add	x0, sp, #0x10
  4023fc:	mov	w1, w23
  402400:	mov	w2, w24
  402404:	bl	4024c4 <ferror@plt+0xec4>
  402408:	mov	w21, w0
  40240c:	cbz	x20, 402414 <ferror@plt+0xe14>
  402410:	str	w24, [x20]
  402414:	cbz	x22, 402378 <ferror@plt+0xd78>
  402418:	cbz	w24, 402378 <ferror@plt+0xd78>
  40241c:	mov	w8, #0x1                   	// #1
  402420:	add	x0, sp, #0x8
  402424:	mov	w1, w23
  402428:	mov	w2, w24
  40242c:	str	x8, [sp, #8]
  402430:	bl	4024c4 <ferror@plt+0xec4>
  402434:	mov	w8, #0xa                   	// #10
  402438:	cmp	x22, #0xb
  40243c:	b.cc	402450 <ferror@plt+0xe50>  // b.lo, b.ul, b.last
  402440:	add	x8, x8, x8, lsl #2
  402444:	lsl	x8, x8, #1
  402448:	cmp	x8, x22
  40244c:	b.cc	402440 <ferror@plt+0xe40>  // b.lo, b.ul, b.last
  402450:	cmp	w28, #0x1
  402454:	b.lt	402468 <ferror@plt+0xe68>  // b.tstop
  402458:	add	x8, x8, x8, lsl #2
  40245c:	subs	w28, w28, #0x1
  402460:	lsl	x8, x8, #1
  402464:	b.ne	402458 <ferror@plt+0xe58>  // b.any
  402468:	ldp	x10, x9, [sp, #8]
  40246c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402470:	mov	w13, #0x1                   	// #1
  402474:	movk	x11, #0xcccd
  402478:	mov	w12, #0xa                   	// #10
  40247c:	b	402490 <ferror@plt+0xe90>
  402480:	cmp	x22, #0x9
  402484:	mov	x22, x14
  402488:	mov	x13, x15
  40248c:	b.ls	4024bc <ferror@plt+0xebc>  // b.plast
  402490:	umulh	x14, x22, x11
  402494:	lsr	x14, x14, #3
  402498:	add	x15, x13, x13, lsl #2
  40249c:	msub	x16, x14, x12, x22
  4024a0:	lsl	x15, x15, #1
  4024a4:	cbz	x16, 402480 <ferror@plt+0xe80>
  4024a8:	udiv	x13, x8, x13
  4024ac:	udiv	x13, x13, x16
  4024b0:	udiv	x13, x10, x13
  4024b4:	add	x9, x9, x13
  4024b8:	b	402480 <ferror@plt+0xe80>
  4024bc:	str	x9, [sp, #16]
  4024c0:	b	402378 <ferror@plt+0xd78>
  4024c4:	cbz	w2, 4024ec <ferror@plt+0xeec>
  4024c8:	sxtw	x8, w1
  4024cc:	ldr	x9, [x0]
  4024d0:	umulh	x10, x8, x9
  4024d4:	cmp	xzr, x10
  4024d8:	b.ne	4024f4 <ferror@plt+0xef4>  // b.any
  4024dc:	sub	w2, w2, #0x1
  4024e0:	mul	x9, x9, x8
  4024e4:	str	x9, [x0]
  4024e8:	cbnz	w2, 4024cc <ferror@plt+0xecc>
  4024ec:	mov	w0, wzr
  4024f0:	ret
  4024f4:	mov	w0, #0xffffffde            	// #-34
  4024f8:	ret
  4024fc:	stp	x29, x30, [sp, #-16]!
  402500:	mov	x2, xzr
  402504:	mov	x29, sp
  402508:	bl	4020e0 <ferror@plt+0xae0>
  40250c:	ldp	x29, x30, [sp], #16
  402510:	ret
  402514:	stp	x29, x30, [sp, #-48]!
  402518:	stp	x22, x21, [sp, #16]
  40251c:	stp	x20, x19, [sp, #32]
  402520:	mov	x20, x1
  402524:	mov	x19, x0
  402528:	mov	x21, x0
  40252c:	mov	x29, sp
  402530:	cbz	x0, 402560 <ferror@plt+0xf60>
  402534:	ldrb	w22, [x19]
  402538:	mov	x21, x19
  40253c:	cbz	w22, 402560 <ferror@plt+0xf60>
  402540:	mov	x21, x19
  402544:	bl	4014c0 <__ctype_b_loc@plt>
  402548:	ldr	x8, [x0]
  40254c:	and	x9, x22, #0xff
  402550:	ldrh	w8, [x8, x9, lsl #1]
  402554:	tbz	w8, #11, 402560 <ferror@plt+0xf60>
  402558:	ldrb	w22, [x21, #1]!
  40255c:	cbnz	w22, 402544 <ferror@plt+0xf44>
  402560:	cbz	x20, 402568 <ferror@plt+0xf68>
  402564:	str	x21, [x20]
  402568:	cmp	x21, x19
  40256c:	b.ls	402580 <ferror@plt+0xf80>  // b.plast
  402570:	ldrb	w8, [x21]
  402574:	cmp	w8, #0x0
  402578:	cset	w0, eq  // eq = none
  40257c:	b	402584 <ferror@plt+0xf84>
  402580:	mov	w0, wzr
  402584:	ldp	x20, x19, [sp, #32]
  402588:	ldp	x22, x21, [sp, #16]
  40258c:	ldp	x29, x30, [sp], #48
  402590:	ret
  402594:	stp	x29, x30, [sp, #-48]!
  402598:	stp	x22, x21, [sp, #16]
  40259c:	stp	x20, x19, [sp, #32]
  4025a0:	mov	x20, x1
  4025a4:	mov	x19, x0
  4025a8:	mov	x21, x0
  4025ac:	mov	x29, sp
  4025b0:	cbz	x0, 4025e0 <ferror@plt+0xfe0>
  4025b4:	ldrb	w22, [x19]
  4025b8:	mov	x21, x19
  4025bc:	cbz	w22, 4025e0 <ferror@plt+0xfe0>
  4025c0:	mov	x21, x19
  4025c4:	bl	4014c0 <__ctype_b_loc@plt>
  4025c8:	ldr	x8, [x0]
  4025cc:	and	x9, x22, #0xff
  4025d0:	ldrh	w8, [x8, x9, lsl #1]
  4025d4:	tbz	w8, #12, 4025e0 <ferror@plt+0xfe0>
  4025d8:	ldrb	w22, [x21, #1]!
  4025dc:	cbnz	w22, 4025c4 <ferror@plt+0xfc4>
  4025e0:	cbz	x20, 4025e8 <ferror@plt+0xfe8>
  4025e4:	str	x21, [x20]
  4025e8:	cmp	x21, x19
  4025ec:	b.ls	402600 <ferror@plt+0x1000>  // b.plast
  4025f0:	ldrb	w8, [x21]
  4025f4:	cmp	w8, #0x0
  4025f8:	cset	w0, eq  // eq = none
  4025fc:	b	402604 <ferror@plt+0x1004>
  402600:	mov	w0, wzr
  402604:	ldp	x20, x19, [sp, #32]
  402608:	ldp	x22, x21, [sp, #16]
  40260c:	ldp	x29, x30, [sp], #48
  402610:	ret
  402614:	sub	sp, sp, #0x100
  402618:	stp	x29, x30, [sp, #208]
  40261c:	add	x29, sp, #0xd0
  402620:	mov	x8, #0xffffffffffffffd0    	// #-48
  402624:	mov	x9, sp
  402628:	sub	x10, x29, #0x50
  40262c:	stp	x22, x21, [sp, #224]
  402630:	stp	x20, x19, [sp, #240]
  402634:	mov	x20, x1
  402638:	mov	x19, x0
  40263c:	movk	x8, #0xff80, lsl #32
  402640:	add	x11, x29, #0x30
  402644:	add	x9, x9, #0x80
  402648:	add	x22, x10, #0x30
  40264c:	stp	x2, x3, [x29, #-80]
  402650:	stp	x4, x5, [x29, #-64]
  402654:	stp	x6, x7, [x29, #-48]
  402658:	stp	q1, q2, [sp, #16]
  40265c:	stp	q3, q4, [sp, #48]
  402660:	str	q0, [sp]
  402664:	stp	q5, q6, [sp, #80]
  402668:	str	q7, [sp, #112]
  40266c:	stp	x9, x8, [x29, #-16]
  402670:	stp	x11, x22, [x29, #-32]
  402674:	ldursw	x8, [x29, #-8]
  402678:	tbz	w8, #31, 40268c <ferror@plt+0x108c>
  40267c:	add	w9, w8, #0x8
  402680:	cmp	w9, #0x0
  402684:	stur	w9, [x29, #-8]
  402688:	b.le	4026ec <ferror@plt+0x10ec>
  40268c:	ldur	x8, [x29, #-32]
  402690:	add	x9, x8, #0x8
  402694:	stur	x9, [x29, #-32]
  402698:	ldr	x1, [x8]
  40269c:	cbz	x1, 402708 <ferror@plt+0x1108>
  4026a0:	ldursw	x8, [x29, #-8]
  4026a4:	tbz	w8, #31, 4026b8 <ferror@plt+0x10b8>
  4026a8:	add	w9, w8, #0x8
  4026ac:	cmp	w9, #0x0
  4026b0:	stur	w9, [x29, #-8]
  4026b4:	b.le	4026fc <ferror@plt+0x10fc>
  4026b8:	ldur	x8, [x29, #-32]
  4026bc:	add	x9, x8, #0x8
  4026c0:	stur	x9, [x29, #-32]
  4026c4:	ldr	x21, [x8]
  4026c8:	cbz	x21, 402708 <ferror@plt+0x1108>
  4026cc:	mov	x0, x19
  4026d0:	bl	4014a0 <strcmp@plt>
  4026d4:	cbz	w0, 402724 <ferror@plt+0x1124>
  4026d8:	mov	x0, x19
  4026dc:	mov	x1, x21
  4026e0:	bl	4014a0 <strcmp@plt>
  4026e4:	cbnz	w0, 402674 <ferror@plt+0x1074>
  4026e8:	b	402728 <ferror@plt+0x1128>
  4026ec:	add	x8, x22, x8
  4026f0:	ldr	x1, [x8]
  4026f4:	cbnz	x1, 4026a0 <ferror@plt+0x10a0>
  4026f8:	b	402708 <ferror@plt+0x1108>
  4026fc:	add	x8, x22, x8
  402700:	ldr	x21, [x8]
  402704:	cbnz	x21, 4026cc <ferror@plt+0x10cc>
  402708:	adrp	x8, 415000 <ferror@plt+0x13a00>
  40270c:	ldr	w0, [x8, #440]
  402710:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402714:	add	x1, x1, #0x1ad
  402718:	mov	x2, x20
  40271c:	mov	x3, x19
  402720:	bl	401580 <errx@plt>
  402724:	mov	w0, #0x1                   	// #1
  402728:	ldp	x20, x19, [sp, #240]
  40272c:	ldp	x22, x21, [sp, #224]
  402730:	ldp	x29, x30, [sp, #208]
  402734:	add	sp, sp, #0x100
  402738:	ret
  40273c:	cbz	x1, 402760 <ferror@plt+0x1160>
  402740:	sxtb	w8, w2
  402744:	ldrsb	w9, [x0]
  402748:	cbz	w9, 402760 <ferror@plt+0x1160>
  40274c:	cmp	w8, w9
  402750:	b.eq	402764 <ferror@plt+0x1164>  // b.none
  402754:	sub	x1, x1, #0x1
  402758:	add	x0, x0, #0x1
  40275c:	cbnz	x1, 402744 <ferror@plt+0x1144>
  402760:	mov	x0, xzr
  402764:	ret
  402768:	stp	x29, x30, [sp, #-32]!
  40276c:	stp	x20, x19, [sp, #16]
  402770:	mov	x29, sp
  402774:	mov	x20, x1
  402778:	mov	x19, x0
  40277c:	bl	4027bc <ferror@plt+0x11bc>
  402780:	cmp	w0, w0, sxth
  402784:	b.ne	402794 <ferror@plt+0x1194>  // b.any
  402788:	ldp	x20, x19, [sp, #16]
  40278c:	ldp	x29, x30, [sp], #32
  402790:	ret
  402794:	bl	4015b0 <__errno_location@plt>
  402798:	mov	w8, #0x22                  	// #34
  40279c:	str	w8, [x0]
  4027a0:	adrp	x8, 415000 <ferror@plt+0x13a00>
  4027a4:	ldr	w0, [x8, #440]
  4027a8:	adrp	x1, 404000 <ferror@plt+0x2a00>
  4027ac:	add	x1, x1, #0x1ad
  4027b0:	mov	x2, x20
  4027b4:	mov	x3, x19
  4027b8:	bl	4015d0 <err@plt>
  4027bc:	stp	x29, x30, [sp, #-32]!
  4027c0:	stp	x20, x19, [sp, #16]
  4027c4:	mov	x29, sp
  4027c8:	mov	x20, x1
  4027cc:	mov	x19, x0
  4027d0:	bl	402894 <ferror@plt+0x1294>
  4027d4:	cmp	x0, w0, sxtw
  4027d8:	b.ne	4027e8 <ferror@plt+0x11e8>  // b.any
  4027dc:	ldp	x20, x19, [sp, #16]
  4027e0:	ldp	x29, x30, [sp], #32
  4027e4:	ret
  4027e8:	bl	4015b0 <__errno_location@plt>
  4027ec:	mov	w8, #0x22                  	// #34
  4027f0:	str	w8, [x0]
  4027f4:	adrp	x8, 415000 <ferror@plt+0x13a00>
  4027f8:	ldr	w0, [x8, #440]
  4027fc:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402800:	add	x1, x1, #0x1ad
  402804:	mov	x2, x20
  402808:	mov	x3, x19
  40280c:	bl	4015d0 <err@plt>
  402810:	stp	x29, x30, [sp, #-16]!
  402814:	mov	w2, #0xa                   	// #10
  402818:	mov	x29, sp
  40281c:	bl	402828 <ferror@plt+0x1228>
  402820:	ldp	x29, x30, [sp], #16
  402824:	ret
  402828:	stp	x29, x30, [sp, #-32]!
  40282c:	stp	x20, x19, [sp, #16]
  402830:	mov	x29, sp
  402834:	mov	x20, x1
  402838:	mov	x19, x0
  40283c:	bl	40294c <ferror@plt+0x134c>
  402840:	cmp	w0, #0x10, lsl #12
  402844:	b.cs	402854 <ferror@plt+0x1254>  // b.hs, b.nlast
  402848:	ldp	x20, x19, [sp, #16]
  40284c:	ldp	x29, x30, [sp], #32
  402850:	ret
  402854:	bl	4015b0 <__errno_location@plt>
  402858:	mov	w8, #0x22                  	// #34
  40285c:	str	w8, [x0]
  402860:	adrp	x8, 415000 <ferror@plt+0x13a00>
  402864:	ldr	w0, [x8, #440]
  402868:	adrp	x1, 404000 <ferror@plt+0x2a00>
  40286c:	add	x1, x1, #0x1ad
  402870:	mov	x2, x20
  402874:	mov	x3, x19
  402878:	bl	4015d0 <err@plt>
  40287c:	stp	x29, x30, [sp, #-16]!
  402880:	mov	w2, #0x10                  	// #16
  402884:	mov	x29, sp
  402888:	bl	402828 <ferror@plt+0x1228>
  40288c:	ldp	x29, x30, [sp], #16
  402890:	ret
  402894:	stp	x29, x30, [sp, #-48]!
  402898:	mov	x29, sp
  40289c:	str	x21, [sp, #16]
  4028a0:	stp	x20, x19, [sp, #32]
  4028a4:	mov	x20, x1
  4028a8:	mov	x19, x0
  4028ac:	str	xzr, [x29, #24]
  4028b0:	bl	4015b0 <__errno_location@plt>
  4028b4:	mov	x21, x0
  4028b8:	str	wzr, [x0]
  4028bc:	cbz	x19, 402908 <ferror@plt+0x1308>
  4028c0:	ldrb	w8, [x19]
  4028c4:	cbz	w8, 402908 <ferror@plt+0x1308>
  4028c8:	add	x1, x29, #0x18
  4028cc:	mov	w2, #0xa                   	// #10
  4028d0:	mov	x0, x19
  4028d4:	bl	401330 <strtoimax@plt>
  4028d8:	ldr	w8, [x21]
  4028dc:	cbnz	w8, 402908 <ferror@plt+0x1308>
  4028e0:	ldr	x8, [x29, #24]
  4028e4:	cmp	x8, x19
  4028e8:	b.eq	402908 <ferror@plt+0x1308>  // b.none
  4028ec:	cbz	x8, 4028f8 <ferror@plt+0x12f8>
  4028f0:	ldrb	w8, [x8]
  4028f4:	cbnz	w8, 402908 <ferror@plt+0x1308>
  4028f8:	ldp	x20, x19, [sp, #32]
  4028fc:	ldr	x21, [sp, #16]
  402900:	ldp	x29, x30, [sp], #48
  402904:	ret
  402908:	ldr	w8, [x21]
  40290c:	adrp	x9, 415000 <ferror@plt+0x13a00>
  402910:	ldr	w0, [x9, #440]
  402914:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402918:	add	x1, x1, #0x1ad
  40291c:	mov	x2, x20
  402920:	mov	x3, x19
  402924:	cmp	w8, #0x22
  402928:	b.ne	402930 <ferror@plt+0x1330>  // b.any
  40292c:	bl	4015d0 <err@plt>
  402930:	bl	401580 <errx@plt>
  402934:	stp	x29, x30, [sp, #-16]!
  402938:	mov	w2, #0xa                   	// #10
  40293c:	mov	x29, sp
  402940:	bl	40294c <ferror@plt+0x134c>
  402944:	ldp	x29, x30, [sp], #16
  402948:	ret
  40294c:	stp	x29, x30, [sp, #-32]!
  402950:	stp	x20, x19, [sp, #16]
  402954:	mov	x29, sp
  402958:	mov	x20, x1
  40295c:	mov	x19, x0
  402960:	bl	4029d0 <ferror@plt+0x13d0>
  402964:	lsr	x8, x0, #32
  402968:	cbnz	x8, 402978 <ferror@plt+0x1378>
  40296c:	ldp	x20, x19, [sp, #16]
  402970:	ldp	x29, x30, [sp], #32
  402974:	ret
  402978:	bl	4015b0 <__errno_location@plt>
  40297c:	mov	w8, #0x22                  	// #34
  402980:	str	w8, [x0]
  402984:	adrp	x8, 415000 <ferror@plt+0x13a00>
  402988:	ldr	w0, [x8, #440]
  40298c:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402990:	add	x1, x1, #0x1ad
  402994:	mov	x2, x20
  402998:	mov	x3, x19
  40299c:	bl	4015d0 <err@plt>
  4029a0:	stp	x29, x30, [sp, #-16]!
  4029a4:	mov	w2, #0x10                  	// #16
  4029a8:	mov	x29, sp
  4029ac:	bl	40294c <ferror@plt+0x134c>
  4029b0:	ldp	x29, x30, [sp], #16
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-16]!
  4029bc:	mov	w2, #0xa                   	// #10
  4029c0:	mov	x29, sp
  4029c4:	bl	4029d0 <ferror@plt+0x13d0>
  4029c8:	ldp	x29, x30, [sp], #16
  4029cc:	ret
  4029d0:	sub	sp, sp, #0x40
  4029d4:	stp	x29, x30, [sp, #16]
  4029d8:	stp	x22, x21, [sp, #32]
  4029dc:	stp	x20, x19, [sp, #48]
  4029e0:	add	x29, sp, #0x10
  4029e4:	mov	w22, w2
  4029e8:	mov	x20, x1
  4029ec:	mov	x19, x0
  4029f0:	str	xzr, [sp, #8]
  4029f4:	bl	4015b0 <__errno_location@plt>
  4029f8:	mov	x21, x0
  4029fc:	str	wzr, [x0]
  402a00:	cbz	x19, 402a50 <ferror@plt+0x1450>
  402a04:	ldrb	w8, [x19]
  402a08:	cbz	w8, 402a50 <ferror@plt+0x1450>
  402a0c:	add	x1, sp, #0x8
  402a10:	mov	x0, x19
  402a14:	mov	w2, w22
  402a18:	bl	401460 <strtoumax@plt>
  402a1c:	ldr	w8, [x21]
  402a20:	cbnz	w8, 402a50 <ferror@plt+0x1450>
  402a24:	ldr	x8, [sp, #8]
  402a28:	cmp	x8, x19
  402a2c:	b.eq	402a50 <ferror@plt+0x1450>  // b.none
  402a30:	cbz	x8, 402a3c <ferror@plt+0x143c>
  402a34:	ldrb	w8, [x8]
  402a38:	cbnz	w8, 402a50 <ferror@plt+0x1450>
  402a3c:	ldp	x20, x19, [sp, #48]
  402a40:	ldp	x22, x21, [sp, #32]
  402a44:	ldp	x29, x30, [sp, #16]
  402a48:	add	sp, sp, #0x40
  402a4c:	ret
  402a50:	ldr	w8, [x21]
  402a54:	adrp	x9, 415000 <ferror@plt+0x13a00>
  402a58:	ldr	w0, [x9, #440]
  402a5c:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402a60:	add	x1, x1, #0x1ad
  402a64:	mov	x2, x20
  402a68:	mov	x3, x19
  402a6c:	cmp	w8, #0x22
  402a70:	b.ne	402a78 <ferror@plt+0x1478>  // b.any
  402a74:	bl	4015d0 <err@plt>
  402a78:	bl	401580 <errx@plt>
  402a7c:	stp	x29, x30, [sp, #-16]!
  402a80:	mov	w2, #0x10                  	// #16
  402a84:	mov	x29, sp
  402a88:	bl	4029d0 <ferror@plt+0x13d0>
  402a8c:	ldp	x29, x30, [sp], #16
  402a90:	ret
  402a94:	stp	x29, x30, [sp, #-48]!
  402a98:	mov	x29, sp
  402a9c:	str	x21, [sp, #16]
  402aa0:	stp	x20, x19, [sp, #32]
  402aa4:	mov	x20, x1
  402aa8:	mov	x19, x0
  402aac:	str	xzr, [x29, #24]
  402ab0:	bl	4015b0 <__errno_location@plt>
  402ab4:	mov	x21, x0
  402ab8:	str	wzr, [x0]
  402abc:	cbz	x19, 402b04 <ferror@plt+0x1504>
  402ac0:	ldrb	w8, [x19]
  402ac4:	cbz	w8, 402b04 <ferror@plt+0x1504>
  402ac8:	add	x1, x29, #0x18
  402acc:	mov	x0, x19
  402ad0:	bl	401340 <strtod@plt>
  402ad4:	ldr	w8, [x21]
  402ad8:	cbnz	w8, 402b04 <ferror@plt+0x1504>
  402adc:	ldr	x8, [x29, #24]
  402ae0:	cmp	x8, x19
  402ae4:	b.eq	402b04 <ferror@plt+0x1504>  // b.none
  402ae8:	cbz	x8, 402af4 <ferror@plt+0x14f4>
  402aec:	ldrb	w8, [x8]
  402af0:	cbnz	w8, 402b04 <ferror@plt+0x1504>
  402af4:	ldp	x20, x19, [sp, #32]
  402af8:	ldr	x21, [sp, #16]
  402afc:	ldp	x29, x30, [sp], #48
  402b00:	ret
  402b04:	ldr	w8, [x21]
  402b08:	adrp	x9, 415000 <ferror@plt+0x13a00>
  402b0c:	ldr	w0, [x9, #440]
  402b10:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402b14:	add	x1, x1, #0x1ad
  402b18:	mov	x2, x20
  402b1c:	mov	x3, x19
  402b20:	cmp	w8, #0x22
  402b24:	b.ne	402b2c <ferror@plt+0x152c>  // b.any
  402b28:	bl	4015d0 <err@plt>
  402b2c:	bl	401580 <errx@plt>
  402b30:	stp	x29, x30, [sp, #-48]!
  402b34:	mov	x29, sp
  402b38:	str	x21, [sp, #16]
  402b3c:	stp	x20, x19, [sp, #32]
  402b40:	mov	x20, x1
  402b44:	mov	x19, x0
  402b48:	str	xzr, [x29, #24]
  402b4c:	bl	4015b0 <__errno_location@plt>
  402b50:	mov	x21, x0
  402b54:	str	wzr, [x0]
  402b58:	cbz	x19, 402ba4 <ferror@plt+0x15a4>
  402b5c:	ldrb	w8, [x19]
  402b60:	cbz	w8, 402ba4 <ferror@plt+0x15a4>
  402b64:	add	x1, x29, #0x18
  402b68:	mov	w2, #0xa                   	// #10
  402b6c:	mov	x0, x19
  402b70:	bl	4014d0 <strtol@plt>
  402b74:	ldr	w8, [x21]
  402b78:	cbnz	w8, 402ba4 <ferror@plt+0x15a4>
  402b7c:	ldr	x8, [x29, #24]
  402b80:	cmp	x8, x19
  402b84:	b.eq	402ba4 <ferror@plt+0x15a4>  // b.none
  402b88:	cbz	x8, 402b94 <ferror@plt+0x1594>
  402b8c:	ldrb	w8, [x8]
  402b90:	cbnz	w8, 402ba4 <ferror@plt+0x15a4>
  402b94:	ldp	x20, x19, [sp, #32]
  402b98:	ldr	x21, [sp, #16]
  402b9c:	ldp	x29, x30, [sp], #48
  402ba0:	ret
  402ba4:	ldr	w8, [x21]
  402ba8:	adrp	x9, 415000 <ferror@plt+0x13a00>
  402bac:	ldr	w0, [x9, #440]
  402bb0:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402bb4:	add	x1, x1, #0x1ad
  402bb8:	mov	x2, x20
  402bbc:	mov	x3, x19
  402bc0:	cmp	w8, #0x22
  402bc4:	b.ne	402bcc <ferror@plt+0x15cc>  // b.any
  402bc8:	bl	4015d0 <err@plt>
  402bcc:	bl	401580 <errx@plt>
  402bd0:	stp	x29, x30, [sp, #-48]!
  402bd4:	mov	x29, sp
  402bd8:	str	x21, [sp, #16]
  402bdc:	stp	x20, x19, [sp, #32]
  402be0:	mov	x20, x1
  402be4:	mov	x19, x0
  402be8:	str	xzr, [x29, #24]
  402bec:	bl	4015b0 <__errno_location@plt>
  402bf0:	mov	x21, x0
  402bf4:	str	wzr, [x0]
  402bf8:	cbz	x19, 402c44 <ferror@plt+0x1644>
  402bfc:	ldrb	w8, [x19]
  402c00:	cbz	w8, 402c44 <ferror@plt+0x1644>
  402c04:	add	x1, x29, #0x18
  402c08:	mov	w2, #0xa                   	// #10
  402c0c:	mov	x0, x19
  402c10:	bl	4012e0 <strtoul@plt>
  402c14:	ldr	w8, [x21]
  402c18:	cbnz	w8, 402c44 <ferror@plt+0x1644>
  402c1c:	ldr	x8, [x29, #24]
  402c20:	cmp	x8, x19
  402c24:	b.eq	402c44 <ferror@plt+0x1644>  // b.none
  402c28:	cbz	x8, 402c34 <ferror@plt+0x1634>
  402c2c:	ldrb	w8, [x8]
  402c30:	cbnz	w8, 402c44 <ferror@plt+0x1644>
  402c34:	ldp	x20, x19, [sp, #32]
  402c38:	ldr	x21, [sp, #16]
  402c3c:	ldp	x29, x30, [sp], #48
  402c40:	ret
  402c44:	ldr	w8, [x21]
  402c48:	adrp	x9, 415000 <ferror@plt+0x13a00>
  402c4c:	ldr	w0, [x9, #440]
  402c50:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402c54:	add	x1, x1, #0x1ad
  402c58:	mov	x2, x20
  402c5c:	mov	x3, x19
  402c60:	cmp	w8, #0x22
  402c64:	b.ne	402c6c <ferror@plt+0x166c>  // b.any
  402c68:	bl	4015d0 <err@plt>
  402c6c:	bl	401580 <errx@plt>
  402c70:	sub	sp, sp, #0x30
  402c74:	stp	x20, x19, [sp, #32]
  402c78:	mov	x20, x1
  402c7c:	add	x1, sp, #0x8
  402c80:	stp	x29, x30, [sp, #16]
  402c84:	add	x29, sp, #0x10
  402c88:	mov	x19, x0
  402c8c:	bl	4024fc <ferror@plt+0xefc>
  402c90:	cbnz	w0, 402ca8 <ferror@plt+0x16a8>
  402c94:	ldr	x0, [sp, #8]
  402c98:	ldp	x20, x19, [sp, #32]
  402c9c:	ldp	x29, x30, [sp, #16]
  402ca0:	add	sp, sp, #0x30
  402ca4:	ret
  402ca8:	bl	4015b0 <__errno_location@plt>
  402cac:	adrp	x9, 415000 <ferror@plt+0x13a00>
  402cb0:	ldr	w8, [x0]
  402cb4:	ldr	w0, [x9, #440]
  402cb8:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402cbc:	add	x1, x1, #0x1ad
  402cc0:	mov	x2, x20
  402cc4:	mov	x3, x19
  402cc8:	cbnz	w8, 402cd0 <ferror@plt+0x16d0>
  402ccc:	bl	401580 <errx@plt>
  402cd0:	bl	4015d0 <err@plt>
  402cd4:	stp	x29, x30, [sp, #-32]!
  402cd8:	str	x19, [sp, #16]
  402cdc:	mov	x19, x1
  402ce0:	mov	x1, x2
  402ce4:	mov	x29, sp
  402ce8:	bl	402a94 <ferror@plt+0x1494>
  402cec:	fcvtzs	x8, d0
  402cf0:	mov	x9, #0x848000000000        	// #145685290680320
  402cf4:	movk	x9, #0x412e, lsl #48
  402cf8:	scvtf	d1, x8
  402cfc:	fmov	d2, x9
  402d00:	fsub	d0, d0, d1
  402d04:	fmul	d0, d0, d2
  402d08:	fcvtzs	x9, d0
  402d0c:	stp	x8, x9, [x19]
  402d10:	ldr	x19, [sp, #16]
  402d14:	ldp	x29, x30, [sp], #32
  402d18:	ret
  402d1c:	and	w8, w0, #0xf000
  402d20:	sub	w8, w8, #0x1, lsl #12
  402d24:	lsr	w9, w8, #12
  402d28:	cmp	w9, #0xb
  402d2c:	mov	w8, wzr
  402d30:	b.hi	402d84 <ferror@plt+0x1784>  // b.pmore
  402d34:	adrp	x10, 404000 <ferror@plt+0x2a00>
  402d38:	add	x10, x10, #0x18f
  402d3c:	adr	x11, 402d50 <ferror@plt+0x1750>
  402d40:	ldrb	w12, [x10, x9]
  402d44:	add	x11, x11, x12, lsl #2
  402d48:	mov	w9, #0x64                  	// #100
  402d4c:	br	x11
  402d50:	mov	w9, #0x70                  	// #112
  402d54:	b	402d7c <ferror@plt+0x177c>
  402d58:	mov	w9, #0x63                  	// #99
  402d5c:	b	402d7c <ferror@plt+0x177c>
  402d60:	mov	w9, #0x62                  	// #98
  402d64:	b	402d7c <ferror@plt+0x177c>
  402d68:	mov	w9, #0x6c                  	// #108
  402d6c:	b	402d7c <ferror@plt+0x177c>
  402d70:	mov	w9, #0x73                  	// #115
  402d74:	b	402d7c <ferror@plt+0x177c>
  402d78:	mov	w9, #0x2d                  	// #45
  402d7c:	mov	w8, #0x1                   	// #1
  402d80:	strb	w9, [x1]
  402d84:	tst	w0, #0x100
  402d88:	mov	w9, #0x72                  	// #114
  402d8c:	mov	w10, #0x2d                  	// #45
  402d90:	add	x11, x1, x8
  402d94:	mov	w12, #0x77                  	// #119
  402d98:	csel	w17, w10, w9, eq  // eq = none
  402d9c:	tst	w0, #0x80
  402da0:	mov	w14, #0x53                  	// #83
  402da4:	mov	w15, #0x73                  	// #115
  402da8:	mov	w16, #0x78                  	// #120
  402dac:	strb	w17, [x11]
  402db0:	csel	w17, w10, w12, eq  // eq = none
  402db4:	tst	w0, #0x40
  402db8:	orr	x13, x8, #0x2
  402dbc:	strb	w17, [x11, #1]
  402dc0:	csel	w11, w15, w14, ne  // ne = any
  402dc4:	csel	w17, w16, w10, ne  // ne = any
  402dc8:	tst	w0, #0x800
  402dcc:	csel	w11, w17, w11, eq  // eq = none
  402dd0:	add	x13, x13, x1
  402dd4:	tst	w0, #0x20
  402dd8:	strb	w11, [x13]
  402ddc:	csel	w11, w10, w9, eq  // eq = none
  402de0:	tst	w0, #0x10
  402de4:	strb	w11, [x13, #1]
  402de8:	csel	w11, w10, w12, eq  // eq = none
  402dec:	tst	w0, #0x8
  402df0:	csel	w14, w15, w14, ne  // ne = any
  402df4:	csel	w15, w16, w10, ne  // ne = any
  402df8:	tst	w0, #0x400
  402dfc:	orr	x8, x8, #0x6
  402e00:	csel	w14, w15, w14, eq  // eq = none
  402e04:	tst	w0, #0x4
  402e08:	add	x8, x8, x1
  402e0c:	csel	w9, w10, w9, eq  // eq = none
  402e10:	tst	w0, #0x2
  402e14:	mov	w17, #0x54                  	// #84
  402e18:	strb	w11, [x13, #2]
  402e1c:	mov	w11, #0x74                  	// #116
  402e20:	strb	w14, [x13, #3]
  402e24:	strb	w9, [x8]
  402e28:	csel	w9, w10, w12, eq  // eq = none
  402e2c:	tst	w0, #0x1
  402e30:	strb	w9, [x8, #1]
  402e34:	csel	w9, w11, w17, ne  // ne = any
  402e38:	csel	w10, w16, w10, ne  // ne = any
  402e3c:	tst	w0, #0x200
  402e40:	csel	w9, w10, w9, eq  // eq = none
  402e44:	mov	x0, x1
  402e48:	strb	w9, [x8, #2]
  402e4c:	strb	wzr, [x8, #3]
  402e50:	ret
  402e54:	sub	sp, sp, #0x60
  402e58:	stp	x22, x21, [sp, #64]
  402e5c:	stp	x20, x19, [sp, #80]
  402e60:	mov	x21, x1
  402e64:	mov	w20, w0
  402e68:	add	x22, sp, #0x8
  402e6c:	stp	x29, x30, [sp, #48]
  402e70:	add	x29, sp, #0x30
  402e74:	tbz	w0, #1, 402e84 <ferror@plt+0x1884>
  402e78:	orr	x22, x22, #0x1
  402e7c:	mov	w8, #0x20                  	// #32
  402e80:	strb	w8, [sp, #8]
  402e84:	mov	x0, x21
  402e88:	bl	403024 <ferror@plt+0x1a24>
  402e8c:	cbz	w0, 402eb0 <ferror@plt+0x18b0>
  402e90:	mov	w8, #0x6667                	// #26215
  402e94:	movk	w8, #0x6666, lsl #16
  402e98:	smull	x8, w0, w8
  402e9c:	lsr	x9, x8, #63
  402ea0:	asr	x8, x8, #34
  402ea4:	add	w8, w8, w9
  402ea8:	sxtw	x9, w8
  402eac:	b	402eb4 <ferror@plt+0x18b4>
  402eb0:	mov	x9, xzr
  402eb4:	adrp	x8, 404000 <ferror@plt+0x2a00>
  402eb8:	add	x8, x8, #0x1b6
  402ebc:	ldrb	w11, [x8, x9]
  402ec0:	mov	x10, #0xffffffffffffffff    	// #-1
  402ec4:	lsl	x8, x10, x0
  402ec8:	bic	x8, x21, x8
  402ecc:	cmp	w0, #0x0
  402ed0:	mov	x10, x22
  402ed4:	lsr	x19, x21, x0
  402ed8:	csel	x8, x8, xzr, ne  // ne = any
  402edc:	strb	w11, [x10], #1
  402ee0:	tbz	w20, #0, 402ef4 <ferror@plt+0x18f4>
  402ee4:	cbz	x9, 402ef4 <ferror@plt+0x18f4>
  402ee8:	mov	w9, #0x4269                	// #17001
  402eec:	add	x10, x22, #0x3
  402ef0:	sturh	w9, [x22, #1]
  402ef4:	strb	wzr, [x10]
  402ef8:	cbz	x8, 402f40 <ferror@plt+0x1940>
  402efc:	sub	w9, w0, #0xa
  402f00:	lsr	x8, x8, x9
  402f04:	tbnz	w20, #2, 402f4c <ferror@plt+0x194c>
  402f08:	mov	x10, #0xf5c3                	// #62915
  402f0c:	movk	x10, #0x5c28, lsl #16
  402f10:	add	x9, x8, #0x32
  402f14:	movk	x10, #0xc28f, lsl #32
  402f18:	movk	x10, #0x28f5, lsl #48
  402f1c:	sub	x8, x8, #0x3b6
  402f20:	lsr	x9, x9, #2
  402f24:	cmp	x8, #0x64
  402f28:	umulh	x8, x9, x10
  402f2c:	lsr	x8, x8, #2
  402f30:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  402f34:	cinc	w19, w19, cc  // cc = lo, ul, last
  402f38:	cbnz	x20, 402f7c <ferror@plt+0x197c>
  402f3c:	b	402fec <ferror@plt+0x19ec>
  402f40:	mov	x20, xzr
  402f44:	cbnz	x20, 402f7c <ferror@plt+0x197c>
  402f48:	b	402fec <ferror@plt+0x19ec>
  402f4c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402f50:	add	x8, x8, #0x5
  402f54:	movk	x9, #0xcccd
  402f58:	umulh	x10, x8, x9
  402f5c:	lsr	x20, x10, #3
  402f60:	mul	x9, x20, x9
  402f64:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  402f68:	ror	x9, x9, #1
  402f6c:	movk	x10, #0x1999, lsl #48
  402f70:	cmp	x9, x10
  402f74:	b.ls	402fcc <ferror@plt+0x19cc>  // b.plast
  402f78:	cbz	x20, 402fec <ferror@plt+0x19ec>
  402f7c:	bl	4013a0 <localeconv@plt>
  402f80:	cbz	x0, 402f90 <ferror@plt+0x1990>
  402f84:	ldr	x4, [x0]
  402f88:	cbnz	x4, 402f98 <ferror@plt+0x1998>
  402f8c:	b	402fa0 <ferror@plt+0x19a0>
  402f90:	mov	x4, xzr
  402f94:	cbz	x4, 402fa0 <ferror@plt+0x19a0>
  402f98:	ldrb	w8, [x4]
  402f9c:	cbnz	w8, 402fa8 <ferror@plt+0x19a8>
  402fa0:	adrp	x4, 404000 <ferror@plt+0x2a00>
  402fa4:	add	x4, x4, #0x1be
  402fa8:	adrp	x2, 404000 <ferror@plt+0x2a00>
  402fac:	add	x2, x2, #0x1c0
  402fb0:	add	x0, sp, #0x10
  402fb4:	add	x6, sp, #0x8
  402fb8:	mov	w1, #0x20                  	// #32
  402fbc:	mov	w3, w19
  402fc0:	mov	x5, x20
  402fc4:	bl	401390 <snprintf@plt>
  402fc8:	b	403008 <ferror@plt+0x1a08>
  402fcc:	mov	x9, #0xf5c3                	// #62915
  402fd0:	movk	x9, #0x5c28, lsl #16
  402fd4:	movk	x9, #0xc28f, lsl #32
  402fd8:	lsr	x8, x8, #2
  402fdc:	movk	x9, #0x28f5, lsl #48
  402fe0:	umulh	x8, x8, x9
  402fe4:	lsr	x20, x8, #2
  402fe8:	cbnz	x20, 402f7c <ferror@plt+0x197c>
  402fec:	adrp	x2, 404000 <ferror@plt+0x2a00>
  402ff0:	add	x2, x2, #0x1ca
  402ff4:	add	x0, sp, #0x10
  402ff8:	add	x4, sp, #0x8
  402ffc:	mov	w1, #0x20                  	// #32
  403000:	mov	w3, w19
  403004:	bl	401390 <snprintf@plt>
  403008:	add	x0, sp, #0x10
  40300c:	bl	401430 <strdup@plt>
  403010:	ldp	x20, x19, [sp, #80]
  403014:	ldp	x22, x21, [sp, #64]
  403018:	ldp	x29, x30, [sp, #48]
  40301c:	add	sp, sp, #0x60
  403020:	ret
  403024:	mov	w8, #0xa                   	// #10
  403028:	lsr	x9, x0, x8
  40302c:	cbz	x9, 403040 <ferror@plt+0x1a40>
  403030:	cmp	x8, #0x33
  403034:	add	x8, x8, #0xa
  403038:	b.cc	403028 <ferror@plt+0x1a28>  // b.lo, b.ul, b.last
  40303c:	mov	w8, #0x46                  	// #70
  403040:	sub	w0, w8, #0xa
  403044:	ret
  403048:	stp	x29, x30, [sp, #-80]!
  40304c:	stp	x26, x25, [sp, #16]
  403050:	stp	x24, x23, [sp, #32]
  403054:	stp	x22, x21, [sp, #48]
  403058:	stp	x20, x19, [sp, #64]
  40305c:	mov	x29, sp
  403060:	cbz	x0, 403144 <ferror@plt+0x1b44>
  403064:	mov	x20, x3
  403068:	mov	w19, #0xffffffff            	// #-1
  40306c:	cbz	x3, 403160 <ferror@plt+0x1b60>
  403070:	mov	x21, x2
  403074:	cbz	x2, 403160 <ferror@plt+0x1b60>
  403078:	mov	x22, x1
  40307c:	cbz	x1, 403160 <ferror@plt+0x1b60>
  403080:	ldrb	w8, [x0]
  403084:	cbz	w8, 403160 <ferror@plt+0x1b60>
  403088:	ldrb	w8, [x0]
  40308c:	cbz	w8, 40314c <ferror@plt+0x1b4c>
  403090:	mov	x24, xzr
  403094:	mov	x23, xzr
  403098:	add	x25, x0, #0x1
  40309c:	b	4030a8 <ferror@plt+0x1aa8>
  4030a0:	ldrb	w8, [x25], #1
  4030a4:	cbz	w8, 40315c <ferror@plt+0x1b5c>
  4030a8:	cmp	x24, x21
  4030ac:	b.cs	40311c <ferror@plt+0x1b1c>  // b.hs, b.nlast
  4030b0:	ldrb	w10, [x25]
  4030b4:	sub	x9, x25, #0x1
  4030b8:	cmp	x23, #0x0
  4030bc:	and	w8, w8, #0xff
  4030c0:	csel	x23, x9, x23, eq  // eq = none
  4030c4:	cmp	w8, #0x2c
  4030c8:	csel	x8, x9, xzr, eq  // eq = none
  4030cc:	cmp	w10, #0x0
  4030d0:	csel	x26, x25, x8, eq  // eq = none
  4030d4:	mov	w8, #0x4                   	// #4
  4030d8:	cbz	x23, 403124 <ferror@plt+0x1b24>
  4030dc:	cbz	x26, 403124 <ferror@plt+0x1b24>
  4030e0:	subs	x1, x26, x23
  4030e4:	b.ls	403134 <ferror@plt+0x1b34>  // b.plast
  4030e8:	mov	x0, x23
  4030ec:	blr	x20
  4030f0:	cmn	w0, #0x1
  4030f4:	b.eq	403134 <ferror@plt+0x1b34>  // b.none
  4030f8:	str	w0, [x22, x24, lsl #2]
  4030fc:	ldrb	w8, [x26]
  403100:	mov	x23, xzr
  403104:	add	x24, x24, #0x1
  403108:	cmp	w8, #0x0
  40310c:	cset	w8, eq  // eq = none
  403110:	lsl	w8, w8, #1
  403114:	cbnz	w8, 403128 <ferror@plt+0x1b28>
  403118:	b	4030a0 <ferror@plt+0x1aa0>
  40311c:	mov	w19, #0xfffffffe            	// #-2
  403120:	mov	w8, #0x1                   	// #1
  403124:	cbz	w8, 4030a0 <ferror@plt+0x1aa0>
  403128:	cmp	w8, #0x4
  40312c:	b.eq	4030a0 <ferror@plt+0x1aa0>  // b.none
  403130:	b	403154 <ferror@plt+0x1b54>
  403134:	mov	w19, #0xffffffff            	// #-1
  403138:	mov	w8, #0x1                   	// #1
  40313c:	cbnz	w8, 403128 <ferror@plt+0x1b28>
  403140:	b	4030a0 <ferror@plt+0x1aa0>
  403144:	mov	w19, #0xffffffff            	// #-1
  403148:	b	403160 <ferror@plt+0x1b60>
  40314c:	mov	x24, xzr
  403150:	b	40315c <ferror@plt+0x1b5c>
  403154:	cmp	w8, #0x2
  403158:	b.ne	403160 <ferror@plt+0x1b60>  // b.any
  40315c:	mov	w19, w24
  403160:	mov	w0, w19
  403164:	ldp	x20, x19, [sp, #64]
  403168:	ldp	x22, x21, [sp, #48]
  40316c:	ldp	x24, x23, [sp, #32]
  403170:	ldp	x26, x25, [sp, #16]
  403174:	ldp	x29, x30, [sp], #80
  403178:	ret
  40317c:	stp	x29, x30, [sp, #-32]!
  403180:	str	x19, [sp, #16]
  403184:	mov	x29, sp
  403188:	cbz	x0, 4031ac <ferror@plt+0x1bac>
  40318c:	mov	x19, x3
  403190:	mov	w8, #0xffffffff            	// #-1
  403194:	cbz	x3, 4031b0 <ferror@plt+0x1bb0>
  403198:	ldrb	w9, [x0]
  40319c:	cbz	w9, 4031b0 <ferror@plt+0x1bb0>
  4031a0:	ldr	x8, [x19]
  4031a4:	cmp	x8, x2
  4031a8:	b.ls	4031c0 <ferror@plt+0x1bc0>  // b.plast
  4031ac:	mov	w8, #0xffffffff            	// #-1
  4031b0:	ldr	x19, [sp, #16]
  4031b4:	mov	w0, w8
  4031b8:	ldp	x29, x30, [sp], #32
  4031bc:	ret
  4031c0:	cmp	w9, #0x2b
  4031c4:	b.ne	4031d0 <ferror@plt+0x1bd0>  // b.any
  4031c8:	add	x0, x0, #0x1
  4031cc:	b	4031d4 <ferror@plt+0x1bd4>
  4031d0:	str	xzr, [x19]
  4031d4:	ldr	x8, [x19]
  4031d8:	mov	x3, x4
  4031dc:	add	x1, x1, x8, lsl #2
  4031e0:	sub	x2, x2, x8
  4031e4:	bl	403048 <ferror@plt+0x1a48>
  4031e8:	mov	w8, w0
  4031ec:	cmp	w0, #0x1
  4031f0:	b.lt	4031b0 <ferror@plt+0x1bb0>  // b.tstop
  4031f4:	ldr	x9, [x19]
  4031f8:	add	x9, x9, w8, sxtw
  4031fc:	str	x9, [x19]
  403200:	b	4031b0 <ferror@plt+0x1bb0>
  403204:	stp	x29, x30, [sp, #-80]!
  403208:	stp	x22, x21, [sp, #48]
  40320c:	mov	w21, #0xffffffea            	// #-22
  403210:	str	x25, [sp, #16]
  403214:	stp	x24, x23, [sp, #32]
  403218:	stp	x20, x19, [sp, #64]
  40321c:	mov	x29, sp
  403220:	cbz	x1, 40330c <ferror@plt+0x1d0c>
  403224:	cbz	x0, 40330c <ferror@plt+0x1d0c>
  403228:	mov	x19, x2
  40322c:	cbz	x2, 40330c <ferror@plt+0x1d0c>
  403230:	ldrb	w8, [x0]
  403234:	cbz	w8, 403308 <ferror@plt+0x1d08>
  403238:	mov	x20, x1
  40323c:	mov	x22, xzr
  403240:	add	x23, x0, #0x1
  403244:	mov	w24, #0x1                   	// #1
  403248:	b	403254 <ferror@plt+0x1c54>
  40324c:	ldrb	w8, [x23], #1
  403250:	cbz	w8, 403308 <ferror@plt+0x1d08>
  403254:	mov	x9, x23
  403258:	ldrb	w10, [x9], #-1
  40325c:	cmp	x22, #0x0
  403260:	and	w8, w8, #0xff
  403264:	csel	x22, x9, x22, eq  // eq = none
  403268:	cmp	w8, #0x2c
  40326c:	csel	x8, x9, xzr, eq  // eq = none
  403270:	cmp	w10, #0x0
  403274:	csel	x25, x23, x8, eq  // eq = none
  403278:	mov	w8, #0x4                   	// #4
  40327c:	cbz	x22, 4032e0 <ferror@plt+0x1ce0>
  403280:	cbz	x25, 4032e0 <ferror@plt+0x1ce0>
  403284:	subs	x1, x25, x22
  403288:	b.ls	4032d8 <ferror@plt+0x1cd8>  // b.plast
  40328c:	mov	x0, x22
  403290:	blr	x19
  403294:	tbnz	w0, #31, 4032f0 <ferror@plt+0x1cf0>
  403298:	add	w8, w0, #0x7
  40329c:	cmp	w0, #0x0
  4032a0:	csel	w8, w8, w0, lt  // lt = tstop
  4032a4:	sbfx	x8, x8, #3, #29
  4032a8:	ldrb	w9, [x20, x8]
  4032ac:	and	w10, w0, #0x7
  4032b0:	lsl	w10, w24, w10
  4032b4:	mov	x22, xzr
  4032b8:	orr	w9, w9, w10
  4032bc:	strb	w9, [x20, x8]
  4032c0:	ldrb	w8, [x25]
  4032c4:	cmp	w8, #0x0
  4032c8:	cset	w8, eq  // eq = none
  4032cc:	lsl	w8, w8, #1
  4032d0:	cbnz	w8, 4032e4 <ferror@plt+0x1ce4>
  4032d4:	b	40324c <ferror@plt+0x1c4c>
  4032d8:	mov	w21, #0xffffffff            	// #-1
  4032dc:	mov	w8, #0x1                   	// #1
  4032e0:	cbz	w8, 40324c <ferror@plt+0x1c4c>
  4032e4:	cmp	w8, #0x4
  4032e8:	b.eq	40324c <ferror@plt+0x1c4c>  // b.none
  4032ec:	b	403300 <ferror@plt+0x1d00>
  4032f0:	mov	w8, #0x1                   	// #1
  4032f4:	mov	w21, w0
  4032f8:	cbnz	w8, 4032e4 <ferror@plt+0x1ce4>
  4032fc:	b	40324c <ferror@plt+0x1c4c>
  403300:	cmp	w8, #0x2
  403304:	b.ne	40330c <ferror@plt+0x1d0c>  // b.any
  403308:	mov	w21, wzr
  40330c:	mov	w0, w21
  403310:	ldp	x20, x19, [sp, #64]
  403314:	ldp	x22, x21, [sp, #48]
  403318:	ldp	x24, x23, [sp, #32]
  40331c:	ldr	x25, [sp, #16]
  403320:	ldp	x29, x30, [sp], #80
  403324:	ret
  403328:	stp	x29, x30, [sp, #-64]!
  40332c:	stp	x22, x21, [sp, #32]
  403330:	mov	w21, #0xffffffea            	// #-22
  403334:	stp	x24, x23, [sp, #16]
  403338:	stp	x20, x19, [sp, #48]
  40333c:	mov	x29, sp
  403340:	cbz	x1, 403410 <ferror@plt+0x1e10>
  403344:	cbz	x0, 403410 <ferror@plt+0x1e10>
  403348:	mov	x19, x2
  40334c:	cbz	x2, 403410 <ferror@plt+0x1e10>
  403350:	ldrb	w8, [x0]
  403354:	cbz	w8, 40340c <ferror@plt+0x1e0c>
  403358:	mov	x20, x1
  40335c:	mov	x22, xzr
  403360:	add	x23, x0, #0x1
  403364:	b	403370 <ferror@plt+0x1d70>
  403368:	ldrb	w8, [x23], #1
  40336c:	cbz	w8, 40340c <ferror@plt+0x1e0c>
  403370:	mov	x9, x23
  403374:	ldrb	w10, [x9], #-1
  403378:	cmp	x22, #0x0
  40337c:	and	w8, w8, #0xff
  403380:	csel	x22, x9, x22, eq  // eq = none
  403384:	cmp	w8, #0x2c
  403388:	csel	x8, x9, xzr, eq  // eq = none
  40338c:	cmp	w10, #0x0
  403390:	csel	x24, x23, x8, eq  // eq = none
  403394:	mov	w8, #0x4                   	// #4
  403398:	cbz	x22, 4033e4 <ferror@plt+0x1de4>
  40339c:	cbz	x24, 4033e4 <ferror@plt+0x1de4>
  4033a0:	subs	x1, x24, x22
  4033a4:	b.ls	4033dc <ferror@plt+0x1ddc>  // b.plast
  4033a8:	mov	x0, x22
  4033ac:	blr	x19
  4033b0:	tbnz	x0, #63, 4033f4 <ferror@plt+0x1df4>
  4033b4:	ldr	x8, [x20]
  4033b8:	mov	x22, xzr
  4033bc:	orr	x8, x8, x0
  4033c0:	str	x8, [x20]
  4033c4:	ldrb	w8, [x24]
  4033c8:	cmp	w8, #0x0
  4033cc:	cset	w8, eq  // eq = none
  4033d0:	lsl	w8, w8, #1
  4033d4:	cbnz	w8, 4033e8 <ferror@plt+0x1de8>
  4033d8:	b	403368 <ferror@plt+0x1d68>
  4033dc:	mov	w21, #0xffffffff            	// #-1
  4033e0:	mov	w8, #0x1                   	// #1
  4033e4:	cbz	w8, 403368 <ferror@plt+0x1d68>
  4033e8:	cmp	w8, #0x4
  4033ec:	b.eq	403368 <ferror@plt+0x1d68>  // b.none
  4033f0:	b	403404 <ferror@plt+0x1e04>
  4033f4:	mov	w8, #0x1                   	// #1
  4033f8:	mov	w21, w0
  4033fc:	cbnz	w8, 4033e8 <ferror@plt+0x1de8>
  403400:	b	403368 <ferror@plt+0x1d68>
  403404:	cmp	w8, #0x2
  403408:	b.ne	403410 <ferror@plt+0x1e10>  // b.any
  40340c:	mov	w21, wzr
  403410:	mov	w0, w21
  403414:	ldp	x20, x19, [sp, #48]
  403418:	ldp	x22, x21, [sp, #32]
  40341c:	ldp	x24, x23, [sp, #16]
  403420:	ldp	x29, x30, [sp], #64
  403424:	ret
  403428:	stp	x29, x30, [sp, #-64]!
  40342c:	mov	x29, sp
  403430:	str	x23, [sp, #16]
  403434:	stp	x22, x21, [sp, #32]
  403438:	stp	x20, x19, [sp, #48]
  40343c:	str	xzr, [x29, #24]
  403440:	cbz	x0, 403530 <ferror@plt+0x1f30>
  403444:	mov	w21, w3
  403448:	mov	x19, x2
  40344c:	mov	x23, x1
  403450:	mov	x22, x0
  403454:	str	w3, [x1]
  403458:	str	w3, [x2]
  40345c:	bl	4015b0 <__errno_location@plt>
  403460:	str	wzr, [x0]
  403464:	ldrb	w8, [x22]
  403468:	mov	x20, x0
  40346c:	cmp	w8, #0x3a
  403470:	b.ne	4034b8 <ferror@plt+0x1eb8>  // b.any
  403474:	add	x21, x22, #0x1
  403478:	add	x1, x29, #0x18
  40347c:	mov	w2, #0xa                   	// #10
  403480:	mov	x0, x21
  403484:	bl	4014d0 <strtol@plt>
  403488:	str	w0, [x19]
  40348c:	ldr	w8, [x20]
  403490:	mov	w0, #0xffffffff            	// #-1
  403494:	cbnz	w8, 403530 <ferror@plt+0x1f30>
  403498:	ldr	x8, [x29, #24]
  40349c:	cbz	x8, 403530 <ferror@plt+0x1f30>
  4034a0:	cmp	x8, x21
  4034a4:	mov	w0, #0xffffffff            	// #-1
  4034a8:	b.eq	403530 <ferror@plt+0x1f30>  // b.none
  4034ac:	ldrb	w8, [x8]
  4034b0:	cbz	w8, 40352c <ferror@plt+0x1f2c>
  4034b4:	b	403530 <ferror@plt+0x1f30>
  4034b8:	add	x1, x29, #0x18
  4034bc:	mov	w2, #0xa                   	// #10
  4034c0:	mov	x0, x22
  4034c4:	bl	4014d0 <strtol@plt>
  4034c8:	str	w0, [x23]
  4034cc:	str	w0, [x19]
  4034d0:	ldr	x8, [x29, #24]
  4034d4:	mov	w0, #0xffffffff            	// #-1
  4034d8:	cmp	x8, x22
  4034dc:	b.eq	403530 <ferror@plt+0x1f30>  // b.none
  4034e0:	ldr	w9, [x20]
  4034e4:	cbnz	w9, 403530 <ferror@plt+0x1f30>
  4034e8:	cbz	x8, 403530 <ferror@plt+0x1f30>
  4034ec:	ldrb	w9, [x8]
  4034f0:	cmp	w9, #0x2d
  4034f4:	b.eq	403518 <ferror@plt+0x1f18>  // b.none
  4034f8:	cmp	w9, #0x3a
  4034fc:	b.ne	40352c <ferror@plt+0x1f2c>  // b.any
  403500:	ldrb	w10, [x8, #1]
  403504:	cbz	w10, 403528 <ferror@plt+0x1f28>
  403508:	cmp	w9, #0x3a
  40350c:	b.eq	403518 <ferror@plt+0x1f18>  // b.none
  403510:	cmp	w9, #0x2d
  403514:	b.ne	40352c <ferror@plt+0x1f2c>  // b.any
  403518:	add	x21, x8, #0x1
  40351c:	str	xzr, [x29, #24]
  403520:	str	wzr, [x20]
  403524:	b	403478 <ferror@plt+0x1e78>
  403528:	str	w21, [x19]
  40352c:	mov	w0, wzr
  403530:	ldp	x20, x19, [sp, #48]
  403534:	ldp	x22, x21, [sp, #32]
  403538:	ldr	x23, [sp, #16]
  40353c:	ldp	x29, x30, [sp], #64
  403540:	ret
  403544:	sub	sp, sp, #0x50
  403548:	stp	x20, x19, [sp, #64]
  40354c:	mov	x20, x1
  403550:	mov	x19, x0
  403554:	stp	x29, x30, [sp, #16]
  403558:	stp	x24, x23, [sp, #32]
  40355c:	stp	x22, x21, [sp, #48]
  403560:	add	x29, sp, #0x10
  403564:	mov	w0, wzr
  403568:	cbz	x20, 403634 <ferror@plt+0x2034>
  40356c:	cbz	x19, 403634 <ferror@plt+0x2034>
  403570:	add	x1, sp, #0x8
  403574:	mov	x0, x19
  403578:	bl	40364c <ferror@plt+0x204c>
  40357c:	mov	x21, x0
  403580:	mov	x1, sp
  403584:	mov	x0, x20
  403588:	bl	40364c <ferror@plt+0x204c>
  40358c:	ldp	x24, x22, [sp]
  403590:	adds	x8, x24, x22
  403594:	b.eq	4035c0 <ferror@plt+0x1fc0>  // b.none
  403598:	mov	x23, x0
  40359c:	cmp	x8, #0x1
  4035a0:	b.ne	4035e8 <ferror@plt+0x1fe8>  // b.any
  4035a4:	cbz	x21, 4035cc <ferror@plt+0x1fcc>
  4035a8:	ldrb	w8, [x21]
  4035ac:	cmp	w8, #0x2f
  4035b0:	b.ne	4035cc <ferror@plt+0x1fcc>  // b.any
  4035b4:	mov	w0, #0x1                   	// #1
  4035b8:	cbnz	w0, 403628 <ferror@plt+0x2028>
  4035bc:	b	403564 <ferror@plt+0x1f64>
  4035c0:	mov	w0, #0x1                   	// #1
  4035c4:	cbnz	w0, 403628 <ferror@plt+0x2028>
  4035c8:	b	403564 <ferror@plt+0x1f64>
  4035cc:	cbz	x23, 4035e8 <ferror@plt+0x1fe8>
  4035d0:	ldrb	w8, [x23]
  4035d4:	cmp	w8, #0x2f
  4035d8:	b.ne	4035e8 <ferror@plt+0x1fe8>  // b.any
  4035dc:	mov	w0, #0x1                   	// #1
  4035e0:	cbnz	w0, 403628 <ferror@plt+0x2028>
  4035e4:	b	403564 <ferror@plt+0x1f64>
  4035e8:	mov	w0, #0x3                   	// #3
  4035ec:	cbz	x21, 403614 <ferror@plt+0x2014>
  4035f0:	cbz	x23, 403614 <ferror@plt+0x2014>
  4035f4:	cmp	x22, x24
  4035f8:	b.ne	403614 <ferror@plt+0x2014>  // b.any
  4035fc:	mov	x0, x21
  403600:	mov	x1, x23
  403604:	mov	x2, x22
  403608:	bl	4013e0 <strncmp@plt>
  40360c:	cbz	w0, 40361c <ferror@plt+0x201c>
  403610:	mov	w0, #0x3                   	// #3
  403614:	cbnz	w0, 403628 <ferror@plt+0x2028>
  403618:	b	403564 <ferror@plt+0x1f64>
  40361c:	add	x19, x21, x22
  403620:	add	x20, x23, x24
  403624:	cbz	w0, 403564 <ferror@plt+0x1f64>
  403628:	cmp	w0, #0x3
  40362c:	b.ne	403634 <ferror@plt+0x2034>  // b.any
  403630:	mov	w0, wzr
  403634:	ldp	x20, x19, [sp, #64]
  403638:	ldp	x22, x21, [sp, #48]
  40363c:	ldp	x24, x23, [sp, #32]
  403640:	ldp	x29, x30, [sp, #16]
  403644:	add	sp, sp, #0x50
  403648:	ret
  40364c:	mov	x8, x0
  403650:	str	xzr, [x1]
  403654:	mov	x0, x8
  403658:	cbz	x8, 4036a0 <ferror@plt+0x20a0>
  40365c:	ldrb	w9, [x0]
  403660:	cmp	w9, #0x2f
  403664:	b.ne	403678 <ferror@plt+0x2078>  // b.any
  403668:	mov	x8, x0
  40366c:	ldrb	w10, [x8, #1]!
  403670:	cmp	w10, #0x2f
  403674:	b.eq	403654 <ferror@plt+0x2054>  // b.none
  403678:	cbz	w9, 40369c <ferror@plt+0x209c>
  40367c:	mov	w8, #0x1                   	// #1
  403680:	str	x8, [x1]
  403684:	ldrb	w9, [x0, x8]
  403688:	cbz	w9, 4036a0 <ferror@plt+0x20a0>
  40368c:	cmp	w9, #0x2f
  403690:	b.eq	4036a0 <ferror@plt+0x20a0>  // b.none
  403694:	add	x8, x8, #0x1
  403698:	b	403680 <ferror@plt+0x2080>
  40369c:	mov	x0, xzr
  4036a0:	ret
  4036a4:	stp	x29, x30, [sp, #-64]!
  4036a8:	orr	x8, x0, x1
  4036ac:	stp	x24, x23, [sp, #16]
  4036b0:	stp	x22, x21, [sp, #32]
  4036b4:	stp	x20, x19, [sp, #48]
  4036b8:	mov	x29, sp
  4036bc:	cbz	x8, 4036f0 <ferror@plt+0x20f0>
  4036c0:	mov	x19, x1
  4036c4:	mov	x22, x0
  4036c8:	mov	x20, x2
  4036cc:	cbz	x0, 403704 <ferror@plt+0x2104>
  4036d0:	cbz	x19, 403718 <ferror@plt+0x2118>
  4036d4:	mov	x0, x22
  4036d8:	bl	4012f0 <strlen@plt>
  4036dc:	mvn	x8, x0
  4036e0:	cmp	x8, x20
  4036e4:	b.cs	403720 <ferror@plt+0x2120>  // b.hs, b.nlast
  4036e8:	mov	x21, xzr
  4036ec:	b	40375c <ferror@plt+0x215c>
  4036f0:	adrp	x0, 403000 <ferror@plt+0x1a00>
  4036f4:	add	x0, x0, #0xf5b
  4036f8:	bl	401430 <strdup@plt>
  4036fc:	mov	x21, x0
  403700:	b	40375c <ferror@plt+0x215c>
  403704:	mov	x0, x19
  403708:	mov	x1, x20
  40370c:	bl	401500 <strndup@plt>
  403710:	mov	x21, x0
  403714:	b	40375c <ferror@plt+0x215c>
  403718:	mov	x0, x22
  40371c:	b	4036f8 <ferror@plt+0x20f8>
  403720:	add	x24, x0, x20
  403724:	mov	x23, x0
  403728:	add	x0, x24, #0x1
  40372c:	bl	4013c0 <malloc@plt>
  403730:	mov	x21, x0
  403734:	cbz	x0, 40375c <ferror@plt+0x215c>
  403738:	mov	x0, x21
  40373c:	mov	x1, x22
  403740:	mov	x2, x23
  403744:	bl	4012c0 <memcpy@plt>
  403748:	add	x0, x21, x23
  40374c:	mov	x1, x19
  403750:	mov	x2, x20
  403754:	bl	4012c0 <memcpy@plt>
  403758:	strb	wzr, [x21, x24]
  40375c:	mov	x0, x21
  403760:	ldp	x20, x19, [sp, #48]
  403764:	ldp	x22, x21, [sp, #32]
  403768:	ldp	x24, x23, [sp, #16]
  40376c:	ldp	x29, x30, [sp], #64
  403770:	ret
  403774:	stp	x29, x30, [sp, #-32]!
  403778:	stp	x20, x19, [sp, #16]
  40377c:	mov	x19, x1
  403780:	mov	x20, x0
  403784:	mov	x29, sp
  403788:	cbz	x1, 40379c <ferror@plt+0x219c>
  40378c:	mov	x0, x19
  403790:	bl	4012f0 <strlen@plt>
  403794:	mov	x2, x0
  403798:	b	4037a0 <ferror@plt+0x21a0>
  40379c:	mov	x2, xzr
  4037a0:	mov	x0, x20
  4037a4:	mov	x1, x19
  4037a8:	bl	4036a4 <ferror@plt+0x20a4>
  4037ac:	ldp	x20, x19, [sp, #16]
  4037b0:	ldp	x29, x30, [sp], #32
  4037b4:	ret
  4037b8:	sub	sp, sp, #0x120
  4037bc:	stp	x29, x30, [sp, #256]
  4037c0:	add	x29, sp, #0x100
  4037c4:	add	x9, sp, #0x80
  4037c8:	mov	x10, sp
  4037cc:	mov	x11, #0xffffffffffffffd0    	// #-48
  4037d0:	add	x8, x29, #0x20
  4037d4:	movk	x11, #0xff80, lsl #32
  4037d8:	add	x9, x9, #0x30
  4037dc:	add	x10, x10, #0x80
  4037e0:	stp	x8, x9, [x29, #-32]
  4037e4:	stp	x10, x11, [x29, #-16]
  4037e8:	stp	q1, q2, [sp, #16]
  4037ec:	str	q0, [sp]
  4037f0:	ldp	q0, q1, [x29, #-32]
  4037f4:	stp	x28, x19, [sp, #272]
  4037f8:	mov	x19, x0
  4037fc:	stp	x2, x3, [sp, #128]
  403800:	sub	x0, x29, #0x28
  403804:	sub	x2, x29, #0x50
  403808:	stp	x4, x5, [sp, #144]
  40380c:	stp	x6, x7, [sp, #160]
  403810:	stp	q3, q4, [sp, #48]
  403814:	stp	q5, q6, [sp, #80]
  403818:	str	q7, [sp, #112]
  40381c:	stp	q0, q1, [x29, #-80]
  403820:	bl	4014f0 <vasprintf@plt>
  403824:	tbnz	w0, #31, 40384c <ferror@plt+0x224c>
  403828:	ldur	x1, [x29, #-40]
  40382c:	sxtw	x2, w0
  403830:	mov	x0, x19
  403834:	bl	4036a4 <ferror@plt+0x20a4>
  403838:	ldur	x8, [x29, #-40]
  40383c:	mov	x19, x0
  403840:	mov	x0, x8
  403844:	bl	4014e0 <free@plt>
  403848:	b	403850 <ferror@plt+0x2250>
  40384c:	mov	x19, xzr
  403850:	mov	x0, x19
  403854:	ldp	x28, x19, [sp, #272]
  403858:	ldp	x29, x30, [sp, #256]
  40385c:	add	sp, sp, #0x120
  403860:	ret
  403864:	stp	x29, x30, [sp, #-80]!
  403868:	stp	x24, x23, [sp, #32]
  40386c:	stp	x22, x21, [sp, #48]
  403870:	stp	x20, x19, [sp, #64]
  403874:	ldr	x19, [x0]
  403878:	str	x25, [sp, #16]
  40387c:	mov	x29, sp
  403880:	ldrb	w8, [x19]
  403884:	cbz	w8, 403984 <ferror@plt+0x2384>
  403888:	mov	x20, x0
  40388c:	mov	x22, x1
  403890:	mov	x0, x19
  403894:	mov	x1, x2
  403898:	mov	w23, w3
  40389c:	mov	x21, x2
  4038a0:	bl	401510 <strspn@plt>
  4038a4:	add	x19, x19, x0
  4038a8:	ldrb	w8, [x19]
  4038ac:	cbz	x8, 403980 <ferror@plt+0x2380>
  4038b0:	cbz	w23, 403938 <ferror@plt+0x2338>
  4038b4:	cmp	w8, #0x3f
  4038b8:	b.hi	403950 <ferror@plt+0x2350>  // b.pmore
  4038bc:	mov	w9, #0x1                   	// #1
  4038c0:	lsl	x8, x9, x8
  4038c4:	mov	x9, #0x1                   	// #1
  4038c8:	movk	x9, #0x84, lsl #32
  4038cc:	and	x8, x8, x9
  4038d0:	cbz	x8, 403950 <ferror@plt+0x2350>
  4038d4:	mov	x23, x19
  4038d8:	ldrb	w25, [x23], #1
  4038dc:	add	x1, x29, #0x1c
  4038e0:	strb	wzr, [x29, #29]
  4038e4:	mov	x0, x23
  4038e8:	strb	w25, [x29, #28]
  4038ec:	bl	4039bc <ferror@plt+0x23bc>
  4038f0:	str	x0, [x22]
  4038f4:	add	x8, x0, x19
  4038f8:	ldrb	w9, [x8, #1]
  4038fc:	mov	w8, wzr
  403900:	cbz	w9, 4039a8 <ferror@plt+0x23a8>
  403904:	cmp	w9, w25
  403908:	b.ne	4039a8 <ferror@plt+0x23a8>  // b.any
  40390c:	add	x8, x0, x19
  403910:	ldrsb	w1, [x8, #2]
  403914:	mov	x24, x0
  403918:	cbz	w1, 403928 <ferror@plt+0x2328>
  40391c:	mov	x0, x21
  403920:	bl	401520 <strchr@plt>
  403924:	cbz	x0, 4039a4 <ferror@plt+0x23a4>
  403928:	add	x8, x19, x24
  40392c:	add	x19, x8, #0x2
  403930:	mov	w8, #0x1                   	// #1
  403934:	b	4039ac <ferror@plt+0x23ac>
  403938:	mov	x0, x19
  40393c:	mov	x1, x21
  403940:	bl	401590 <strcspn@plt>
  403944:	str	x0, [x22]
  403948:	add	x22, x19, x0
  40394c:	b	403978 <ferror@plt+0x2378>
  403950:	mov	x0, x19
  403954:	mov	x1, x21
  403958:	bl	4039bc <ferror@plt+0x23bc>
  40395c:	str	x0, [x22]
  403960:	add	x22, x19, x0
  403964:	ldrsb	w1, [x22]
  403968:	cbz	w1, 403978 <ferror@plt+0x2378>
  40396c:	mov	x0, x21
  403970:	bl	401520 <strchr@plt>
  403974:	cbz	x0, 403980 <ferror@plt+0x2380>
  403978:	str	x22, [x20]
  40397c:	b	403988 <ferror@plt+0x2388>
  403980:	str	x19, [x20]
  403984:	mov	x19, xzr
  403988:	mov	x0, x19
  40398c:	ldp	x20, x19, [sp, #64]
  403990:	ldp	x22, x21, [sp, #48]
  403994:	ldp	x24, x23, [sp, #32]
  403998:	ldr	x25, [sp, #16]
  40399c:	ldp	x29, x30, [sp], #80
  4039a0:	ret
  4039a4:	mov	w8, wzr
  4039a8:	mov	x23, x19
  4039ac:	str	x19, [x20]
  4039b0:	mov	x19, x23
  4039b4:	tbz	w8, #0, 403984 <ferror@plt+0x2384>
  4039b8:	b	403988 <ferror@plt+0x2388>
  4039bc:	stp	x29, x30, [sp, #-48]!
  4039c0:	stp	x22, x21, [sp, #16]
  4039c4:	stp	x20, x19, [sp, #32]
  4039c8:	ldrb	w8, [x0]
  4039cc:	mov	x29, sp
  4039d0:	cbz	w8, 403a20 <ferror@plt+0x2420>
  4039d4:	mov	x19, x1
  4039d8:	mov	x22, xzr
  4039dc:	mov	w20, wzr
  4039e0:	add	x21, x0, #0x1
  4039e4:	b	403a08 <ferror@plt+0x2408>
  4039e8:	sxtb	w1, w8
  4039ec:	mov	x0, x19
  4039f0:	bl	401520 <strchr@plt>
  4039f4:	cbnz	x0, 403a2c <ferror@plt+0x242c>
  4039f8:	mov	w20, wzr
  4039fc:	ldrb	w8, [x21, x22]
  403a00:	add	x22, x22, #0x1
  403a04:	cbz	w8, 403a2c <ferror@plt+0x242c>
  403a08:	cbnz	w20, 4039f8 <ferror@plt+0x23f8>
  403a0c:	and	w9, w8, #0xff
  403a10:	cmp	w9, #0x5c
  403a14:	b.ne	4039e8 <ferror@plt+0x23e8>  // b.any
  403a18:	mov	w20, #0x1                   	// #1
  403a1c:	b	4039fc <ferror@plt+0x23fc>
  403a20:	mov	w20, wzr
  403a24:	mov	w22, wzr
  403a28:	b	403a2c <ferror@plt+0x242c>
  403a2c:	sub	w8, w22, w20
  403a30:	ldp	x20, x19, [sp, #32]
  403a34:	ldp	x22, x21, [sp, #16]
  403a38:	sxtw	x0, w8
  403a3c:	ldp	x29, x30, [sp], #48
  403a40:	ret
  403a44:	stp	x29, x30, [sp, #-32]!
  403a48:	str	x19, [sp, #16]
  403a4c:	mov	x19, x0
  403a50:	mov	x29, sp
  403a54:	mov	x0, x19
  403a58:	bl	401410 <fgetc@plt>
  403a5c:	cmn	w0, #0x1
  403a60:	b.eq	403a74 <ferror@plt+0x2474>  // b.none
  403a64:	cmp	w0, #0xa
  403a68:	b.ne	403a54 <ferror@plt+0x2454>  // b.any
  403a6c:	mov	w0, wzr
  403a70:	b	403a78 <ferror@plt+0x2478>
  403a74:	mov	w0, #0x1                   	// #1
  403a78:	ldr	x19, [sp, #16]
  403a7c:	ldp	x29, x30, [sp], #32
  403a80:	ret
  403a84:	nop
  403a88:	stp	x29, x30, [sp, #-64]!
  403a8c:	mov	x29, sp
  403a90:	stp	x19, x20, [sp, #16]
  403a94:	adrp	x20, 414000 <ferror@plt+0x12a00>
  403a98:	add	x20, x20, #0xde0
  403a9c:	stp	x21, x22, [sp, #32]
  403aa0:	adrp	x21, 414000 <ferror@plt+0x12a00>
  403aa4:	add	x21, x21, #0xdd8
  403aa8:	sub	x20, x20, x21
  403aac:	mov	w22, w0
  403ab0:	stp	x23, x24, [sp, #48]
  403ab4:	mov	x23, x1
  403ab8:	mov	x24, x2
  403abc:	bl	401288 <memcpy@plt-0x38>
  403ac0:	cmp	xzr, x20, asr #3
  403ac4:	b.eq	403af0 <ferror@plt+0x24f0>  // b.none
  403ac8:	asr	x20, x20, #3
  403acc:	mov	x19, #0x0                   	// #0
  403ad0:	ldr	x3, [x21, x19, lsl #3]
  403ad4:	mov	x2, x24
  403ad8:	add	x19, x19, #0x1
  403adc:	mov	x1, x23
  403ae0:	mov	w0, w22
  403ae4:	blr	x3
  403ae8:	cmp	x20, x19
  403aec:	b.ne	403ad0 <ferror@plt+0x24d0>  // b.any
  403af0:	ldp	x19, x20, [sp, #16]
  403af4:	ldp	x21, x22, [sp, #32]
  403af8:	ldp	x23, x24, [sp, #48]
  403afc:	ldp	x29, x30, [sp], #64
  403b00:	ret
  403b04:	nop
  403b08:	ret
  403b0c:	nop
  403b10:	adrp	x2, 415000 <ferror@plt+0x13a00>
  403b14:	mov	x1, #0x0                   	// #0
  403b18:	ldr	x2, [x2, #432]
  403b1c:	b	401360 <__cxa_atexit@plt>
  403b20:	mov	x2, x1
  403b24:	mov	w1, w0
  403b28:	mov	w0, #0x0                   	// #0
  403b2c:	b	401560 <__fxstat@plt>

Disassembly of section .fini:

0000000000403b30 <.fini>:
  403b30:	stp	x29, x30, [sp, #-16]!
  403b34:	mov	x29, sp
  403b38:	ldp	x29, x30, [sp], #16
  403b3c:	ret
