<html><body><samp><pre>
<!@TC:1713995407>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: selina.ece.northwestern.edu

# Wed Apr 24 16:50:07 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1713995410> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1713995410> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1713995410> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1713995410> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1713995410> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1713995410> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1713995410> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv" (library work)
Verilog syntax check successful!
Selecting top level module conv
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:3:7:3:13:@N:CG364:@XP_MSG">window.sv(3)</a><!@TM:1713995410> | Synthesizing module window in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	MAXIMUM_SIZE=32'b00000000000000000000000000001001
	MAXIMUM_INPUT_SIZE=32'b00000000000000000000000111000011
	buff_size=32'b00000000000000000000000111000011
   Generated name = window_8s_9s_451s_451s
Running optimization stage 1 on window_8s_9s_451s_451s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv:3:7:3:11:@N:CG364:@XP_MSG">conv.sv(3)</a><!@TM:1713995410> | Synthesizing module conv in library work.
Running optimization stage 1 on conv .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 16:50:07 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1713995410> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv:3:7:3:11:@N:NF107:@XP_MSG">conv.sv(3)</a><!@TM:1713995410> | Selected library: work cell: conv view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv:3:7:3:11:@N:NF107:@XP_MSG">conv.sv(3)</a><!@TM:1713995410> | Selected library: work cell: conv view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 16:50:08 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
Log file for distribution node work.conv.verilog  <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_conv_verilog as a separate process
Compilation of node work.conv finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name               Status      Start time     End Time       Total Real Time     Log File                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.conv.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork//distcomp/distcomp0/distcomp0.log
=============================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1713995410> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 16:50:10 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 16:50:10 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713995407>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1713995411> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv:3:7:3:11:@N:NF107:@XP_MSG">conv.sv(3)</a><!@TM:1713995411> | Selected library: work cell: conv view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv:3:7:3:11:@N:NF107:@XP_MSG">conv.sv(3)</a><!@TM:1713995411> | Selected library: work cell: conv view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 16:50:11 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713995407>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713995407>
# Wed Apr 24 16:50:11 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport6></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1713995412> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1713995412> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window_scck.rpt:@XP_FILE">window_scck.rpt</a>
Printing clock  summary report in "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1713995412> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1713995412> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1713995412> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1713995412> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1713995412> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s6[16][7:0] because it is equivalent to instance window_inst.shift_buffer_s5[30][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s5[30][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s3[114][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s2[226][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s1[450][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s2[225][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s3[113][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s6[15][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s5[29][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s4[57][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s5[28][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s6[14][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s3[112][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Removing sequential instance window_inst.shift_buffer_s1[448][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1713995412> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1713995412> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 122MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start          Requested     Requested     Clock        Clock                     Clock
Level     Clock          Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
0 -       conv|clock     169.7 MHz     5.892         inferred     Autoconstr_clkgroup_0     419  
=================================================================================================



Clock Load Summary
***********************

               Clock     Source          Clock Pin                Non-clock Pin     Non-clock Pin
Clock          Load      Pin             Seq Example              Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------
conv|clock     419       clock(port)     window_s\[0\][7:0].C     -                 -            
=================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:MT529:@XP_MSG">window.sv(140)</a><!@TM:1713995412> | Found inferred clock conv|clock which controls 419 sequential elements including window_inst.rowCounter_s[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1713995412> | Writing default property annotation file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 122MB)

Encoding state machine state_s[2:0] (in view: work.conv(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 130MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 24 16:50:12 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713995407>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713995407>
# Wed Apr 24 16:50:12 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1713995417> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1713995417> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1713995417> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1713995417> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1713995417> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1713995417> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[0] because it is equivalent to instance window_inst.shift_buffer_s4_55_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[0] because it is equivalent to instance window_inst.shift_buffer_s4_55_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[1] because it is equivalent to instance window_inst.shift_buffer_s4_55_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[1] because it is equivalent to instance window_inst.shift_buffer_s4_55_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[2] because it is equivalent to instance window_inst.shift_buffer_s4_55_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[2] because it is equivalent to instance window_inst.shift_buffer_s4_55_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[3] because it is equivalent to instance window_inst.shift_buffer_s4_55_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[3] because it is equivalent to instance window_inst.shift_buffer_s4_55_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[4] because it is equivalent to instance window_inst.shift_buffer_s4_55_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[4] because it is equivalent to instance window_inst.shift_buffer_s4_55_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[5] because it is equivalent to instance window_inst.shift_buffer_s4_55_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[5] because it is equivalent to instance window_inst.shift_buffer_s4_55_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[6] because it is equivalent to instance window_inst.shift_buffer_s4_55_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[6] because it is equivalent to instance window_inst.shift_buffer_s4_55_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_27_[7] because it is equivalent to instance window_inst.shift_buffer_s4_55_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_13_[7] because it is equivalent to instance window_inst.shift_buffer_s4_55_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[0] because it is equivalent to instance window_inst.shift_buffer_s5_26_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[0] because it is equivalent to instance window_inst.shift_buffer_s4_54_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[0] because it is equivalent to instance window_inst.shift_buffer_s5_25_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[0] because it is equivalent to instance window_inst.shift_buffer_s4_53_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[0] because it is equivalent to instance window_inst.shift_buffer_s5_24_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[0] because it is equivalent to instance window_inst.shift_buffer_s4_52_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[0] because it is equivalent to instance window_inst.shift_buffer_s6_9_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[0] because it is equivalent to instance window_inst.shift_buffer_s6_9_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[1] because it is equivalent to instance window_inst.shift_buffer_s5_26_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[1] because it is equivalent to instance window_inst.shift_buffer_s4_54_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[1] because it is equivalent to instance window_inst.shift_buffer_s5_25_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[1] because it is equivalent to instance window_inst.shift_buffer_s4_53_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[1] because it is equivalent to instance window_inst.shift_buffer_s5_24_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[1] because it is equivalent to instance window_inst.shift_buffer_s4_52_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[1] because it is equivalent to instance window_inst.shift_buffer_s6_9_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[1] because it is equivalent to instance window_inst.shift_buffer_s6_9_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[2] because it is equivalent to instance window_inst.shift_buffer_s5_26_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[2] because it is equivalent to instance window_inst.shift_buffer_s4_54_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[2] because it is equivalent to instance window_inst.shift_buffer_s5_25_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[2] because it is equivalent to instance window_inst.shift_buffer_s4_53_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[2] because it is equivalent to instance window_inst.shift_buffer_s5_24_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[2] because it is equivalent to instance window_inst.shift_buffer_s4_52_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[2] because it is equivalent to instance window_inst.shift_buffer_s6_9_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[2] because it is equivalent to instance window_inst.shift_buffer_s6_9_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[3] because it is equivalent to instance window_inst.shift_buffer_s5_26_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[3] because it is equivalent to instance window_inst.shift_buffer_s4_54_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[3] because it is equivalent to instance window_inst.shift_buffer_s5_25_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[3] because it is equivalent to instance window_inst.shift_buffer_s4_53_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[3] because it is equivalent to instance window_inst.shift_buffer_s5_24_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[3] because it is equivalent to instance window_inst.shift_buffer_s4_52_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[3] because it is equivalent to instance window_inst.shift_buffer_s6_9_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[3] because it is equivalent to instance window_inst.shift_buffer_s6_9_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[4] because it is equivalent to instance window_inst.shift_buffer_s5_26_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[4] because it is equivalent to instance window_inst.shift_buffer_s4_54_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[4] because it is equivalent to instance window_inst.shift_buffer_s5_25_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[4] because it is equivalent to instance window_inst.shift_buffer_s4_53_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[4] because it is equivalent to instance window_inst.shift_buffer_s5_24_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[4] because it is equivalent to instance window_inst.shift_buffer_s4_52_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[4] because it is equivalent to instance window_inst.shift_buffer_s6_9_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[4] because it is equivalent to instance window_inst.shift_buffer_s6_9_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[5] because it is equivalent to instance window_inst.shift_buffer_s5_26_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[5] because it is equivalent to instance window_inst.shift_buffer_s4_54_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[5] because it is equivalent to instance window_inst.shift_buffer_s5_25_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[5] because it is equivalent to instance window_inst.shift_buffer_s4_53_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[5] because it is equivalent to instance window_inst.shift_buffer_s5_24_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[5] because it is equivalent to instance window_inst.shift_buffer_s4_52_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[5] because it is equivalent to instance window_inst.shift_buffer_s6_9_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[5] because it is equivalent to instance window_inst.shift_buffer_s6_9_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[6] because it is equivalent to instance window_inst.shift_buffer_s5_26_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[6] because it is equivalent to instance window_inst.shift_buffer_s4_54_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[6] because it is equivalent to instance window_inst.shift_buffer_s5_25_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[6] because it is equivalent to instance window_inst.shift_buffer_s4_53_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[6] because it is equivalent to instance window_inst.shift_buffer_s5_24_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[6] because it is equivalent to instance window_inst.shift_buffer_s4_52_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[6] because it is equivalent to instance window_inst.shift_buffer_s6_9_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[6] because it is equivalent to instance window_inst.shift_buffer_s6_9_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_12_[7] because it is equivalent to instance window_inst.shift_buffer_s5_26_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_26_[7] because it is equivalent to instance window_inst.shift_buffer_s4_54_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_11_[7] because it is equivalent to instance window_inst.shift_buffer_s5_25_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_25_[7] because it is equivalent to instance window_inst.shift_buffer_s4_53_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s6_10_[7] because it is equivalent to instance window_inst.shift_buffer_s5_24_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_24_[7] because it is equivalent to instance window_inst.shift_buffer_s4_52_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_23_[7] because it is equivalent to instance window_inst.shift_buffer_s6_9_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s4_51_[7] because it is equivalent to instance window_inst.shift_buffer_s6_9_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[0] because it is equivalent to instance window_inst.shift_buffer_s4_50_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[1] because it is equivalent to instance window_inst.shift_buffer_s4_50_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[2] because it is equivalent to instance window_inst.shift_buffer_s4_50_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[3] because it is equivalent to instance window_inst.shift_buffer_s4_50_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[4] because it is equivalent to instance window_inst.shift_buffer_s4_50_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[5] because it is equivalent to instance window_inst.shift_buffer_s4_50_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[6] because it is equivalent to instance window_inst.shift_buffer_s4_50_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_22_[7] because it is equivalent to instance window_inst.shift_buffer_s4_50_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_21_[0] because it is equivalent to instance window_inst.shift_buffer_s4_49_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_20_[0] because it is equivalent to instance window_inst.shift_buffer_s4_48_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_19_[0] because it is equivalent to instance window_inst.shift_buffer_s4_47_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_18_[0] because it is equivalent to instance window_inst.shift_buffer_s4_46_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_17_[0] because it is equivalent to instance window_inst.shift_buffer_s4_45_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_16_[0] because it is equivalent to instance window_inst.shift_buffer_s4_44_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_21_[1] because it is equivalent to instance window_inst.shift_buffer_s4_49_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_20_[1] because it is equivalent to instance window_inst.shift_buffer_s4_48_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_19_[1] because it is equivalent to instance window_inst.shift_buffer_s4_47_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_18_[1] because it is equivalent to instance window_inst.shift_buffer_s4_46_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_17_[1] because it is equivalent to instance window_inst.shift_buffer_s4_45_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:BN132:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance window_inst.shift_buffer_s5_16_[1] because it is equivalent to instance window_inst.shift_buffer_s4_44_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synlog/window_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1713995417> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Encoding state machine state_s[2:0] (in view: work.conv(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:MO231:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Found counter in view:work.window_8s_9s_451s_451s(verilog) instance cycleCounter_s[8:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:MO231:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s3_1_addr_cntr_reg[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:MO231:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s1_1_addr_cntr_reg[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:MO231:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s3_addr_cntr_reg[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:MO231:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s1_addr_cntr_reg[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:MO231:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Found counter in view:work.window_8s_9s_451s_451s(verilog) instance rowCounter_s[31:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FX107:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | RAM shift_buffer_s1_0[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FX107:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | RAM shift_buffer_s1_2[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FX107:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | RAM shift_buffer_s3_0[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FX107:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | RAM shift_buffer_s3_2[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_1_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s1_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_1_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@N:BN362:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Removing sequential instance shift_buffer_s3_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 124MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 125MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][0] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][1] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][2] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][3] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][4] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][5] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][6] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@A:BN291:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Boundary register window_inst.shift_buffer_s4\[58\][7] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[0] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[1] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[2] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[3] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[4] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[5] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[6] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[7] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[8] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[9] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[10] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[11] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[12] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[13] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[14] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[15] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[16] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[17] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[18] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[19] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[20] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[21] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[22] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[23] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[24] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[25] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[26] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[27] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[28] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[29] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[30] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1713995417> | Boundary register result[31] (in view: work.conv(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
<font color=#A52A2A>@W:<a href="@W:FA197:@XP_HELP">FA197</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FA197:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} </font>
<font color=#A52A2A>@W:<a href="@W:FA197:@XP_HELP">FA197</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FA197:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} </font>
<font color=#A52A2A>@W:<a href="@W:FA197:@XP_HELP">FA197</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FA197:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} </font>
<font color=#A52A2A>@W:<a href="@W:FA197:@XP_HELP">FA197</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:FA197:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} </font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 130MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 130MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 145MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 153MB)



@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 729 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:window_s\[8\][0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cycloneive_io_ibuf     729        window_s\[8\][0]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 135MB peak: 153MB)

Writing Analyst data base /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/window_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 153MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 153MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1713995417> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1713995417> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 153MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:MT246:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Blackbox synplicity_altsyncram_RAM_RW_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:MT246:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Blackbox synplicity_altsyncram_RAM_RW_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:MT246:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Blackbox synplicity_altsyncram_RAM_RW_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv:140:4:140:13:@W:MT246:@XP_MSG">window.sv(140)</a><!@TM:1713995417> | Blackbox synplicity_altsyncram_RAM_RW is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1713995417> | Found inferred clock conv|clock with period 11.81ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Wed Apr 24 16:50:17 2024</a>
#


Top view:               conv
Requested Frequency:    84.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1713995417> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1713995417> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -2.084

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
conv|clock         84.7 MHz      72.0 MHz      11.808        13.892        -2.084     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       1.0 MHz       1000.000      989.356       10.643     system       system_clkgroup      
========================================================================================================================





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
System      conv|clock  |  11.808      10.644  |  No paths    -      |  No paths    -      |  No paths    -    
conv|clock  System      |  11.808      7.449   |  No paths    -      |  No paths    -      |  No paths    -    
conv|clock  conv|clock  |  11.808      -2.084  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: conv|clock</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                  Arrival           
Instance                Reference      Type       Pin     Net                     Time        Slack 
                        Clock                                                                       
----------------------------------------------------------------------------------------------------
multiply_count_s[2]     conv|clock     dffeas     q       multiply_count_s[2]     0.845       -2.084
multiply_count_s[0]     conv|clock     dffeas     q       multiply_count_s[0]     0.845       -1.908
window_s\[2\][1]        conv|clock     dffeas     q       window_s\[2\][1]        0.845       -1.003
window_s\[3\][1]        conv|clock     dffeas     q       window_s\[3\][1]        0.845       -0.997
window_s\[5\][1]        conv|clock     dffeas     q       window_s\[5\][1]        0.845       -0.989
window_s\[4\][1]        conv|clock     dffeas     q       window_s\[4\][1]        0.845       -0.983
window_s\[2\][2]        conv|clock     dffeas     q       window_s\[2\][2]        0.845       -0.937
window_s\[3\][2]        conv|clock     dffeas     q       window_s\[3\][2]        0.845       -0.931
window_s\[5\][2]        conv|clock     dffeas     q       window_s\[5\][2]        0.845       -0.923
window_s\[4\][2]        conv|clock     dffeas     q       window_s\[4\][2]        0.845       -0.917
====================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

               Starting                                                 Required           
Instance       Reference      Type       Pin     Net                    Time         Slack 
               Clock                                                                       
-------------------------------------------------------------------------------------------
result[31]     conv|clock     dffeas     d       un3_result_c_add31     12.335       -2.084
result[30]     conv|clock     dffeas     d       un3_result_c_add30     12.335       -2.018
result[29]     conv|clock     dffeas     d       un3_result_c_add29     12.335       -1.952
result[28]     conv|clock     dffeas     d       un3_result_c_add28     12.335       -1.886
result[27]     conv|clock     dffeas     d       un3_result_c_add27     12.335       -1.820
result[26]     conv|clock     dffeas     d       un3_result_c_add26     12.335       -1.754
result[25]     conv|clock     dffeas     d       un3_result_c_add25     12.335       -1.688
result[24]     conv|clock     dffeas     d       un3_result_c_add24     12.335       -1.622
result[23]     conv|clock     dffeas     d       un3_result_c_add23     12.335       -1.556
result[22]     conv|clock     dffeas     d       un3_result_c_add22     12.335       -1.490
===========================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window.srr:srsf/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window.srs:fp:98401:114079:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      11.808
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.335

    - Propagation time:                      13.806
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.084

    Number of logic level(s):                38
    Starting point:                          multiply_count_s[2] / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                 Pin           Pin               Arrival     No. of    
Name                                        Type                               Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s[2]                         dffeas                             q             Out     0.232     0.845       -         
multiply_count_s[2]                         Net                                -             -       1.695     -           100       
un1_Mac_SubOps_m_0_m_m_0_a[1]               cycloneive_lcell_comb              datad         In      -         2.540       -         
un1_Mac_SubOps_m_0_m_m_0_a[1]               cycloneive_lcell_comb              combout       Out     0.155     2.695       -         
un1_Mac_SubOps_m_0_m_m_0_a[1]               Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_0_m_m_0[1]                 cycloneive_lcell_comb              datad         In      -         3.020       -         
un1_Mac_SubOps_m_0_m_m_0[1]                 cycloneive_lcell_comb              combout       Out     0.155     3.175       -         
un1_Mac_SubOps_m_0_m_m_0[1]                 Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_0_m[1]                     cycloneive_lcell_comb              datab         In      -         3.501       -         
un1_Mac_SubOps_m_0_m[1]                     cycloneive_lcell_comb              combout       Out     0.443     3.944       -         
un1_Mac_SubOps_m_0_m[1]                     Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_0_x[1]                     cycloneive_lcell_comb              datac         In      -         4.269       -         
un1_Mac_SubOps_m_0_x[1]                     cycloneive_lcell_comb              combout       Out     0.429     4.698       -         
un1_Mac_SubOps_m_0_x[1]                     Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     datab[1]      In      -         5.024       -         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     result[1]     Out     3.966     8.990       -         
result_0[1]                                 Net                                -             -       0.935     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              datab         In      -         9.925       -         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              cout          Out     0.509     10.434      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_1      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cin           In      -         10.434      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cout          Out     0.066     10.500      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_2      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cin           In      -         10.500      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cout          Out     0.066     10.566      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_3      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cin           In      -         10.566      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cout          Out     0.066     10.632      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_4      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cin           In      -         10.632      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cout          Out     0.066     10.698      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_5      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cin           In      -         10.698      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cout          Out     0.066     10.764      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_6      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cin           In      -         10.764      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cout          Out     0.066     10.830      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_7      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cin           In      -         10.830      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cout          Out     0.066     10.896      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_8      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cin           In      -         10.896      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cout          Out     0.066     10.962      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_9      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cin           In      -         10.962      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cout          Out     0.066     11.028      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_10     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cin           In      -         11.028      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cout          Out     0.066     11.094      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_11     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cin           In      -         11.094      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cout          Out     0.066     11.160      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_12     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cin           In      -         11.160      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cout          Out     0.066     11.226      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_13     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cin           In      -         11.226      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cout          Out     0.066     11.292      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_14     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cin           In      -         11.292      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cout          Out     0.066     11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_15     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cin           In      -         11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cout          Out     0.066     11.424      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_16     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              cin           In      -         11.424      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              combout       Out     0.000     11.424      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        Net                                -             -       0.652     -           1         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              datab         In      -         12.076      -         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              combout       Out     0.443     12.519      -         
un3_result_c_v_17                           Net                                -             -       0.533     -           15        
un3_result_c_add17                          cycloneive_lcell_comb              datab         In      -         13.052      -         
un3_result_c_add17                          cycloneive_lcell_comb              cout          Out     0.509     13.561      -         
un3_result_c_carry_17                       Net                                -             -       0.000     -           1         
un3_result_c_add18                          cycloneive_lcell_comb              cin           In      -         13.561      -         
un3_result_c_add18                          cycloneive_lcell_comb              cout          Out     0.066     13.627      -         
un3_result_c_carry_18                       Net                                -             -       0.000     -           1         
un3_result_c_add19                          cycloneive_lcell_comb              cin           In      -         13.627      -         
un3_result_c_add19                          cycloneive_lcell_comb              cout          Out     0.066     13.693      -         
un3_result_c_carry_19                       Net                                -             -       0.000     -           1         
un3_result_c_add20                          cycloneive_lcell_comb              cin           In      -         13.693      -         
un3_result_c_add20                          cycloneive_lcell_comb              cout          Out     0.066     13.759      -         
un3_result_c_carry_20                       Net                                -             -       0.000     -           1         
un3_result_c_add21                          cycloneive_lcell_comb              cin           In      -         13.759      -         
un3_result_c_add21                          cycloneive_lcell_comb              cout          Out     0.066     13.825      -         
un3_result_c_carry_21                       Net                                -             -       0.000     -           1         
un3_result_c_add22                          cycloneive_lcell_comb              cin           In      -         13.825      -         
un3_result_c_add22                          cycloneive_lcell_comb              cout          Out     0.066     13.891      -         
un3_result_c_carry_22                       Net                                -             -       0.000     -           1         
un3_result_c_add23                          cycloneive_lcell_comb              cin           In      -         13.891      -         
un3_result_c_add23                          cycloneive_lcell_comb              cout          Out     0.066     13.957      -         
un3_result_c_carry_23                       Net                                -             -       0.000     -           1         
un3_result_c_add24                          cycloneive_lcell_comb              cin           In      -         13.957      -         
un3_result_c_add24                          cycloneive_lcell_comb              cout          Out     0.066     14.023      -         
un3_result_c_carry_24                       Net                                -             -       0.000     -           1         
un3_result_c_add25                          cycloneive_lcell_comb              cin           In      -         14.023      -         
un3_result_c_add25                          cycloneive_lcell_comb              cout          Out     0.066     14.089      -         
un3_result_c_carry_25                       Net                                -             -       0.000     -           1         
un3_result_c_add26                          cycloneive_lcell_comb              cin           In      -         14.089      -         
un3_result_c_add26                          cycloneive_lcell_comb              cout          Out     0.066     14.155      -         
un3_result_c_carry_26                       Net                                -             -       0.000     -           1         
un3_result_c_add27                          cycloneive_lcell_comb              cin           In      -         14.155      -         
un3_result_c_add27                          cycloneive_lcell_comb              cout          Out     0.066     14.221      -         
un3_result_c_carry_27                       Net                                -             -       0.000     -           1         
un3_result_c_add28                          cycloneive_lcell_comb              cin           In      -         14.221      -         
un3_result_c_add28                          cycloneive_lcell_comb              cout          Out     0.066     14.287      -         
un3_result_c_carry_28                       Net                                -             -       0.000     -           1         
un3_result_c_add29                          cycloneive_lcell_comb              cin           In      -         14.287      -         
un3_result_c_add29                          cycloneive_lcell_comb              cout          Out     0.066     14.353      -         
un3_result_c_carry_29                       Net                                -             -       0.000     -           1         
un3_result_c_add30                          cycloneive_lcell_comb              cin           In      -         14.353      -         
un3_result_c_add30                          cycloneive_lcell_comb              cout          Out     0.066     14.419      -         
un3_result_c_carry_30                       Net                                -             -       0.000     -           1         
un3_result_c_add31                          cycloneive_lcell_comb              cin           In      -         14.419      -         
un3_result_c_add31                          cycloneive_lcell_comb              combout       Out     0.000     14.419      -         
un3_result_c_add31                          Net                                -             -       0.000     -           1         
result[31]                                  dffeas                             d             In      -         14.419      -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 13.892 is 8.775(63.2%) logic and 5.117(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      11.808
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.335

    - Propagation time:                      13.806
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.084

    Number of logic level(s):                38
    Starting point:                          multiply_count_s[2] / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                 Pin           Pin               Arrival     No. of    
Name                                        Type                               Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s[2]                         dffeas                             q             Out     0.232     0.845       -         
multiply_count_s[2]                         Net                                -             -       1.695     -           100       
un1_Mac_SubOps_m_m_m_0_a[1]                 cycloneive_lcell_comb              datad         In      -         2.540       -         
un1_Mac_SubOps_m_m_m_0_a[1]                 cycloneive_lcell_comb              combout       Out     0.155     2.695       -         
un1_Mac_SubOps_m_m_m_0_a[1]                 Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_m_m_0[1]                   cycloneive_lcell_comb              datad         In      -         3.020       -         
un1_Mac_SubOps_m_m_m_0[1]                   cycloneive_lcell_comb              combout       Out     0.155     3.175       -         
un1_Mac_SubOps_m_m_m_0[1]                   Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_m[1]                       cycloneive_lcell_comb              datab         In      -         3.501       -         
un1_Mac_SubOps_m_m[1]                       cycloneive_lcell_comb              combout       Out     0.443     3.944       -         
un1_Mac_SubOps_m_m[1]                       Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m[1]                         cycloneive_lcell_comb              datac         In      -         4.269       -         
un1_Mac_SubOps_m[1]                         cycloneive_lcell_comb              combout       Out     0.429     4.698       -         
un1_Mac_SubOps_m[1]                         Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     dataa[1]      In      -         5.024       -         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     result[1]     Out     3.966     8.990       -         
result_0[1]                                 Net                                -             -       0.935     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              datab         In      -         9.925       -         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              cout          Out     0.509     10.434      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_1      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cin           In      -         10.434      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cout          Out     0.066     10.500      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_2      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cin           In      -         10.500      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cout          Out     0.066     10.566      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_3      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cin           In      -         10.566      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cout          Out     0.066     10.632      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_4      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cin           In      -         10.632      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cout          Out     0.066     10.698      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_5      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cin           In      -         10.698      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cout          Out     0.066     10.764      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_6      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cin           In      -         10.764      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cout          Out     0.066     10.830      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_7      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cin           In      -         10.830      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cout          Out     0.066     10.896      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_8      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cin           In      -         10.896      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cout          Out     0.066     10.962      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_9      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cin           In      -         10.962      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cout          Out     0.066     11.028      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_10     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cin           In      -         11.028      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cout          Out     0.066     11.094      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_11     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cin           In      -         11.094      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cout          Out     0.066     11.160      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_12     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cin           In      -         11.160      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cout          Out     0.066     11.226      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_13     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cin           In      -         11.226      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cout          Out     0.066     11.292      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_14     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cin           In      -         11.292      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cout          Out     0.066     11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_15     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cin           In      -         11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cout          Out     0.066     11.424      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_16     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              cin           In      -         11.424      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              combout       Out     0.000     11.424      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        Net                                -             -       0.652     -           1         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              datab         In      -         12.076      -         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              combout       Out     0.443     12.519      -         
un3_result_c_v_17                           Net                                -             -       0.533     -           15        
un3_result_c_add17                          cycloneive_lcell_comb              datab         In      -         13.052      -         
un3_result_c_add17                          cycloneive_lcell_comb              cout          Out     0.509     13.561      -         
un3_result_c_carry_17                       Net                                -             -       0.000     -           1         
un3_result_c_add18                          cycloneive_lcell_comb              cin           In      -         13.561      -         
un3_result_c_add18                          cycloneive_lcell_comb              cout          Out     0.066     13.627      -         
un3_result_c_carry_18                       Net                                -             -       0.000     -           1         
un3_result_c_add19                          cycloneive_lcell_comb              cin           In      -         13.627      -         
un3_result_c_add19                          cycloneive_lcell_comb              cout          Out     0.066     13.693      -         
un3_result_c_carry_19                       Net                                -             -       0.000     -           1         
un3_result_c_add20                          cycloneive_lcell_comb              cin           In      -         13.693      -         
un3_result_c_add20                          cycloneive_lcell_comb              cout          Out     0.066     13.759      -         
un3_result_c_carry_20                       Net                                -             -       0.000     -           1         
un3_result_c_add21                          cycloneive_lcell_comb              cin           In      -         13.759      -         
un3_result_c_add21                          cycloneive_lcell_comb              cout          Out     0.066     13.825      -         
un3_result_c_carry_21                       Net                                -             -       0.000     -           1         
un3_result_c_add22                          cycloneive_lcell_comb              cin           In      -         13.825      -         
un3_result_c_add22                          cycloneive_lcell_comb              cout          Out     0.066     13.891      -         
un3_result_c_carry_22                       Net                                -             -       0.000     -           1         
un3_result_c_add23                          cycloneive_lcell_comb              cin           In      -         13.891      -         
un3_result_c_add23                          cycloneive_lcell_comb              cout          Out     0.066     13.957      -         
un3_result_c_carry_23                       Net                                -             -       0.000     -           1         
un3_result_c_add24                          cycloneive_lcell_comb              cin           In      -         13.957      -         
un3_result_c_add24                          cycloneive_lcell_comb              cout          Out     0.066     14.023      -         
un3_result_c_carry_24                       Net                                -             -       0.000     -           1         
un3_result_c_add25                          cycloneive_lcell_comb              cin           In      -         14.023      -         
un3_result_c_add25                          cycloneive_lcell_comb              cout          Out     0.066     14.089      -         
un3_result_c_carry_25                       Net                                -             -       0.000     -           1         
un3_result_c_add26                          cycloneive_lcell_comb              cin           In      -         14.089      -         
un3_result_c_add26                          cycloneive_lcell_comb              cout          Out     0.066     14.155      -         
un3_result_c_carry_26                       Net                                -             -       0.000     -           1         
un3_result_c_add27                          cycloneive_lcell_comb              cin           In      -         14.155      -         
un3_result_c_add27                          cycloneive_lcell_comb              cout          Out     0.066     14.221      -         
un3_result_c_carry_27                       Net                                -             -       0.000     -           1         
un3_result_c_add28                          cycloneive_lcell_comb              cin           In      -         14.221      -         
un3_result_c_add28                          cycloneive_lcell_comb              cout          Out     0.066     14.287      -         
un3_result_c_carry_28                       Net                                -             -       0.000     -           1         
un3_result_c_add29                          cycloneive_lcell_comb              cin           In      -         14.287      -         
un3_result_c_add29                          cycloneive_lcell_comb              cout          Out     0.066     14.353      -         
un3_result_c_carry_29                       Net                                -             -       0.000     -           1         
un3_result_c_add30                          cycloneive_lcell_comb              cin           In      -         14.353      -         
un3_result_c_add30                          cycloneive_lcell_comb              cout          Out     0.066     14.419      -         
un3_result_c_carry_30                       Net                                -             -       0.000     -           1         
un3_result_c_add31                          cycloneive_lcell_comb              cin           In      -         14.419      -         
un3_result_c_add31                          cycloneive_lcell_comb              combout       Out     0.000     14.419      -         
un3_result_c_add31                          Net                                -             -       0.000     -           1         
result[31]                                  dffeas                             d             In      -         14.419      -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 13.892 is 8.775(63.2%) logic and 5.117(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      11.808
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.335

    - Propagation time:                      13.792
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.070

    Number of logic level(s):                38
    Starting point:                          multiply_count_s[2] / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                 Pin           Pin               Arrival     No. of    
Name                                        Type                               Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s[2]                         dffeas                             q             Out     0.232     0.845       -         
multiply_count_s[2]                         Net                                -             -       1.695     -           100       
un1_Mac_SubOps_m_m_m_a[1]                   cycloneive_lcell_comb              datad         In      -         2.540       -         
un1_Mac_SubOps_m_m_m_a[1]                   cycloneive_lcell_comb              combout       Out     0.155     2.695       -         
un1_Mac_SubOps_m_m_m_a[1]                   Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_m_m[1]                     cycloneive_lcell_comb              datad         In      -         3.020       -         
un1_Mac_SubOps_m_m_m[1]                     cycloneive_lcell_comb              combout       Out     0.155     3.175       -         
un1_Mac_SubOps_m_m_m[1]                     Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_m[1]                       cycloneive_lcell_comb              datac         In      -         3.501       -         
un1_Mac_SubOps_m_m[1]                       cycloneive_lcell_comb              combout       Out     0.429     3.930       -         
un1_Mac_SubOps_m_m[1]                       Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m[1]                         cycloneive_lcell_comb              datac         In      -         4.255       -         
un1_Mac_SubOps_m[1]                         cycloneive_lcell_comb              combout       Out     0.429     4.684       -         
un1_Mac_SubOps_m[1]                         Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     dataa[1]      In      -         5.010       -         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     result[1]     Out     3.966     8.976       -         
result_0[1]                                 Net                                -             -       0.935     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              datab         In      -         9.911       -         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              cout          Out     0.509     10.420      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_1      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cin           In      -         10.420      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cout          Out     0.066     10.486      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_2      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cin           In      -         10.486      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cout          Out     0.066     10.552      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_3      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cin           In      -         10.552      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cout          Out     0.066     10.618      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_4      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cin           In      -         10.618      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cout          Out     0.066     10.684      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_5      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cin           In      -         10.684      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cout          Out     0.066     10.750      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_6      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cin           In      -         10.750      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cout          Out     0.066     10.816      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_7      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cin           In      -         10.816      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cout          Out     0.066     10.882      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_8      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cin           In      -         10.882      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cout          Out     0.066     10.948      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_9      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cin           In      -         10.948      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cout          Out     0.066     11.014      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_10     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cin           In      -         11.014      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cout          Out     0.066     11.080      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_11     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cin           In      -         11.080      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cout          Out     0.066     11.146      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_12     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cin           In      -         11.146      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cout          Out     0.066     11.212      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_13     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cin           In      -         11.212      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cout          Out     0.066     11.278      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_14     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cin           In      -         11.278      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cout          Out     0.066     11.344      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_15     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cin           In      -         11.344      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cout          Out     0.066     11.410      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_16     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              cin           In      -         11.410      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              combout       Out     0.000     11.410      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        Net                                -             -       0.652     -           1         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              datab         In      -         12.062      -         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              combout       Out     0.443     12.505      -         
un3_result_c_v_17                           Net                                -             -       0.533     -           15        
un3_result_c_add17                          cycloneive_lcell_comb              datab         In      -         13.038      -         
un3_result_c_add17                          cycloneive_lcell_comb              cout          Out     0.509     13.547      -         
un3_result_c_carry_17                       Net                                -             -       0.000     -           1         
un3_result_c_add18                          cycloneive_lcell_comb              cin           In      -         13.547      -         
un3_result_c_add18                          cycloneive_lcell_comb              cout          Out     0.066     13.613      -         
un3_result_c_carry_18                       Net                                -             -       0.000     -           1         
un3_result_c_add19                          cycloneive_lcell_comb              cin           In      -         13.613      -         
un3_result_c_add19                          cycloneive_lcell_comb              cout          Out     0.066     13.679      -         
un3_result_c_carry_19                       Net                                -             -       0.000     -           1         
un3_result_c_add20                          cycloneive_lcell_comb              cin           In      -         13.679      -         
un3_result_c_add20                          cycloneive_lcell_comb              cout          Out     0.066     13.745      -         
un3_result_c_carry_20                       Net                                -             -       0.000     -           1         
un3_result_c_add21                          cycloneive_lcell_comb              cin           In      -         13.745      -         
un3_result_c_add21                          cycloneive_lcell_comb              cout          Out     0.066     13.811      -         
un3_result_c_carry_21                       Net                                -             -       0.000     -           1         
un3_result_c_add22                          cycloneive_lcell_comb              cin           In      -         13.811      -         
un3_result_c_add22                          cycloneive_lcell_comb              cout          Out     0.066     13.877      -         
un3_result_c_carry_22                       Net                                -             -       0.000     -           1         
un3_result_c_add23                          cycloneive_lcell_comb              cin           In      -         13.877      -         
un3_result_c_add23                          cycloneive_lcell_comb              cout          Out     0.066     13.943      -         
un3_result_c_carry_23                       Net                                -             -       0.000     -           1         
un3_result_c_add24                          cycloneive_lcell_comb              cin           In      -         13.943      -         
un3_result_c_add24                          cycloneive_lcell_comb              cout          Out     0.066     14.009      -         
un3_result_c_carry_24                       Net                                -             -       0.000     -           1         
un3_result_c_add25                          cycloneive_lcell_comb              cin           In      -         14.009      -         
un3_result_c_add25                          cycloneive_lcell_comb              cout          Out     0.066     14.075      -         
un3_result_c_carry_25                       Net                                -             -       0.000     -           1         
un3_result_c_add26                          cycloneive_lcell_comb              cin           In      -         14.075      -         
un3_result_c_add26                          cycloneive_lcell_comb              cout          Out     0.066     14.141      -         
un3_result_c_carry_26                       Net                                -             -       0.000     -           1         
un3_result_c_add27                          cycloneive_lcell_comb              cin           In      -         14.141      -         
un3_result_c_add27                          cycloneive_lcell_comb              cout          Out     0.066     14.207      -         
un3_result_c_carry_27                       Net                                -             -       0.000     -           1         
un3_result_c_add28                          cycloneive_lcell_comb              cin           In      -         14.207      -         
un3_result_c_add28                          cycloneive_lcell_comb              cout          Out     0.066     14.273      -         
un3_result_c_carry_28                       Net                                -             -       0.000     -           1         
un3_result_c_add29                          cycloneive_lcell_comb              cin           In      -         14.273      -         
un3_result_c_add29                          cycloneive_lcell_comb              cout          Out     0.066     14.339      -         
un3_result_c_carry_29                       Net                                -             -       0.000     -           1         
un3_result_c_add30                          cycloneive_lcell_comb              cin           In      -         14.339      -         
un3_result_c_add30                          cycloneive_lcell_comb              cout          Out     0.066     14.405      -         
un3_result_c_carry_30                       Net                                -             -       0.000     -           1         
un3_result_c_add31                          cycloneive_lcell_comb              cin           In      -         14.405      -         
un3_result_c_add31                          cycloneive_lcell_comb              combout       Out     0.000     14.405      -         
un3_result_c_add31                          Net                                -             -       0.000     -           1         
result[31]                                  dffeas                             d             In      -         14.405      -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 13.878 is 8.761(63.1%) logic and 5.117(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      11.808
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.335

    - Propagation time:                      13.792
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.070

    Number of logic level(s):                38
    Starting point:                          multiply_count_s[2] / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                 Pin           Pin               Arrival     No. of    
Name                                        Type                               Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s[2]                         dffeas                             q             Out     0.232     0.845       -         
multiply_count_s[2]                         Net                                -             -       1.695     -           100       
un1_Mac_SubOps_m_0_m_m_a[1]                 cycloneive_lcell_comb              datad         In      -         2.540       -         
un1_Mac_SubOps_m_0_m_m_a[1]                 cycloneive_lcell_comb              combout       Out     0.155     2.695       -         
un1_Mac_SubOps_m_0_m_m_a[1]                 Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_0_m_m[1]                   cycloneive_lcell_comb              datad         In      -         3.020       -         
un1_Mac_SubOps_m_0_m_m[1]                   cycloneive_lcell_comb              combout       Out     0.155     3.175       -         
un1_Mac_SubOps_m_0_m_m[1]                   Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_0_m[1]                     cycloneive_lcell_comb              datac         In      -         3.501       -         
un1_Mac_SubOps_m_0_m[1]                     cycloneive_lcell_comb              combout       Out     0.429     3.930       -         
un1_Mac_SubOps_m_0_m[1]                     Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_0_x[1]                     cycloneive_lcell_comb              datac         In      -         4.255       -         
un1_Mac_SubOps_m_0_x[1]                     cycloneive_lcell_comb              combout       Out     0.429     4.684       -         
un1_Mac_SubOps_m_0_x[1]                     Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     datab[1]      In      -         5.010       -         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     result[1]     Out     3.966     8.976       -         
result_0[1]                                 Net                                -             -       0.935     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              datab         In      -         9.911       -         
un3_Mac_SubOps\.un3_Mac_SubOps_add1         cycloneive_lcell_comb              cout          Out     0.509     10.420      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_1      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cin           In      -         10.420      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cout          Out     0.066     10.486      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_2      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cin           In      -         10.486      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cout          Out     0.066     10.552      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_3      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cin           In      -         10.552      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cout          Out     0.066     10.618      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_4      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cin           In      -         10.618      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cout          Out     0.066     10.684      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_5      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cin           In      -         10.684      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cout          Out     0.066     10.750      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_6      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cin           In      -         10.750      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cout          Out     0.066     10.816      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_7      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cin           In      -         10.816      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cout          Out     0.066     10.882      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_8      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cin           In      -         10.882      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cout          Out     0.066     10.948      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_9      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cin           In      -         10.948      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cout          Out     0.066     11.014      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_10     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cin           In      -         11.014      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cout          Out     0.066     11.080      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_11     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cin           In      -         11.080      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cout          Out     0.066     11.146      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_12     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cin           In      -         11.146      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cout          Out     0.066     11.212      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_13     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cin           In      -         11.212      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cout          Out     0.066     11.278      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_14     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cin           In      -         11.278      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cout          Out     0.066     11.344      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_15     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cin           In      -         11.344      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cout          Out     0.066     11.410      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_16     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              cin           In      -         11.410      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              combout       Out     0.000     11.410      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        Net                                -             -       0.652     -           1         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              datab         In      -         12.062      -         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              combout       Out     0.443     12.505      -         
un3_result_c_v_17                           Net                                -             -       0.533     -           15        
un3_result_c_add17                          cycloneive_lcell_comb              datab         In      -         13.038      -         
un3_result_c_add17                          cycloneive_lcell_comb              cout          Out     0.509     13.547      -         
un3_result_c_carry_17                       Net                                -             -       0.000     -           1         
un3_result_c_add18                          cycloneive_lcell_comb              cin           In      -         13.547      -         
un3_result_c_add18                          cycloneive_lcell_comb              cout          Out     0.066     13.613      -         
un3_result_c_carry_18                       Net                                -             -       0.000     -           1         
un3_result_c_add19                          cycloneive_lcell_comb              cin           In      -         13.613      -         
un3_result_c_add19                          cycloneive_lcell_comb              cout          Out     0.066     13.679      -         
un3_result_c_carry_19                       Net                                -             -       0.000     -           1         
un3_result_c_add20                          cycloneive_lcell_comb              cin           In      -         13.679      -         
un3_result_c_add20                          cycloneive_lcell_comb              cout          Out     0.066     13.745      -         
un3_result_c_carry_20                       Net                                -             -       0.000     -           1         
un3_result_c_add21                          cycloneive_lcell_comb              cin           In      -         13.745      -         
un3_result_c_add21                          cycloneive_lcell_comb              cout          Out     0.066     13.811      -         
un3_result_c_carry_21                       Net                                -             -       0.000     -           1         
un3_result_c_add22                          cycloneive_lcell_comb              cin           In      -         13.811      -         
un3_result_c_add22                          cycloneive_lcell_comb              cout          Out     0.066     13.877      -         
un3_result_c_carry_22                       Net                                -             -       0.000     -           1         
un3_result_c_add23                          cycloneive_lcell_comb              cin           In      -         13.877      -         
un3_result_c_add23                          cycloneive_lcell_comb              cout          Out     0.066     13.943      -         
un3_result_c_carry_23                       Net                                -             -       0.000     -           1         
un3_result_c_add24                          cycloneive_lcell_comb              cin           In      -         13.943      -         
un3_result_c_add24                          cycloneive_lcell_comb              cout          Out     0.066     14.009      -         
un3_result_c_carry_24                       Net                                -             -       0.000     -           1         
un3_result_c_add25                          cycloneive_lcell_comb              cin           In      -         14.009      -         
un3_result_c_add25                          cycloneive_lcell_comb              cout          Out     0.066     14.075      -         
un3_result_c_carry_25                       Net                                -             -       0.000     -           1         
un3_result_c_add26                          cycloneive_lcell_comb              cin           In      -         14.075      -         
un3_result_c_add26                          cycloneive_lcell_comb              cout          Out     0.066     14.141      -         
un3_result_c_carry_26                       Net                                -             -       0.000     -           1         
un3_result_c_add27                          cycloneive_lcell_comb              cin           In      -         14.141      -         
un3_result_c_add27                          cycloneive_lcell_comb              cout          Out     0.066     14.207      -         
un3_result_c_carry_27                       Net                                -             -       0.000     -           1         
un3_result_c_add28                          cycloneive_lcell_comb              cin           In      -         14.207      -         
un3_result_c_add28                          cycloneive_lcell_comb              cout          Out     0.066     14.273      -         
un3_result_c_carry_28                       Net                                -             -       0.000     -           1         
un3_result_c_add29                          cycloneive_lcell_comb              cin           In      -         14.273      -         
un3_result_c_add29                          cycloneive_lcell_comb              cout          Out     0.066     14.339      -         
un3_result_c_carry_29                       Net                                -             -       0.000     -           1         
un3_result_c_add30                          cycloneive_lcell_comb              cin           In      -         14.339      -         
un3_result_c_add30                          cycloneive_lcell_comb              cout          Out     0.066     14.405      -         
un3_result_c_carry_30                       Net                                -             -       0.000     -           1         
un3_result_c_add31                          cycloneive_lcell_comb              cin           In      -         14.405      -         
un3_result_c_add31                          cycloneive_lcell_comb              combout       Out     0.000     14.405      -         
un3_result_c_add31                          Net                                -             -       0.000     -           1         
result[31]                                  dffeas                             d             In      -         14.405      -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 13.878 is 8.761(63.1%) logic and 5.117(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      11.808
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.335

    - Propagation time:                      13.740
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.018

    Number of logic level(s):                37
    Starting point:                          multiply_count_s[2] / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                 Pin           Pin               Arrival     No. of    
Name                                        Type                               Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s[2]                         dffeas                             q             Out     0.232     0.845       -         
multiply_count_s[2]                         Net                                -             -       1.695     -           100       
un1_Mac_SubOps_m_m_m_0_a[2]                 cycloneive_lcell_comb              datad         In      -         2.540       -         
un1_Mac_SubOps_m_m_m_0_a[2]                 cycloneive_lcell_comb              combout       Out     0.155     2.695       -         
un1_Mac_SubOps_m_m_m_0_a[2]                 Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_m_m_0[2]                   cycloneive_lcell_comb              datad         In      -         3.020       -         
un1_Mac_SubOps_m_m_m_0[2]                   cycloneive_lcell_comb              combout       Out     0.155     3.175       -         
un1_Mac_SubOps_m_m_m_0[2]                   Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m_m[2]                       cycloneive_lcell_comb              datab         In      -         3.501       -         
un1_Mac_SubOps_m_m[2]                       cycloneive_lcell_comb              combout       Out     0.443     3.944       -         
un1_Mac_SubOps_m_m[2]                       Net                                -             -       0.326     -           1         
un1_Mac_SubOps_m[2]                         cycloneive_lcell_comb              datac         In      -         4.269       -         
un1_Mac_SubOps_m[2]                         cycloneive_lcell_comb              combout       Out     0.429     4.698       -         
un1_Mac_SubOps_m[2]                         Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     dataa[2]      In      -         5.024       -         
un1_Mac_SubOps_muladd_0[16:0]               conv_SYN_MULT_ADD_1_9_8_17_0_1     result[2]     Out     3.966     8.990       -         
result_0[2]                                 Net                                -             -       0.935     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              datab         In      -         9.925       -         
un3_Mac_SubOps\.un3_Mac_SubOps_add2         cycloneive_lcell_comb              cout          Out     0.509     10.434      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_2      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cin           In      -         10.434      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add3         cycloneive_lcell_comb              cout          Out     0.066     10.500      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_3      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cin           In      -         10.500      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add4         cycloneive_lcell_comb              cout          Out     0.066     10.566      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_4      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cin           In      -         10.566      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add5         cycloneive_lcell_comb              cout          Out     0.066     10.632      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_5      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cin           In      -         10.632      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add6         cycloneive_lcell_comb              cout          Out     0.066     10.698      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_6      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cin           In      -         10.698      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add7         cycloneive_lcell_comb              cout          Out     0.066     10.764      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_7      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cin           In      -         10.764      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add8         cycloneive_lcell_comb              cout          Out     0.066     10.830      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_8      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cin           In      -         10.830      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add9         cycloneive_lcell_comb              cout          Out     0.066     10.896      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_9      Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cin           In      -         10.896      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add10        cycloneive_lcell_comb              cout          Out     0.066     10.962      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_10     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cin           In      -         10.962      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add11        cycloneive_lcell_comb              cout          Out     0.066     11.028      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_11     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cin           In      -         11.028      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add12        cycloneive_lcell_comb              cout          Out     0.066     11.094      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_12     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cin           In      -         11.094      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add13        cycloneive_lcell_comb              cout          Out     0.066     11.160      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_13     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cin           In      -         11.160      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add14        cycloneive_lcell_comb              cout          Out     0.066     11.226      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_14     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cin           In      -         11.226      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add15        cycloneive_lcell_comb              cout          Out     0.066     11.292      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_15     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cin           In      -         11.292      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add16        cycloneive_lcell_comb              cout          Out     0.066     11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_carry_16     Net                                -             -       0.000     -           1         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              cin           In      -         11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        cycloneive_lcell_comb              combout       Out     0.000     11.358      -         
un3_Mac_SubOps\.un3_Mac_SubOps_add17        Net                                -             -       0.652     -           1         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              datab         In      -         12.010      -         
window_inst.un3_result_c_v[17]              cycloneive_lcell_comb              combout       Out     0.443     12.453      -         
un3_result_c_v_17                           Net                                -             -       0.533     -           15        
un3_result_c_add17                          cycloneive_lcell_comb              datab         In      -         12.986      -         
un3_result_c_add17                          cycloneive_lcell_comb              cout          Out     0.509     13.495      -         
un3_result_c_carry_17                       Net                                -             -       0.000     -           1         
un3_result_c_add18                          cycloneive_lcell_comb              cin           In      -         13.495      -         
un3_result_c_add18                          cycloneive_lcell_comb              cout          Out     0.066     13.561      -         
un3_result_c_carry_18                       Net                                -             -       0.000     -           1         
un3_result_c_add19                          cycloneive_lcell_comb              cin           In      -         13.561      -         
un3_result_c_add19                          cycloneive_lcell_comb              cout          Out     0.066     13.627      -         
un3_result_c_carry_19                       Net                                -             -       0.000     -           1         
un3_result_c_add20                          cycloneive_lcell_comb              cin           In      -         13.627      -         
un3_result_c_add20                          cycloneive_lcell_comb              cout          Out     0.066     13.693      -         
un3_result_c_carry_20                       Net                                -             -       0.000     -           1         
un3_result_c_add21                          cycloneive_lcell_comb              cin           In      -         13.693      -         
un3_result_c_add21                          cycloneive_lcell_comb              cout          Out     0.066     13.759      -         
un3_result_c_carry_21                       Net                                -             -       0.000     -           1         
un3_result_c_add22                          cycloneive_lcell_comb              cin           In      -         13.759      -         
un3_result_c_add22                          cycloneive_lcell_comb              cout          Out     0.066     13.825      -         
un3_result_c_carry_22                       Net                                -             -       0.000     -           1         
un3_result_c_add23                          cycloneive_lcell_comb              cin           In      -         13.825      -         
un3_result_c_add23                          cycloneive_lcell_comb              cout          Out     0.066     13.891      -         
un3_result_c_carry_23                       Net                                -             -       0.000     -           1         
un3_result_c_add24                          cycloneive_lcell_comb              cin           In      -         13.891      -         
un3_result_c_add24                          cycloneive_lcell_comb              cout          Out     0.066     13.957      -         
un3_result_c_carry_24                       Net                                -             -       0.000     -           1         
un3_result_c_add25                          cycloneive_lcell_comb              cin           In      -         13.957      -         
un3_result_c_add25                          cycloneive_lcell_comb              cout          Out     0.066     14.023      -         
un3_result_c_carry_25                       Net                                -             -       0.000     -           1         
un3_result_c_add26                          cycloneive_lcell_comb              cin           In      -         14.023      -         
un3_result_c_add26                          cycloneive_lcell_comb              cout          Out     0.066     14.089      -         
un3_result_c_carry_26                       Net                                -             -       0.000     -           1         
un3_result_c_add27                          cycloneive_lcell_comb              cin           In      -         14.089      -         
un3_result_c_add27                          cycloneive_lcell_comb              cout          Out     0.066     14.155      -         
un3_result_c_carry_27                       Net                                -             -       0.000     -           1         
un3_result_c_add28                          cycloneive_lcell_comb              cin           In      -         14.155      -         
un3_result_c_add28                          cycloneive_lcell_comb              cout          Out     0.066     14.221      -         
un3_result_c_carry_28                       Net                                -             -       0.000     -           1         
un3_result_c_add29                          cycloneive_lcell_comb              cin           In      -         14.221      -         
un3_result_c_add29                          cycloneive_lcell_comb              cout          Out     0.066     14.287      -         
un3_result_c_carry_29                       Net                                -             -       0.000     -           1         
un3_result_c_add30                          cycloneive_lcell_comb              cin           In      -         14.287      -         
un3_result_c_add30                          cycloneive_lcell_comb              cout          Out     0.066     14.353      -         
un3_result_c_carry_30                       Net                                -             -       0.000     -           1         
un3_result_c_add31                          cycloneive_lcell_comb              cin           In      -         14.353      -         
un3_result_c_add31                          cycloneive_lcell_comb              combout       Out     0.000     14.353      -         
un3_result_c_add31                          Net                                -             -       0.000     -           1         
result[31]                                  dffeas                             d             In      -         14.353      -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 13.826 is 8.709(63.0%) logic and 5.117(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport19></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                                             Arrival           
Instance                          Reference     Type                               Pin        Net                      Time        Slack 
                                  Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[0]     shift_buffer_s3_1[0]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[0]     shift_buffer_s3_1[0]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[1]     shift_buffer_s3_1[1]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[1]     shift_buffer_s3_1[1]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[2]     shift_buffer_s3_1[2]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[2]     shift_buffer_s3_1[2]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[3]     shift_buffer_s3_1[3]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[3]     shift_buffer_s3_1[3]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[4]     shift_buffer_s3_1[4]     0.000       10.643
window_inst.shift_buffer_s3_0     System        synplicity_altsyncram_RAM_RW_1     q_a[4]     shift_buffer_s3_1[4]     0.000       10.643
=========================================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                   Required           
Instance             Reference     Type       Pin        Net                                    Time         Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
window_s\[2\][0]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[0]     11.731       10.643
window_s\[2\][1]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[1]     11.731       10.643
window_s\[2\][2]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[2]     11.731       10.643
window_s\[2\][3]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[3]     11.731       10.643
window_s\[2\][4]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[4]     11.731       10.643
window_s\[2\][5]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[5]     11.731       10.643
window_s\[2\][6]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[6]     11.731       10.643
window_s\[2\][7]     System        dffeas     asdata     window_inst.window_s\[2\]_m_m_m[7]     11.731       10.643
window_s\[5\][0]     System        dffeas     asdata     window_inst.window_s\[5\]_m_m_m[0]     11.731       10.643
window_s\[5\][1]     System        dffeas     asdata     window_inst.window_s\[5\]_m_m_m[1]     11.731       10.643
===================================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window.srr:srsf/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/window.srs:fp:189177:189963:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      11.808
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.731

    - Propagation time:                      1.088
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 10.643

    Number of logic level(s):                1
    Starting point:                          window_inst.shift_buffer_s3_0 / q_a[0]
    Ending point:                            window_s\[2\][0] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                       Type                               Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
window_inst.shift_buffer_s3_0              synplicity_altsyncram_RAM_RW_1     q_a[0]      Out     0.000     0.000       -         
shift_buffer_s3_1[0]                       Net                                -           -       0.333     -           2         
window_inst.shift_buffer_s3_0_RNIJR8F4     cycloneive_lcell_comb              datac       In      -         0.333       -         
window_inst.shift_buffer_s3_0_RNIJR8F4     cycloneive_lcell_comb              combout     Out     0.429     0.762       -         
window_s\[2\]_m_m_m_0                      Net                                -           -       0.326     -           1         
window_s\[2\][0]                           dffeas                             asdata      In      -         1.088       -         
==================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 1.165 is 0.506(43.4%) logic and 0.659(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 153MB)

<a name=areaReport23></a>##### START OF AREA REPORT #####[</a>
Design view:work.conv(verilog)
Selecting part EP4CE6E22A7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1713995417> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 615 of 6272 ( 9%)
Logic element usage by number of inputs
		  4 input functions 	 220
		  3 input functions 	 162
		  [=2 input functions 	 233
Logic elements by mode
		  normal mode            482
		  arithmetic mode        133
Total registers 725 of 6272 (11%)
I/O pins 201 of 180 (112%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_9_bit: 1
DSP Blocks:     1  (1 nine-bit DSP elements).
DSP Utilization: 6.67% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             703
Sload:           52
Sclr:            40
Total ESB:      4352 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 34MB peak: 153MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Wed Apr 24 16:50:17 2024

###########################################################]

</pre></samp></body></html>
