<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIOptimizeExecMasking.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIOptimizeExecMasking.cpp.html'>SIOptimizeExecMasking.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIOptimizeExecMasking.cpp -----------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-optimize-exec-masking"</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIOptimizeExecMasking" title='(anonymous namespace)::SIOptimizeExecMasking' data-ref="(anonymousnamespace)::SIOptimizeExecMasking" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking">SIOptimizeExecMasking</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="22">22</th><td><b>public</b>:</td></tr>
<tr><th id="23">23</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIOptimizeExecMasking::ID" title='(anonymous namespace)::SIOptimizeExecMasking::ID' data-type='char' data-ref="(anonymousnamespace)::SIOptimizeExecMasking::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking..ID">ID</dfn>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>public</b>:</td></tr>
<tr><th id="26">26</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_121SIOptimizeExecMaskingC1Ev" title='(anonymous namespace)::SIOptimizeExecMasking::SIOptimizeExecMasking' data-type='void (anonymous namespace)::SIOptimizeExecMasking::SIOptimizeExecMasking()' data-ref="_ZN12_GLOBAL__N_121SIOptimizeExecMaskingC1Ev" data-ref-filename="_ZN12_GLOBAL__N_121SIOptimizeExecMaskingC1Ev">SIOptimizeExecMasking</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMasking::ID" title='(anonymous namespace)::SIOptimizeExecMasking::ID' data-use='a' data-ref="(anonymousnamespace)::SIOptimizeExecMasking::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking..ID">ID</a>) {</td></tr>
<tr><th id="27">27</th><td>    <a class="ref fn" href="#47" title='llvm::initializeSIOptimizeExecMaskingPass' data-ref="_ZN4llvm35initializeSIOptimizeExecMaskingPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm35initializeSIOptimizeExecMaskingPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="28">28</th><td>  }</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIOptimizeExecMasking::runOnMachineFunction' data-type='bool (anonymous namespace)::SIOptimizeExecMasking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>) override;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_121SIOptimizeExecMasking11getPassNameEv" title='(anonymous namespace)::SIOptimizeExecMasking::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIOptimizeExecMasking::getPassName() const' data-ref="_ZNK12_GLOBAL__N_121SIOptimizeExecMasking11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_121SIOptimizeExecMasking11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="33">33</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI optimize exec mask operations"</q>;</td></tr>
<tr><th id="34">34</th><td>  }</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_121SIOptimizeExecMasking16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIOptimizeExecMasking::getAnalysisUsage' data-type='void (anonymous namespace)::SIOptimizeExecMasking::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_121SIOptimizeExecMasking16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_121SIOptimizeExecMasking16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU" data-ref-filename="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="37">37</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="38">38</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a></span>);</td></tr>
<tr><th id="39">39</th><td>  }</td></tr>
<tr><th id="40">40</th><td>};</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSIOptimizeExecMaskingPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIOptimizeExecMasking, DEBUG_TYPE,</td></tr>
<tr><th id="45">45</th><td>                      <q>"SI optimize exec mask operations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="47">47</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI optimize exec mask operations&quot;, &quot;si-optimize-exec-masking&quot;, &amp;SIOptimizeExecMasking::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIOptimizeExecMasking&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIOptimizeExecMaskingPassFlag; void llvm::initializeSIOptimizeExecMaskingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIOptimizeExecMaskingPassFlag, initializeSIOptimizeExecMaskingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMasking" title='(anonymous namespace)::SIOptimizeExecMasking' data-ref="(anonymousnamespace)::SIOptimizeExecMasking" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking">SIOptimizeExecMasking</a>, <a class="macro" href="#17" title="&quot;si-optimize-exec-masking&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="48">48</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI optimize exec mask operations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMasking" title='(anonymous namespace)::SIOptimizeExecMasking' data-ref="(anonymousnamespace)::SIOptimizeExecMasking" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking">SIOptimizeExecMasking</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIOptimizeExecMasking::ID" title='(anonymous namespace)::SIOptimizeExecMasking::ID' data-type='char' data-ref="(anonymousnamespace)::SIOptimizeExecMasking::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIOptimizeExecMaskingID" title='llvm::SIOptimizeExecMaskingID' data-ref="llvm::SIOptimizeExecMaskingID" data-ref-filename="llvm..SIOptimizeExecMaskingID">SIOptimizeExecMaskingID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMasking" title='(anonymous namespace)::SIOptimizeExecMasking' data-ref="(anonymousnamespace)::SIOptimizeExecMasking" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking">SIOptimizeExecMasking</a>::<a class="tu ref" href="#(anonymousnamespace)::SIOptimizeExecMasking::ID" title='(anonymous namespace)::SIOptimizeExecMasking::ID' data-ref="(anonymousnamespace)::SIOptimizeExecMasking::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking..ID">ID</a>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE">/// If<span class="command"> \p</span> <span class="arg">MI</span> is a copy from exec, return the register copied to.</i></td></tr>
<tr><th id="55">55</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" title='isCopyFromExec' data-type='llvm::Register isCopyFromExec(const llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" data-ref-filename="_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE">isCopyFromExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>, <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="4ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="4ST" data-ref-filename="4ST">ST</dfn>) {</td></tr>
<tr><th id="56">56</th><td>  <b>switch</b> (<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="57">57</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="58">58</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>:</td></tr>
<tr><th id="59">59</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>:</td></tr>
<tr><th id="60">60</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>:</td></tr>
<tr><th id="61">61</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a>: {</td></tr>
<tr><th id="62">62</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="5Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="5Src" data-ref-filename="5Src">Src</dfn> = <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="63">63</th><td>    <b>if</b> (<a class="local col5 ref" href="#5Src" title='Src' data-ref="5Src" data-ref-filename="5Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="64">64</th><td>        <a class="local col5 ref" href="#5Src" title='Src' data-ref="5Src" data-ref-filename="5Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> (<a class="local col4 ref" href="#4ST" title='ST' data-ref="4ST" data-ref-filename="4ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>))</td></tr>
<tr><th id="65">65</th><td>      <b>return</b> <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc" data-doc="_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE">/// If<span class="command"> \p</span> <span class="arg">MI</span> is a copy to exec, return the register copied from.</i></td></tr>
<tr><th id="73">73</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" title='isCopyToExec' data-type='llvm::Register isCopyToExec(const llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" data-ref-filename="_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE">isCopyToExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="6MI" data-ref-filename="6MI">MI</dfn>, <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="7ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="7ST" data-ref-filename="7ST">ST</dfn>) {</td></tr>
<tr><th id="74">74</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>:</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>: {</td></tr>
<tr><th id="78">78</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="8Dst" data-ref-filename="8Dst">Dst</dfn> = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="79">79</th><td>    <b>if</b> (<a class="local col8 ref" href="#8Dst" title='Dst' data-ref="8Dst" data-ref-filename="8Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="80">80</th><td>        <a class="local col8 ref" href="#8Dst" title='Dst' data-ref="8Dst" data-ref-filename="8Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> (<a class="local col7 ref" href="#7ST" title='ST' data-ref="7ST" data-ref-filename="7ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>) &amp;&amp;</td></tr>
<tr><th id="81">81</th><td>        <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="82">82</th><td>      <b>return</b> <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="83">83</th><td>    <b>break</b>;</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>:</td></tr>
<tr><th id="86">86</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a>:</td></tr>
<tr><th id="87">87</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"should have been replaced"</q>);</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i class="doc" data-doc="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE">/// If<span class="command"> \p</span> <span class="arg">MI</span> is a logical operation on an exec value,</i></td></tr>
<tr><th id="94">94</th><td><i class="doc" data-doc="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE">/// return the register copied to.</i></td></tr>
<tr><th id="95">95</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE" title='isLogicalOpOnExec' data-type='llvm::Register isLogicalOpOnExec(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE">isLogicalOpOnExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn>) {</td></tr>
<tr><th id="96">96</th><td>  <b>switch</b> (<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>:</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>:</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B64" title='llvm::AMDGPU::S_ORN2_B64' data-ref="llvm::AMDGPU::S_ORN2_B64" data-ref-filename="llvm..AMDGPU..S_ORN2_B64">S_ORN2_B64</a>:</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B64" title='llvm::AMDGPU::S_NAND_B64' data-ref="llvm::AMDGPU::S_NAND_B64" data-ref-filename="llvm..AMDGPU..S_NAND_B64">S_NAND_B64</a>:</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B64" title='llvm::AMDGPU::S_NOR_B64' data-ref="llvm::AMDGPU::S_NOR_B64" data-ref-filename="llvm..AMDGPU..S_NOR_B64">S_NOR_B64</a>:</td></tr>
<tr><th id="104">104</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B64" title='llvm::AMDGPU::S_XNOR_B64' data-ref="llvm::AMDGPU::S_XNOR_B64" data-ref-filename="llvm..AMDGPU..S_XNOR_B64">S_XNOR_B64</a>: {</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="10Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="10Src1" data-ref-filename="10Src1">Src1</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="106">106</th><td>    <b>if</b> (<a class="local col0 ref" href="#10Src1" title='Src1' data-ref="10Src1" data-ref-filename="10Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#10Src1" title='Src1' data-ref="10Src1" data-ref-filename="10Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>)</td></tr>
<tr><th id="107">107</th><td>      <b>return</b> <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="108">108</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="11Src2" title='Src2' data-type='const llvm::MachineOperand &amp;' data-ref="11Src2" data-ref-filename="11Src2">Src2</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="109">109</th><td>    <b>if</b> (<a class="local col1 ref" href="#11Src2" title='Src2' data-ref="11Src2" data-ref-filename="11Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#11Src2" title='Src2' data-ref="11Src2" data-ref-filename="11Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>)</td></tr>
<tr><th id="110">110</th><td>      <b>return</b> <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="111">111</th><td>    <b>break</b>;</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>:</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>:</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>:</td></tr>
<tr><th id="116">116</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>:</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B32" title='llvm::AMDGPU::S_ORN2_B32' data-ref="llvm::AMDGPU::S_ORN2_B32" data-ref-filename="llvm..AMDGPU..S_ORN2_B32">S_ORN2_B32</a>:</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B32" title='llvm::AMDGPU::S_NAND_B32' data-ref="llvm::AMDGPU::S_NAND_B32" data-ref-filename="llvm..AMDGPU..S_NAND_B32">S_NAND_B32</a>:</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B32" title='llvm::AMDGPU::S_NOR_B32' data-ref="llvm::AMDGPU::S_NOR_B32" data-ref-filename="llvm..AMDGPU..S_NOR_B32">S_NOR_B32</a>:</td></tr>
<tr><th id="120">120</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B32" title='llvm::AMDGPU::S_XNOR_B32' data-ref="llvm::AMDGPU::S_XNOR_B32" data-ref-filename="llvm..AMDGPU..S_XNOR_B32">S_XNOR_B32</a>: {</td></tr>
<tr><th id="121">121</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="12Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="12Src1" data-ref-filename="12Src1">Src1</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="122">122</th><td>    <b>if</b> (<a class="local col2 ref" href="#12Src1" title='Src1' data-ref="12Src1" data-ref-filename="12Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#12Src1" title='Src1' data-ref="12Src1" data-ref-filename="12Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>)</td></tr>
<tr><th id="123">123</th><td>      <b>return</b> <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="124">124</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="13Src2" title='Src2' data-type='const llvm::MachineOperand &amp;' data-ref="13Src2" data-ref-filename="13Src2">Src2</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="125">125</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Src2" title='Src2' data-ref="13Src2" data-ref-filename="13Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#13Src2" title='Src2' data-ref="13Src2" data-ref-filename="13Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>)</td></tr>
<tr><th id="126">126</th><td>      <b>return</b> <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="127">127</th><td>    <b>break</b>;</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL13getSaveExecOpj" title='getSaveExecOp' data-type='unsigned int getSaveExecOp(unsigned int Opc)' data-ref="_ZL13getSaveExecOpj" data-ref-filename="_ZL13getSaveExecOpj">getSaveExecOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14Opc" title='Opc' data-type='unsigned int' data-ref="14Opc" data-ref-filename="14Opc">Opc</dfn>) {</td></tr>
<tr><th id="135">135</th><td>  <b>switch</b> (<a class="local col4 ref" href="#14Opc" title='Opc' data-ref="14Opc" data-ref-filename="14Opc">Opc</a>) {</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>:</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B64" title='llvm::AMDGPU::S_AND_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B64">S_AND_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>:</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>:</td></tr>
<tr><th id="141">141</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_SAVEEXEC_B64" title='llvm::AMDGPU::S_XOR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_XOR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_XOR_SAVEEXEC_B64">S_XOR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>:</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_SAVEEXEC_B64" title='llvm::AMDGPU::S_ANDN2_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_ANDN2_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_SAVEEXEC_B64">S_ANDN2_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B64" title='llvm::AMDGPU::S_ORN2_B64' data-ref="llvm::AMDGPU::S_ORN2_B64" data-ref-filename="llvm..AMDGPU..S_ORN2_B64">S_ORN2_B64</a>:</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_SAVEEXEC_B64" title='llvm::AMDGPU::S_ORN2_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_ORN2_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_ORN2_SAVEEXEC_B64">S_ORN2_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B64" title='llvm::AMDGPU::S_NAND_B64' data-ref="llvm::AMDGPU::S_NAND_B64" data-ref-filename="llvm..AMDGPU..S_NAND_B64">S_NAND_B64</a>:</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_SAVEEXEC_B64" title='llvm::AMDGPU::S_NAND_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_NAND_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_NAND_SAVEEXEC_B64">S_NAND_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B64" title='llvm::AMDGPU::S_NOR_B64' data-ref="llvm::AMDGPU::S_NOR_B64" data-ref-filename="llvm..AMDGPU..S_NOR_B64">S_NOR_B64</a>:</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_SAVEEXEC_B64" title='llvm::AMDGPU::S_NOR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_NOR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_NOR_SAVEEXEC_B64">S_NOR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B64" title='llvm::AMDGPU::S_XNOR_B64' data-ref="llvm::AMDGPU::S_XNOR_B64" data-ref-filename="llvm..AMDGPU..S_XNOR_B64">S_XNOR_B64</a>:</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_SAVEEXEC_B64" title='llvm::AMDGPU::S_XNOR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_XNOR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_XNOR_SAVEEXEC_B64">S_XNOR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>:</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B32" title='llvm::AMDGPU::S_AND_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B32">S_AND_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>:</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>:</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_SAVEEXEC_B32" title='llvm::AMDGPU::S_XOR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_XOR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_XOR_SAVEEXEC_B32">S_XOR_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="158">158</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>:</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_SAVEEXEC_B32" title='llvm::AMDGPU::S_ANDN2_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_ANDN2_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_SAVEEXEC_B32">S_ANDN2_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B32" title='llvm::AMDGPU::S_ORN2_B32' data-ref="llvm::AMDGPU::S_ORN2_B32" data-ref-filename="llvm..AMDGPU..S_ORN2_B32">S_ORN2_B32</a>:</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_SAVEEXEC_B32" title='llvm::AMDGPU::S_ORN2_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_ORN2_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_ORN2_SAVEEXEC_B32">S_ORN2_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B32" title='llvm::AMDGPU::S_NAND_B32' data-ref="llvm::AMDGPU::S_NAND_B32" data-ref-filename="llvm..AMDGPU..S_NAND_B32">S_NAND_B32</a>:</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_SAVEEXEC_B32" title='llvm::AMDGPU::S_NAND_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_NAND_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_NAND_SAVEEXEC_B32">S_NAND_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B32" title='llvm::AMDGPU::S_NOR_B32' data-ref="llvm::AMDGPU::S_NOR_B32" data-ref-filename="llvm..AMDGPU..S_NOR_B32">S_NOR_B32</a>:</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_SAVEEXEC_B32" title='llvm::AMDGPU::S_NOR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_NOR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_NOR_SAVEEXEC_B32">S_NOR_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B32" title='llvm::AMDGPU::S_XNOR_B32' data-ref="llvm::AMDGPU::S_XNOR_B32" data-ref-filename="llvm..AMDGPU..S_XNOR_B32">S_XNOR_B32</a>:</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_SAVEEXEC_B32" title='llvm::AMDGPU::S_XNOR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_XNOR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_XNOR_SAVEEXEC_B32">S_XNOR_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="168">168</th><td>  <b>default</b>:</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>;</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td>}</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i  data-doc="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE">// These are only terminators to get correct spill code placement during</i></td></tr>
<tr><th id="174">174</th><td><i  data-doc="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE">// register allocation, so turn them back into normal instructions.</i></td></tr>
<tr><th id="175">175</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE" title='removeTerminatorBit' data-type='bool removeTerminatorBit(const llvm::SIInstrInfo &amp; TII, llvm::MachineInstr &amp; MI)' data-ref="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE" data-ref-filename="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE">removeTerminatorBit</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col5 decl" id="15TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="15TII" data-ref-filename="15TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="16MI" data-ref-filename="16MI">MI</dfn>) {</td></tr>
<tr><th id="176">176</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a>: {</td></tr>
<tr><th id="178">178</th><td>    <em>bool</em> <dfn class="local col7 decl" id="17RegSrc" title='RegSrc' data-type='bool' data-ref="17RegSrc" data-ref-filename="17RegSrc">RegSrc</dfn> = <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="179">179</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#17RegSrc" title='RegSrc' data-ref="17RegSrc" data-ref-filename="17RegSrc">RegSrc</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>));</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>: {</td></tr>
<tr><th id="183">183</th><td>    <em>bool</em> <dfn class="local col8 decl" id="18RegSrc" title='RegSrc' data-type='bool' data-ref="18RegSrc" data-ref-filename="18RegSrc">RegSrc</dfn> = <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="184">184</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#18RegSrc" title='RegSrc' data-ref="18RegSrc" data-ref-filename="18RegSrc">RegSrc</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>));</td></tr>
<tr><th id="185">185</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>: {</td></tr>
<tr><th id="188">188</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="189">189</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="190">190</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>));</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a>: {</td></tr>
<tr><th id="194">194</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="195">195</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="196">196</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>));</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64_term" title='llvm::AMDGPU::S_OR_B64_term' data-ref="llvm::AMDGPU::S_OR_B64_term" data-ref-filename="llvm..AMDGPU..S_OR_B64_term">S_OR_B64_term</a>: {</td></tr>
<tr><th id="200">200</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="201">201</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="202">202</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>));</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32_term" title='llvm::AMDGPU::S_OR_B32_term' data-ref="llvm::AMDGPU::S_OR_B32_term" data-ref-filename="llvm..AMDGPU..S_OR_B32_term">S_OR_B32_term</a>: {</td></tr>
<tr><th id="206">206</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="207">207</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="208">208</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>));</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="210">210</th><td>  }</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64_term" title='llvm::AMDGPU::S_ANDN2_B64_term' data-ref="llvm::AMDGPU::S_ANDN2_B64_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64_term">S_ANDN2_B64_term</a>: {</td></tr>
<tr><th id="212">212</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="213">213</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="214">214</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>));</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32_term" title='llvm::AMDGPU::S_ANDN2_B32_term' data-ref="llvm::AMDGPU::S_ANDN2_B32_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32_term">S_ANDN2_B32_term</a>: {</td></tr>
<tr><th id="218">218</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="219">219</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="220">220</th><td>    <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>));</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td>  <b>default</b>:</td></tr>
<tr><th id="224">224</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i  data-doc="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE">// Turn all pseudoterminators in the block into their equivalent non-terminator</i></td></tr>
<tr><th id="229">229</th><td><i  data-doc="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE">// instructions. Returns the reverse iterator to the first non-terminator</i></td></tr>
<tr><th id="230">230</th><td><i  data-doc="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE">// instruction in the block.</i></td></tr>
<tr><th id="231">231</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="tu decl def fn" id="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE" title='fixTerminators' data-type='MachineBasicBlock::reverse_iterator fixTerminators(const llvm::SIInstrInfo &amp; TII, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE" data-ref-filename="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE">fixTerminators</dfn>(</td></tr>
<tr><th id="232">232</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col9 decl" id="19TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="19TII" data-ref-filename="19TII">TII</dfn>,</td></tr>
<tr><th id="233">233</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB" data-ref-filename="20MBB">MBB</dfn>) {</td></tr>
<tr><th id="234">234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col1 decl" id="21I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="21I" data-ref-filename="21I">I</dfn> = <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col2 decl" id="22E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="22E" data-ref-filename="22E">E</dfn> = <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <em>bool</em> <dfn class="local col3 decl" id="23Seen" title='Seen' data-type='bool' data-ref="23Seen" data-ref-filename="23Seen">Seen</dfn> = <b>false</b>;</td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col4 decl" id="24FirstNonTerm" title='FirstNonTerm' data-type='MachineBasicBlock::reverse_iterator' data-ref="24FirstNonTerm" data-ref-filename="24FirstNonTerm">FirstNonTerm</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>;</td></tr>
<tr><th id="238">238</th><td>  <b>for</b> (; <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#22E" title='E' data-ref="22E" data-ref-filename="22E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>) {</td></tr>
<tr><th id="239">239</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="240">240</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col3 ref" href="#23Seen" title='Seen' data-ref="23Seen" data-ref-filename="23Seen">Seen</a> ? <a class="local col4 ref" href="#24FirstNonTerm" title='FirstNonTerm' data-ref="24FirstNonTerm" data-ref-filename="24FirstNonTerm">FirstNonTerm</a> : <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE" title='removeTerminatorBit' data-use='c' data-ref="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE" data-ref-filename="_ZL19removeTerminatorBitRKN4llvm11SIInstrInfoERNS_12MachineInstrE">removeTerminatorBit</a>(<a class="local col9 ref" href="#19TII" title='TII' data-ref="19TII" data-ref-filename="19TII">TII</a>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a></span>)) {</td></tr>
<tr><th id="243">243</th><td>      <b>if</b> (!<a class="local col3 ref" href="#23Seen" title='Seen' data-ref="23Seen" data-ref-filename="23Seen">Seen</a>) {</td></tr>
<tr><th id="244">244</th><td>        <a class="local col4 ref" href="#24FirstNonTerm" title='FirstNonTerm' data-ref="24FirstNonTerm" data-ref-filename="24FirstNonTerm">FirstNonTerm</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSERKS2_">=</a> <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>;</td></tr>
<tr><th id="245">245</th><td>        <a class="local col3 ref" href="#23Seen" title='Seen' data-ref="23Seen" data-ref-filename="23Seen">Seen</a> = <b>true</b>;</td></tr>
<tr><th id="246">246</th><td>      }</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="local col4 ref" href="#24FirstNonTerm" title='FirstNonTerm' data-ref="24FirstNonTerm" data-ref-filename="24FirstNonTerm">FirstNonTerm</a>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="tu decl def fn" id="_ZL12findExecCopyRKN4llvm11SIInstrInfoERKNS_12GCNSubtargetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEEj" title='findExecCopy' data-type='MachineBasicBlock::reverse_iterator findExecCopy(const llvm::SIInstrInfo &amp; TII, const llvm::GCNSubtarget &amp; ST, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::reverse_iterator I, unsigned int CopyToExec)' data-ref="_ZL12findExecCopyRKN4llvm11SIInstrInfoERKNS_12GCNSubtargetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEEj" data-ref-filename="_ZL12findExecCopyRKN4llvm11SIInstrInfoERKNS_12GCNSubtargetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEEj">findExecCopy</dfn>(</td></tr>
<tr><th id="254">254</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col5 decl" id="25TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="25TII" data-ref-filename="25TII">TII</dfn>,</td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="26ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="26ST" data-ref-filename="26ST">ST</dfn>,</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB" data-ref-filename="27MBB">MBB</dfn>,</td></tr>
<tr><th id="257">257</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col8 decl" id="28I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="28I" data-ref-filename="28I">I</dfn>,</td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29CopyToExec" title='CopyToExec' data-type='unsigned int' data-ref="29CopyToExec" data-ref-filename="29CopyToExec">CopyToExec</dfn>) {</td></tr>
<tr><th id="259">259</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="30InstLimit" title='InstLimit' data-type='const unsigned int' data-ref="30InstLimit" data-ref-filename="30InstLimit">InstLimit</dfn> = <var>25</var>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>auto</em> <dfn class="local col1 decl" id="31E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="31E" data-ref-filename="31E">E</dfn> = <a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB" data-ref-filename="27MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="262">262</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="32N" title='N' data-type='unsigned int' data-ref="32N" data-ref-filename="32N">N</dfn> = <var>0</var>; <a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a> &lt;= <a class="local col0 ref" href="#30InstLimit" title='InstLimit' data-ref="30InstLimit" data-ref-filename="30InstLimit">InstLimit</a> &amp;&amp; <a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#31E" title='E' data-ref="31E" data-ref-filename="31E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a>, ++<a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a>) {</td></tr>
<tr><th id="263">263</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="33CopyFromExec" title='CopyFromExec' data-type='llvm::Register' data-ref="33CopyFromExec" data-ref-filename="33CopyFromExec">CopyFromExec</dfn> = <a class="tu ref fn" href="#_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" title='isCopyFromExec' data-use='c' data-ref="_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" data-ref-filename="_ZL14isCopyFromExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE">isCopyFromExec</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a>, <a class="local col6 ref" href="#26ST" title='ST' data-ref="26ST" data-ref-filename="26ST">ST</a>);</td></tr>
<tr><th id="264">264</th><td>    <b>if</b> (<a class="local col3 ref" href="#33CopyFromExec" title='CopyFromExec' data-ref="33CopyFromExec" data-ref-filename="33CopyFromExec">CopyFromExec</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="265">265</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1EOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1EOS2_"></a><a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <b>return</b> <a class="local col1 ref" href="#31E" title='E' data-ref="31E" data-ref-filename="31E">E</a>;</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i  data-doc="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj">// XXX - Seems LivePhysRegs doesn't work correctly since it will incorrectly</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj">// report the register as unavailable because a super-register with a lane mask</i></td></tr>
<tr><th id="273">273</th><td><i  data-doc="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj">// is unavailable.</i></td></tr>
<tr><th id="274">274</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj" title='isLiveOut' data-type='bool isLiveOut(const llvm::MachineBasicBlock &amp; MBB, unsigned int Reg)' data-ref="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj" data-ref-filename="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj">isLiveOut</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="34MBB" data-ref-filename="34MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='unsigned int' data-ref="35Reg" data-ref-filename="35Reg">Reg</dfn>) {</td></tr>
<tr><th id="275">275</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="36Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="36Succ" data-ref-filename="36Succ">Succ</dfn> : <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB" data-ref-filename="34MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="276">276</th><td>    <b>if</b> (<a class="local col6 ref" href="#36Succ" title='Succ' data-ref="36Succ" data-ref-filename="36Succ">Succ</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a>))</td></tr>
<tr><th id="277">277</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMasking" title='(anonymous namespace)::SIOptimizeExecMasking' data-ref="(anonymousnamespace)::SIOptimizeExecMasking" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMasking">SIOptimizeExecMasking</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIOptimizeExecMasking::runOnMachineFunction' data-type='bool (anonymous namespace)::SIOptimizeExecMasking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="37MF" data-ref-filename="37MF">MF</dfn>) {</td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="38ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="38ST" data-ref-filename="38ST">ST</dfn> = <a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="288">288</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col9 decl" id="39TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="39TRI" data-ref-filename="39TRI">TRI</dfn> = <a class="local col8 ref" href="#38ST" title='ST' data-ref="38ST" data-ref-filename="38ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="289">289</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="40TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="40TII" data-ref-filename="40TII">TII</dfn> = <a class="local col8 ref" href="#38ST" title='ST' data-ref="38ST" data-ref-filename="38ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="41Exec" title='Exec' data-type='llvm::MCRegister' data-ref="41Exec" data-ref-filename="41Exec">Exec</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#38ST" title='ST' data-ref="38ST" data-ref-filename="38ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Optimize sequences emitted for control flow lowering. They are originally</i></td></tr>
<tr><th id="293">293</th><td><i>  // emitted as the separate operations because spill code may need to be</i></td></tr>
<tr><th id="294">294</th><td><i>  // inserted for the saved copy of exec.</i></td></tr>
<tr><th id="295">295</th><td><i>  //</i></td></tr>
<tr><th id="296">296</th><td><i>  //     x = copy exec</i></td></tr>
<tr><th id="297">297</th><td><i>  //     z = s_&lt;op&gt;_b64 x, y</i></td></tr>
<tr><th id="298">298</th><td><i>  //     exec = copy z</i></td></tr>
<tr><th id="299">299</th><td><i>  // =&gt;</i></td></tr>
<tr><th id="300">300</th><td><i>  //     x = s_&lt;op&gt;_saveexec_b64 y</i></td></tr>
<tr><th id="301">301</th><td><i>  //</i></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="42MBB" data-ref-filename="42MBB">MBB</dfn> : <a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>) {</td></tr>
<tr><th id="304">304</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col3 decl" id="43I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="43I" data-ref-filename="43I">I</dfn> = <a class="tu ref fn" href="#_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE" title='fixTerminators' data-use='c' data-ref="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE" data-ref-filename="_ZL14fixTerminatorsRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockE">fixTerminators</a>(*<a class="local col0 ref" href="#40TII" title='TII' data-ref="40TII" data-ref-filename="40TII">TII</a>, <span class='refarg'><a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a></span>);</td></tr>
<tr><th id="305">305</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col4 decl" id="44E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="44E" data-ref-filename="44E">E</dfn> = <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E" data-ref-filename="44E">E</a>)</td></tr>
<tr><th id="307">307</th><td>      <b>continue</b>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <i>// It's possible to see other terminator copies after the exec copy. This</i></td></tr>
<tr><th id="310">310</th><td><i>    // can happen if control flow pseudos had their outputs used by phis.</i></td></tr>
<tr><th id="311">311</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="45CopyToExec" title='CopyToExec' data-type='llvm::Register' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</dfn>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46SearchCount" title='SearchCount' data-type='unsigned int' data-ref="46SearchCount" data-ref-filename="46SearchCount">SearchCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="314">314</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="47SearchLimit" title='SearchLimit' data-type='const unsigned int' data-ref="47SearchLimit" data-ref-filename="47SearchLimit">SearchLimit</dfn> = <var>5</var>;</td></tr>
<tr><th id="315">315</th><td>    <b>while</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E" data-ref-filename="44E">E</a> &amp;&amp; <a class="local col6 ref" href="#46SearchCount" title='SearchCount' data-ref="46SearchCount" data-ref-filename="46SearchCount">SearchCount</a>++ &lt; <a class="local col7 ref" href="#47SearchLimit" title='SearchLimit' data-ref="47SearchLimit" data-ref-filename="47SearchLimit">SearchLimit</a>) {</td></tr>
<tr><th id="316">316</th><td>      <a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" title='isCopyToExec' data-use='c' data-ref="_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE" data-ref-filename="_ZL12isCopyToExecRKN4llvm12MachineInstrERKNS_12GCNSubtargetE">isCopyToExec</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>, <a class="local col8 ref" href="#38ST" title='ST' data-ref="38ST" data-ref-filename="38ST">ST</a>);</td></tr>
<tr><th id="317">317</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>)</td></tr>
<tr><th id="318">318</th><td>        <b>break</b>;</td></tr>
<tr><th id="319">319</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>;</td></tr>
<tr><th id="320">320</th><td>    }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>)</td></tr>
<tr><th id="323">323</th><td>      <b>continue</b>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>    <i>// Scan backwards to find the def.</i></td></tr>
<tr><th id="326">326</th><td>    <em>auto</em> <dfn class="local col8 decl" id="48CopyToExecInst" title='CopyToExecInst' data-type='llvm::MachineInstr *' data-ref="48CopyToExecInst" data-ref-filename="48CopyToExecInst">CopyToExecInst</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>;</td></tr>
<tr><th id="327">327</th><td>    <em>auto</em> <dfn class="local col9 decl" id="49CopyFromExecInst" title='CopyFromExecInst' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="49CopyFromExecInst" data-ref-filename="49CopyFromExecInst">CopyFromExecInst</dfn> = <a class="tu ref fn" href="#_ZL12findExecCopyRKN4llvm11SIInstrInfoERKNS_12GCNSubtargetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEEj" title='findExecCopy' data-use='c' data-ref="_ZL12findExecCopyRKN4llvm11SIInstrInfoERKNS_12GCNSubtargetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEEj" data-ref-filename="_ZL12findExecCopyRKN4llvm11SIInstrInfoERKNS_12GCNSubtargetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEEj">findExecCopy</a>(*<a class="local col0 ref" href="#40TII" title='TII' data-ref="40TII" data-ref-filename="40TII">TII</a>, <a class="local col8 ref" href="#38ST" title='ST' data-ref="38ST" data-ref-filename="38ST">ST</a>, <span class='refarg'><a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>);</td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (<a class="local col9 ref" href="#49CopyFromExecInst" title='CopyFromExecInst' data-ref="49CopyFromExecInst" data-ref-filename="49CopyFromExecInst">CopyFromExecInst</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E" data-ref-filename="44E">E</a>) {</td></tr>
<tr><th id="329">329</th><td>      <em>auto</em> <dfn class="local col0 decl" id="50PrepareExecInst" title='PrepareExecInst' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="50PrepareExecInst" data-ref-filename="50PrepareExecInst">PrepareExecInst</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>);</td></tr>
<tr><th id="330">330</th><td>      <b>if</b> (<a class="local col0 ref" href="#50PrepareExecInst" title='PrepareExecInst' data-ref="50PrepareExecInst" data-ref-filename="50PrepareExecInst">PrepareExecInst</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E" data-ref-filename="44E">E</a>)</td></tr>
<tr><th id="331">331</th><td>        <b>continue</b>;</td></tr>
<tr><th id="332">332</th><td>      <i>// Fold exec = COPY (S_AND_B64 reg, exec) -&gt; exec = S_AND_B64 reg, exec</i></td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="local col8 ref" href="#48CopyToExecInst" title='CopyToExecInst' data-ref="48CopyToExecInst" data-ref-filename="48CopyToExecInst">CopyToExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp;</td></tr>
<tr><th id="334">334</th><td>          <a class="tu ref fn" href="#_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE" title='isLogicalOpOnExec' data-use='c' data-ref="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isLogicalOpOnExecRKN4llvm12MachineInstrE">isLogicalOpOnExec</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#50PrepareExecInst" title='PrepareExecInst' data-ref="50PrepareExecInst" data-ref-filename="50PrepareExecInst">PrepareExecInst</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>) {</td></tr>
<tr><th id="335">335</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fold exec copy: "</q> &lt;&lt; *PrepareExecInst);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>        <a class="local col0 ref" href="#50PrepareExecInst" title='PrepareExecInst' data-ref="50PrepareExecInst" data-ref-filename="50PrepareExecInst">PrepareExecInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#41Exec" title='Exec' data-ref="41Exec" data-ref-filename="41Exec">Exec</a>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"into: "</q> &lt;&lt; *PrepareExecInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>        <a class="local col8 ref" href="#48CopyToExecInst" title='CopyToExecInst' data-ref="48CopyToExecInst" data-ref-filename="48CopyToExecInst">CopyToExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="342">342</th><td>      }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>      <b>continue</b>;</td></tr>
<tr><th id="345">345</th><td>    }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj" title='isLiveOut' data-use='c' data-ref="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj" data-ref-filename="_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj">isLiveOut</a>(<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>)) {</td></tr>
<tr><th id="348">348</th><td>      <i>// The copied register is live out and has a second use in another block.</i></td></tr>
<tr><th id="349">349</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Exec copy source register is live out\n"</q>);</td></tr>
<tr><th id="350">350</th><td>      <b>continue</b>;</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="51CopyFromExec" title='CopyFromExec' data-type='llvm::Register' data-ref="51CopyFromExec" data-ref-filename="51CopyFromExec">CopyFromExec</dfn> = <a class="local col9 ref" href="#49CopyFromExecInst" title='CopyFromExecInst' data-ref="49CopyFromExecInst" data-ref-filename="49CopyFromExecInst">CopyFromExecInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="354">354</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52SaveExecInst" title='SaveExecInst' data-type='llvm::MachineInstr *' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="355">355</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="53OtherUseInsts" title='OtherUseInsts' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="53OtherUseInsts" data-ref-filename="53OtherUseInsts">OtherUseInsts</dfn>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="54J" title='J' data-type='MachineBasicBlock::iterator' data-ref="54J" data-ref-filename="54J">J</dfn></td></tr>
<tr><th id="358">358</th><td>           = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col9 ref" href="#49CopyFromExecInst" title='CopyFromExecInst' data-ref="49CopyFromExecInst" data-ref-filename="49CopyFromExecInst">CopyFromExecInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()), <dfn class="local col5 decl" id="55JE" title='JE' data-type='MachineBasicBlock::iterator' data-ref="55JE" data-ref-filename="55JE">JE</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="359">359</th><td>         <a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#55JE" title='JE' data-ref="55JE" data-ref-filename="55JE">JE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a>) {</td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a> &amp;&amp; <a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#41Exec" title='Exec' data-ref="41Exec" data-ref-filename="41Exec">Exec</a>, <a class="local col9 ref" href="#39TRI" title='TRI' data-ref="39TRI" data-ref-filename="39TRI">TRI</a>)) {</td></tr>
<tr><th id="361">361</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"exec read prevents saveexec: "</q> &lt;&lt; *J &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="362">362</th><td>        <i>// Make sure this is inserted after any VALU ops that may have been</i></td></tr>
<tr><th id="363">363</th><td><i>        // scheduled in between.</i></td></tr>
<tr><th id="364">364</th><td>        <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="365">365</th><td>        <b>break</b>;</td></tr>
<tr><th id="366">366</th><td>      }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>      <em>bool</em> <dfn class="local col6 decl" id="56ReadsCopyFromExec" title='ReadsCopyFromExec' data-type='bool' data-ref="56ReadsCopyFromExec" data-ref-filename="56ReadsCopyFromExec">ReadsCopyFromExec</dfn> = <a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#51CopyFromExec" title='CopyFromExec' data-ref="51CopyFromExec" data-ref-filename="51CopyFromExec">CopyFromExec</a>, <a class="local col9 ref" href="#39TRI" title='TRI' data-ref="39TRI" data-ref-filename="39TRI">TRI</a>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>      <b>if</b> (<a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>, <a class="local col9 ref" href="#39TRI" title='TRI' data-ref="39TRI" data-ref-filename="39TRI">TRI</a>)) {</td></tr>
<tr><th id="371">371</th><td>        <b>if</b> (<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>) {</td></tr>
<tr><th id="372">372</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Multiple instructions modify "</q></td></tr>
<tr><th id="373">373</th><td>                            &lt;&lt; printReg(CopyToExec, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="374">374</th><td>          <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="375">375</th><td>          <b>break</b>;</td></tr>
<tr><th id="376">376</th><td>        }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="57SaveExecOp" title='SaveExecOp' data-type='unsigned int' data-ref="57SaveExecOp" data-ref-filename="57SaveExecOp">SaveExecOp</dfn> = <a class="tu ref fn" href="#_ZL13getSaveExecOpj" title='getSaveExecOp' data-use='c' data-ref="_ZL13getSaveExecOpj" data-ref-filename="_ZL13getSaveExecOpj">getSaveExecOp</a>(<a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="379">379</th><td>        <b>if</b> (<a class="local col7 ref" href="#57SaveExecOp" title='SaveExecOp' data-ref="57SaveExecOp" data-ref-filename="57SaveExecOp">SaveExecOp</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>)</td></tr>
<tr><th id="380">380</th><td>          <b>break</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>        <b>if</b> (<a class="local col6 ref" href="#56ReadsCopyFromExec" title='ReadsCopyFromExec' data-ref="56ReadsCopyFromExec" data-ref-filename="56ReadsCopyFromExec">ReadsCopyFromExec</a>) {</td></tr>
<tr><th id="383">383</th><td>          <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a>;</td></tr>
<tr><th id="384">384</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Found save exec op: "</q> &lt;&lt; *SaveExecInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="385">385</th><td>          <b>continue</b>;</td></tr>
<tr><th id="386">386</th><td>        } <b>else</b> {</td></tr>
<tr><th id="387">387</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="388">388</th><td>                     &lt;&lt; <q>"Instruction does not read exec copy: "</q> &lt;&lt; *J &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="389">389</th><td>          <b>break</b>;</td></tr>
<tr><th id="390">390</th><td>        }</td></tr>
<tr><th id="391">391</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#56ReadsCopyFromExec" title='ReadsCopyFromExec' data-ref="56ReadsCopyFromExec" data-ref-filename="56ReadsCopyFromExec">ReadsCopyFromExec</a> &amp;&amp; !<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>) {</td></tr>
<tr><th id="392">392</th><td>        <i>// Make sure no other instruction is trying to use this copy, before it</i></td></tr>
<tr><th id="393">393</th><td><i>        // will be rewritten by the saveexec, i.e. hasOneUse. There may have</i></td></tr>
<tr><th id="394">394</th><td><i>        // been another use, such as an inserted spill. For example:</i></td></tr>
<tr><th id="395">395</th><td><i>        //</i></td></tr>
<tr><th id="396">396</th><td><i>        // %sgpr0_sgpr1 = COPY %exec</i></td></tr>
<tr><th id="397">397</th><td><i>        // spill %sgpr0_sgpr1</i></td></tr>
<tr><th id="398">398</th><td><i>        // %sgpr2_sgpr3 = S_AND_B64 %sgpr0_sgpr1</i></td></tr>
<tr><th id="399">399</th><td><i>        //</i></td></tr>
<tr><th id="400">400</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Found second use of save inst candidate: "</q> &lt;&lt; *J</td></tr>
<tr><th id="401">401</th><td>                          &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="402">402</th><td>        <b>break</b>;</td></tr>
<tr><th id="403">403</th><td>      }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>      <b>if</b> (<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a> &amp;&amp; <a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>, <a class="local col9 ref" href="#39TRI" title='TRI' data-ref="39TRI" data-ref-filename="39TRI">TRI</a>)) {</td></tr>
<tr><th id="406">406</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SaveExecInst != &amp;*J);</td></tr>
<tr><th id="407">407</th><td>        <a class="local col3 ref" href="#53OtherUseInsts" title='OtherUseInsts' data-ref="53OtherUseInsts" data-ref-filename="53OtherUseInsts">OtherUseInsts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#54J" title='J' data-ref="54J" data-ref-filename="54J">J</a>);</td></tr>
<tr><th id="408">408</th><td>      }</td></tr>
<tr><th id="409">409</th><td>    }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>    <b>if</b> (!<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>)</td></tr>
<tr><th id="412">412</th><td>      <b>continue</b>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Insert save exec op: "</q> &lt;&lt; *SaveExecInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="58Src0" data-ref-filename="58Src0">Src0</dfn> = <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="417">417</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="59Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="59Src1" data-ref-filename="59Src1">Src1</dfn> = <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="60OtherOp" title='OtherOp' data-type='llvm::MachineOperand *' data-ref="60OtherOp" data-ref-filename="60OtherOp">OtherOp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>    <b>if</b> (<a class="local col8 ref" href="#58Src0" title='Src0' data-ref="58Src0" data-ref-filename="58Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#58Src0" title='Src0' data-ref="58Src0" data-ref-filename="58Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#51CopyFromExec" title='CopyFromExec' data-ref="51CopyFromExec" data-ref-filename="51CopyFromExec">CopyFromExec</a>) {</td></tr>
<tr><th id="422">422</th><td>      <a class="local col0 ref" href="#60OtherOp" title='OtherOp' data-ref="60OtherOp" data-ref-filename="60OtherOp">OtherOp</a> = &amp;<a class="local col9 ref" href="#59Src1" title='Src1' data-ref="59Src1" data-ref-filename="59Src1">Src1</a>;</td></tr>
<tr><th id="423">423</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#59Src1" title='Src1' data-ref="59Src1" data-ref-filename="59Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#59Src1" title='Src1' data-ref="59Src1" data-ref-filename="59Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#51CopyFromExec" title='CopyFromExec' data-ref="51CopyFromExec" data-ref-filename="51CopyFromExec">CopyFromExec</a>) {</td></tr>
<tr><th id="424">424</th><td>      <b>if</b> (!<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="425">425</th><td>        <b>break</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>      <a class="local col0 ref" href="#60OtherOp" title='OtherOp' data-ref="60OtherOp" data-ref-filename="60OtherOp">OtherOp</a> = &amp;<a class="local col8 ref" href="#58Src0" title='Src0' data-ref="58Src0" data-ref-filename="58Src0">Src0</a>;</td></tr>
<tr><th id="428">428</th><td>    } <b>else</b></td></tr>
<tr><th id="429">429</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected"</q>);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>    <a class="local col9 ref" href="#49CopyFromExecInst" title='CopyFromExecInst' data-ref="49CopyFromExecInst" data-ref-filename="49CopyFromExecInst">CopyFromExecInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>    <em>auto</em> <dfn class="local col1 decl" id="61InsPt" title='InsPt' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="61InsPt" data-ref-filename="61InsPt">InsPt</dfn> = <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="434">434</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="62DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="62DL" data-ref-filename="62DL">DL</dfn> = <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKN6347761" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKN6347761" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKN6347761">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col1 ref" href="#61InsPt" title='InsPt' data-ref="61InsPt" data-ref-filename="61InsPt">InsPt</a>, <a class="local col2 ref" href="#62DL" title='DL' data-ref="62DL" data-ref-filename="62DL">DL</a>, <a class="local col0 ref" href="#40TII" title='TII' data-ref="40TII" data-ref-filename="40TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL13getSaveExecOpj" title='getSaveExecOp' data-use='c' data-ref="_ZL13getSaveExecOpj" data-ref-filename="_ZL13getSaveExecOpj">getSaveExecOp</a>(<a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())),</td></tr>
<tr><th id="437">437</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#51CopyFromExec" title='CopyFromExec' data-ref="51CopyFromExec" data-ref-filename="51CopyFromExec">CopyFromExec</a>)</td></tr>
<tr><th id="438">438</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#60OtherOp" title='OtherOp' data-ref="60OtherOp" data-ref-filename="60OtherOp">OtherOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="439">439</th><td>    <a class="local col2 ref" href="#52SaveExecInst" title='SaveExecInst' data-ref="52SaveExecInst" data-ref-filename="52SaveExecInst">SaveExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <a class="local col8 ref" href="#48CopyToExecInst" title='CopyToExecInst' data-ref="48CopyToExecInst" data-ref-filename="48CopyToExecInst">CopyToExecInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63OtherInst" title='OtherInst' data-type='llvm::MachineInstr *' data-ref="63OtherInst" data-ref-filename="63OtherInst">OtherInst</dfn> : <a class="local col3 ref" href="#53OtherUseInsts" title='OtherUseInsts' data-ref="53OtherUseInsts" data-ref-filename="53OtherUseInsts">OtherUseInsts</a>) {</td></tr>
<tr><th id="444">444</th><td>      <a class="local col3 ref" href="#63OtherInst" title='OtherInst' data-ref="63OtherInst" data-ref-filename="63OtherInst">OtherInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#45CopyToExec" title='CopyToExec' data-ref="45CopyToExec" data-ref-filename="45CopyToExec">CopyToExec</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#41Exec" title='Exec' data-ref="41Exec" data-ref-filename="41Exec">Exec</a>,</td></tr>
<tr><th id="445">445</th><td>                                    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>, *<a class="local col9 ref" href="#39TRI" title='TRI' data-ref="39TRI" data-ref-filename="39TRI">TRI</a>);</td></tr>
<tr><th id="446">446</th><td>    }</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>