$date
	Tue May  4 20:28:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main $end
$var wire 1 ! c_isJns $end
$var wire 1 " c_isJnz $end
$var wire 1 # c_isJs $end
$var wire 1 $ c_isJz $end
$var wire 1 % c_isLd $end
$var wire 1 & c_isMem $end
$var wire 1 ' c_isSt $end
$var wire 1 ( c_is_vector_op $end
$var wire 16 ) c_scalar_output [15:0] $end
$var wire 16 * d_ins [15:0] $end
$var wire 1 + d_isJns $end
$var wire 1 , d_isJnz $end
$var wire 1 - d_isJs $end
$var wire 1 . d_isJz $end
$var wire 1 / d_isLd $end
$var wire 1 0 d_isMem $end
$var wire 1 1 d_isSt $end
$var wire 1 2 d_is_vector_op $end
$var wire 1 3 f1_stall $end
$var wire 1 4 flush $end
$var wire 1 5 fr_isJns $end
$var wire 1 6 fr_isJnz $end
$var wire 1 7 fr_isJs $end
$var wire 1 8 fr_isJz $end
$var wire 1 9 fr_isLd $end
$var wire 1 : fr_isMem $end
$var wire 1 ; fr_isSt $end
$var wire 1 < fr_is_vector_op $end
$var wire 1 = fr_stall_signal $end
$var wire 256 > fr_vra_val [255:0] $end
$var wire 256 ? fr_vrx_val [255:0] $end
$var wire 16 @ instr_mem_raddr [15:0] $end
$var wire 16 A mem_bank_0_waddr [15:0] $end
$var wire 16 B mem_bank_0_wdata [15:0] $end
$var wire 1 C mem_bank_0_wen $end
$var wire 16 D mem_bank_1_raddr [15:0] $end
$var wire 16 E mem_bank_1_waddr [15:0] $end
$var wire 16 F mem_bank_1_wdata [15:0] $end
$var wire 1 G mem_bank_1_wen $end
$var wire 16 H mem_bank_2_raddr [15:0] $end
$var wire 16 I mem_bank_2_waddr [15:0] $end
$var wire 16 J mem_bank_2_wdata [15:0] $end
$var wire 1 K mem_bank_2_wen $end
$var wire 16 L mem_bank_3_raddr [15:0] $end
$var wire 16 M mem_bank_3_waddr [15:0] $end
$var wire 16 N mem_bank_3_wdata [15:0] $end
$var wire 1 O mem_bank_3_wen $end
$var wire 1 P pipe_1_valid $end
$var wire 1 Q pipe_2_valid $end
$var wire 1 R pipe_3_valid $end
$var wire 4 S regRAddr0 [3:0] $end
$var wire 4 T regRAddr1 [3:0] $end
$var wire 4 U regWAddr [3:0] $end
$var wire 16 V regWData [15:0] $end
$var wire 1 W regWEn $end
$var wire 1 X scalarRegReadAfterWrite $end
$var wire 4 Y vregData0Len [3:0] $end
$var wire 4 Z vregData1Len [3:0] $end
$var wire 4 [ vregRAddr0 [3:0] $end
$var wire 4 \ vregRAddr1 [3:0] $end
$var wire 4 ] vregWAddr [3:0] $end
$var wire 256 ^ vregWData [255:0] $end
$var wire 1 _ vregWEn $end
$var wire 4 ` vregWLen [3:0] $end
$var wire 1 a wb_isJns $end
$var wire 1 b wb_isJnz $end
$var wire 1 c wb_isJs $end
$var wire 1 d wb_isJz $end
$var wire 1 e wb_isLd $end
$var wire 1 f wb_isMem $end
$var wire 1 g wb_isSt $end
$var wire 1 h wb_is_print $end
$var wire 1 i wb_is_vector_op $end
$var wire 1 j wb_mem_bank_wen_0 $end
$var wire 1 k wb_mem_bank_wen_1 $end
$var wire 1 l wb_mem_bank_wen_2 $end
$var wire 1 m wb_mem_bank_wen_3 $end
$var wire 1 n wb_reg_vector_wen $end
$var wire 1 o wb_stall $end
$var wire 1 p wb_writes_reg $end
$var wire 16 q x2_mem_0 [15:0] $end
$var wire 16 r x2_mem_1 [15:0] $end
$var wire 16 s x2_mem_2 [15:0] $end
$var wire 16 t x2_mem_3 [15:0] $end
$var wire 16 u x2_overflow_0 [15:0] $end
$var wire 16 v x2_overflow_1 [15:0] $end
$var wire 16 w x2_overflow_2 [15:0] $end
$var wire 16 x x2_overflow_3 [15:0] $end
$var wire 16 y x2_pipe_3_result [15:0] $end
$var wire 16 z x2_pipe_2_result [15:0] $end
$var wire 16 { x2_pipe_1_result [15:0] $end
$var wire 16 | x2_pipe_0_result [15:0] $end
$var wire 1 } wb_take_jump $end
$var wire 4 ~ wb_subcode [3:0] $end
$var wire 4 !" wb_rt [3:0] $end
$var wire 4 "" wb_rb [3:0] $end
$var wire 4 #" wb_ra [3:0] $end
$var wire 4 $" wb_opcode [3:0] $end
$var wire 16 %" wb_mem_bank_0_wdata [15:0] $end
$var wire 16 &" wb_mem_bank_0_waddr [15:0] $end
$var wire 1 '" wb_is_invalid_op $end
$var wire 1 (" wb_isVsub $end
$var wire 1 )" wb_isVst $end
$var wire 1 *" wb_isVmul $end
$var wire 1 +" wb_isVld $end
$var wire 1 ," wb_isVdot $end
$var wire 1 -" wb_isVdiv $end
$var wire 1 ." wb_isVadd $end
$var wire 1 /" wb_isSub $end
$var wire 1 0" wb_isScalarMem $end
$var wire 1 1" wb_isMul $end
$var wire 1 2" wb_isMovl $end
$var wire 1 3" wb_isMovh $end
$var wire 1 4" wb_isJmp $end
$var wire 1 5" wb_isHalt $end
$var wire 1 6" wb_isDiv $end
$var wire 1 7" wb_isAdd $end
$var wire 16 8" vrx_entry9 [15:0] $end
$var wire 16 9" vrx_entry8 [15:0] $end
$var wire 16 :" vrx_entry7 [15:0] $end
$var wire 16 ;" vrx_entry6 [15:0] $end
$var wire 16 <" vrx_entry5 [15:0] $end
$var wire 16 =" vrx_entry4 [15:0] $end
$var wire 16 >" vrx_entry3 [15:0] $end
$var wire 16 ?" vrx_entry2 [15:0] $end
$var wire 16 @" vrx_entry15 [15:0] $end
$var wire 16 A" vrx_entry14 [15:0] $end
$var wire 16 B" vrx_entry13 [15:0] $end
$var wire 16 C" vrx_entry12 [15:0] $end
$var wire 16 D" vrx_entry11 [15:0] $end
$var wire 16 E" vrx_entry10 [15:0] $end
$var wire 16 F" vrx_entry1 [15:0] $end
$var wire 16 G" vrx_entry0 [15:0] $end
$var wire 256 H" vregData1 [255:0] $end
$var wire 256 I" vregData0 [255:0] $end
$var wire 16 J" vra_entry9 [15:0] $end
$var wire 16 K" vra_entry8 [15:0] $end
$var wire 16 L" vra_entry7 [15:0] $end
$var wire 16 M" vra_entry6 [15:0] $end
$var wire 16 N" vra_entry5 [15:0] $end
$var wire 16 O" vra_entry4 [15:0] $end
$var wire 16 P" vra_entry3 [15:0] $end
$var wire 16 Q" vra_entry2 [15:0] $end
$var wire 16 R" vra_entry15 [15:0] $end
$var wire 16 S" vra_entry14 [15:0] $end
$var wire 16 T" vra_entry13 [15:0] $end
$var wire 16 U" vra_entry12 [15:0] $end
$var wire 16 V" vra_entry11 [15:0] $end
$var wire 16 W" vra_entry10 [15:0] $end
$var wire 16 X" vra_entry1 [15:0] $end
$var wire 16 Y" vra_entry0 [15:0] $end
$var wire 16 Z" regData1 [15:0] $end
$var wire 16 [" regData0 [15:0] $end
$var wire 16 \" pipe_3_rx_val [15:0] $end
$var wire 16 ]" pipe_3_ra_val [15:0] $end
$var wire 16 ^" pipe_2_rx_val [15:0] $end
$var wire 16 _" pipe_2_ra_val [15:0] $end
$var wire 16 `" pipe_1_rx_val [15:0] $end
$var wire 16 a" pipe_1_ra_val [15:0] $end
$var wire 16 b" pipe_0_rx_val [15:0] $end
$var wire 16 c" pipe_0_ra_val [15:0] $end
$var wire 16 d" mem_bank_3_data [15:0] $end
$var wire 16 e" mem_bank_2_data [15:0] $end
$var wire 16 f" mem_bank_1_data [15:0] $end
$var wire 16 g" mem_bank_0_raddr [15:0] $end
$var wire 16 h" mem_bank_0_data [15:0] $end
$var wire 6 i" len_of_vector [5:0] $end
$var wire 16 j" instr_mem_data [15:0] $end
$var wire 3 k" fr_vrx_size [2:0] $end
$var wire 3 l" fr_vra_len [2:0] $end
$var wire 4 m" fr_subcode [3:0] $end
$var wire 16 n" fr_rx_val [15:0] $end
$var wire 4 o" fr_rx [3:0] $end
$var wire 4 p" fr_rt [3:0] $end
$var wire 4 q" fr_rb [3:0] $end
$var wire 16 r" fr_ra_val [15:0] $end
$var wire 4 s" fr_ra [3:0] $end
$var wire 4 t" fr_opcode [3:0] $end
$var wire 3 u" fr_num_stall_needed [2:0] $end
$var wire 1 v" fr_isVsub $end
$var wire 1 w" fr_isVst $end
$var wire 1 x" fr_isVmul $end
$var wire 1 y" fr_isVld $end
$var wire 1 z" fr_isVdot $end
$var wire 1 {" fr_isVdiv $end
$var wire 1 |" fr_isVadd $end
$var wire 1 }" fr_isSub $end
$var wire 1 ~" fr_isScalarMem $end
$var wire 1 !# fr_isMul $end
$var wire 1 "# fr_isMovl $end
$var wire 1 ## fr_isMovh $end
$var wire 1 $# fr_isJmp $end
$var wire 1 %# fr_isHalt $end
$var wire 1 &# fr_isDiv $end
$var wire 1 '# fr_isAdd $end
$var wire 4 (# d_subcode [3:0] $end
$var wire 4 )# d_rx [3:0] $end
$var wire 4 *# d_rt [3:0] $end
$var wire 4 +# d_rb [3:0] $end
$var wire 4 ,# d_ra [3:0] $end
$var wire 4 -# d_opcode [3:0] $end
$var wire 1 .# d_isVsub $end
$var wire 1 /# d_isVst $end
$var wire 1 0# d_isVmul $end
$var wire 1 1# d_isVld $end
$var wire 1 2# d_isVdot $end
$var wire 1 3# d_isVdiv $end
$var wire 1 4# d_isVadd $end
$var wire 1 5# d_isSub $end
$var wire 1 6# d_isScalarMem $end
$var wire 1 7# d_isMul $end
$var wire 1 8# d_isMovl $end
$var wire 1 9# d_isMovh $end
$var wire 1 :# d_isJmp $end
$var wire 1 ;# d_isHalt $end
$var wire 1 <# d_isDiv $end
$var wire 1 =# d_isAdd $end
$var wire 1 ># clk $end
$var wire 16 ?# c_to_add [15:0] $end
$var wire 4 @# c_subcode [3:0] $end
$var wire 4 A# c_opcode [3:0] $end
$var wire 4 B# c_next_terms_left [3:0] $end
$var wire 1 C# c_isVsub $end
$var wire 1 D# c_isVst $end
$var wire 1 E# c_isVmul $end
$var wire 1 F# c_isVld $end
$var wire 1 G# c_isVdot $end
$var wire 1 H# c_isVdiv $end
$var wire 1 I# c_isVadd $end
$var wire 1 J# c_isSub $end
$var wire 1 K# c_isScalarMem $end
$var wire 1 L# c_isMul $end
$var wire 1 M# c_isMovl $end
$var wire 1 N# c_isMovh $end
$var wire 1 O# c_isJmp $end
$var wire 1 P# c_isHalt $end
$var wire 1 Q# c_isDiv $end
$var wire 1 R# c_isAdd $end
$var wire 1 S# c_ins_changing $end
$var wire 16 T# c_dot_prod_curr_sum [15:0] $end
$var reg 16 U# c_dot_prod_running_sum [15:0] $end
$var reg 4 V# c_dot_prod_terms_left [3:0] $end
$var reg 16 W# c_ins [15:0] $end
$var reg 256 X# c_new_vector [255:0] $end
$var reg 16 Y# c_pc [15:0] $end
$var reg 16 Z# c_pipe_0_result [15:0] $end
$var reg 16 [# c_pipe_1_result [15:0] $end
$var reg 16 \# c_pipe_2_result [15:0] $end
$var reg 16 ]# c_pipe_3_result [15:0] $end
$var reg 4 ^# c_ra_read [3:0] $end
$var reg 16 _# c_ra_val [15:0] $end
$var reg 4 `# c_rx_read [3:0] $end
$var reg 16 a# c_rx_val [15:0] $end
$var reg 3 b# c_target_entries [2:0] $end
$var reg 1 c# c_valid $end
$var reg 16 d# d_lastIns [15:0] $end
$var reg 16 e# d_pc [15:0] $end
$var reg 1 f# d_stallCycle $end
$var reg 1 g# d_valid $end
$var reg 16 h# f1_pc [15:0] $end
$var reg 1 i# f1_valid $end
$var reg 16 j# f2_pc [15:0] $end
$var reg 1 k# f2_valid $end
$var reg 16 l# fr_ins [15:0] $end
$var reg 16 m# fr_pc [15:0] $end
$var reg 4 n# fr_ra_read [3:0] $end
$var reg 4 o# fr_rx_read [3:0] $end
$var reg 3 p# fr_stall_state [2:0] $end
$var reg 1 q# fr_valid $end
$var reg 1 r# halt $end
$var reg 16 s# wb_ins [15:0] $end
$var reg 16 t# wb_pc [15:0] $end
$var reg 16 u# wb_ra_val [15:0] $end
$var reg 16 v# wb_rx_val [15:0] $end
$var reg 16 w# wb_scalar_output [15:0] $end
$var reg 1 x# wb_valid $end
$var reg 16 y# x2_ins [15:0] $end
$var reg 16 z# x2_pc [15:0] $end
$var reg 4 {# x2_ra_read [3:0] $end
$var reg 16 |# x2_ra_val [15:0] $end
$var reg 4 }# x2_rx_read [3:0] $end
$var reg 16 ~# x2_rx_val [15:0] $end
$var reg 16 !$ x2_target_entries [15:0] $end
$var reg 1 "$ x2_valid $end
$var reg 16 #$ x2_vra_len [15:0] $end
$var reg 16 $$ x_ins [15:0] $end
$var reg 16 %$ x_pc [15:0] $end
$var reg 4 &$ x_ra_read [3:0] $end
$var reg 16 '$ x_ra_val [15:0] $end
$var reg 4 ($ x_rx_read [3:0] $end
$var reg 16 )$ x_rx_val [15:0] $end
$var reg 16 *$ x_target_entries [15:0] $end
$var reg 1 +$ x_valid $end
$var reg 16 ,$ x_vra_len [15:0] $end
$scope module c0 $end
$var wire 1 ># clk $end
$var reg 1 -$ theClock $end
$upscope $end
$scope module ctr $end
$var wire 1 ># clk $end
$var wire 1 r# isHalt $end
$var reg 32 .$ count [31:0] $end
$upscope $end
$scope module instr_mem $end
$var wire 1 ># clk $end
$var wire 15 /$ raddr0_ [15:1] $end
$var wire 16 0$ rdata0_ [15:0] $end
$var reg 15 1$ raddr0 [15:1] $end
$var reg 16 2$ rdata0 [15:0] $end
$upscope $end
$scope module mem_bank0 $end
$var wire 1 ># clk $end
$var wire 15 3$ raddr0_ [15:1] $end
$var wire 16 4$ rdata0_ [15:0] $end
$var wire 15 5$ waddr [15:1] $end
$var wire 16 6$ wdata [15:0] $end
$var wire 1 C wen $end
$var reg 15 7$ raddr0 [15:1] $end
$var reg 16 8$ rdata0 [15:0] $end
$upscope $end
$scope module mem_bank1 $end
$var wire 1 ># clk $end
$var wire 15 9$ raddr0_ [15:1] $end
$var wire 16 :$ rdata0_ [15:0] $end
$var wire 15 ;$ waddr [15:1] $end
$var wire 16 <$ wdata [15:0] $end
$var wire 1 G wen $end
$var reg 15 =$ raddr0 [15:1] $end
$var reg 16 >$ rdata0 [15:0] $end
$upscope $end
$scope module mem_bank2 $end
$var wire 1 ># clk $end
$var wire 15 ?$ raddr0_ [15:1] $end
$var wire 16 @$ rdata0_ [15:0] $end
$var wire 15 A$ waddr [15:1] $end
$var wire 16 B$ wdata [15:0] $end
$var wire 1 K wen $end
$var reg 15 C$ raddr0 [15:1] $end
$var reg 16 D$ rdata0 [15:0] $end
$upscope $end
$scope module mem_bank3 $end
$var wire 1 ># clk $end
$var wire 15 E$ raddr0_ [15:1] $end
$var wire 16 F$ rdata0_ [15:0] $end
$var wire 15 G$ waddr [15:1] $end
$var wire 16 H$ wdata [15:0] $end
$var wire 1 O wen $end
$var reg 15 I$ raddr0 [15:1] $end
$var reg 16 J$ rdata0 [15:0] $end
$upscope $end
$scope module pipe_0 $end
$var wire 1 ># clk $end
$var wire 16 K$ fr_ins [15:0] $end
$var wire 16 L$ fr_operand_1 [15:0] $end
$var wire 16 M$ fr_operand_2 [15:0] $end
$var wire 16 N$ fr_pc [15:0] $end
$var wire 16 O$ x2_mem [15:0] $end
$var wire 16 P$ x2_overflow_mod [15:0] $end
$var wire 1 Q$ x_isJns $end
$var wire 1 R$ x_isJnz $end
$var wire 1 S$ x_isJs $end
$var wire 1 T$ x_isJz $end
$var wire 1 U$ x_isMem $end
$var wire 1 V$ x_isSt $end
$var wire 1 W$ x_is_mul $end
$var wire 4 X$ x_subcode [3:0] $end
$var wire 16 Y$ x_result [15:0] $end
$var wire 4 Z$ x_opcode [3:0] $end
$var wire 16 [$ x_movl_result [15:0] $end
$var wire 8 \$ x_ival [7:0] $end
$var wire 1 ]$ x_is_sub $end
$var wire 1 ^$ x_is_div $end
$var wire 1 _$ x_is_add $end
$var wire 1 `$ x_isScalarMem $end
$var wire 1 a$ x_isMovl $end
$var wire 1 b$ x_isMovh $end
$var wire 1 c$ x_isJmp $end
$var wire 16 d$ x2_result [15:0] $end
$var wire 4 e$ x2_opcode [3:0] $end
$var wire 1 f$ x2_is_ld $end
$var reg 16 g$ x2_ins [15:0] $end
$var reg 16 h$ x2_pc [15:0] $end
$var reg 16 i$ x2_prev_result [15:0] $end
$var reg 16 j$ x_ins [15:0] $end
$var reg 16 k$ x_operand_1 [15:0] $end
$var reg 16 l$ x_operand_2 [15:0] $end
$var reg 16 m$ x_pc [15:0] $end
$upscope $end
$scope module pipe_1 $end
$var wire 1 ># clk $end
$var wire 16 n$ fr_ins [15:0] $end
$var wire 16 o$ fr_operand_1 [15:0] $end
$var wire 16 p$ fr_operand_2 [15:0] $end
$var wire 16 q$ fr_pc [15:0] $end
$var wire 16 r$ x2_mem [15:0] $end
$var wire 16 s$ x2_overflow_mod [15:0] $end
$var wire 1 t$ x_isJns $end
$var wire 1 u$ x_isJnz $end
$var wire 1 v$ x_isJs $end
$var wire 1 w$ x_isJz $end
$var wire 1 x$ x_isMem $end
$var wire 1 y$ x_isSt $end
$var wire 1 z$ x_is_mul $end
$var wire 4 {$ x_subcode [3:0] $end
$var wire 16 |$ x_result [15:0] $end
$var wire 4 }$ x_opcode [3:0] $end
$var wire 16 ~$ x_movl_result [15:0] $end
$var wire 8 !% x_ival [7:0] $end
$var wire 1 "% x_is_sub $end
$var wire 1 #% x_is_div $end
$var wire 1 $% x_is_add $end
$var wire 1 %% x_isScalarMem $end
$var wire 1 &% x_isMovl $end
$var wire 1 '% x_isMovh $end
$var wire 1 (% x_isJmp $end
$var wire 16 )% x2_result [15:0] $end
$var wire 4 *% x2_opcode [3:0] $end
$var wire 1 +% x2_is_ld $end
$var reg 16 ,% x2_ins [15:0] $end
$var reg 16 -% x2_pc [15:0] $end
$var reg 16 .% x2_prev_result [15:0] $end
$var reg 16 /% x_ins [15:0] $end
$var reg 16 0% x_operand_1 [15:0] $end
$var reg 16 1% x_operand_2 [15:0] $end
$var reg 16 2% x_pc [15:0] $end
$upscope $end
$scope module pipe_2 $end
$var wire 1 ># clk $end
$var wire 16 3% fr_ins [15:0] $end
$var wire 16 4% fr_operand_1 [15:0] $end
$var wire 16 5% fr_operand_2 [15:0] $end
$var wire 16 6% fr_pc [15:0] $end
$var wire 16 7% x2_mem [15:0] $end
$var wire 16 8% x2_overflow_mod [15:0] $end
$var wire 1 9% x_isJns $end
$var wire 1 :% x_isJnz $end
$var wire 1 ;% x_isJs $end
$var wire 1 <% x_isJz $end
$var wire 1 =% x_isMem $end
$var wire 1 >% x_isSt $end
$var wire 1 ?% x_is_mul $end
$var wire 4 @% x_subcode [3:0] $end
$var wire 16 A% x_result [15:0] $end
$var wire 4 B% x_opcode [3:0] $end
$var wire 16 C% x_movl_result [15:0] $end
$var wire 8 D% x_ival [7:0] $end
$var wire 1 E% x_is_sub $end
$var wire 1 F% x_is_div $end
$var wire 1 G% x_is_add $end
$var wire 1 H% x_isScalarMem $end
$var wire 1 I% x_isMovl $end
$var wire 1 J% x_isMovh $end
$var wire 1 K% x_isJmp $end
$var wire 16 L% x2_result [15:0] $end
$var wire 4 M% x2_opcode [3:0] $end
$var wire 1 N% x2_is_ld $end
$var reg 16 O% x2_ins [15:0] $end
$var reg 16 P% x2_pc [15:0] $end
$var reg 16 Q% x2_prev_result [15:0] $end
$var reg 16 R% x_ins [15:0] $end
$var reg 16 S% x_operand_1 [15:0] $end
$var reg 16 T% x_operand_2 [15:0] $end
$var reg 16 U% x_pc [15:0] $end
$upscope $end
$scope module pipe_3 $end
$var wire 1 ># clk $end
$var wire 16 V% fr_ins [15:0] $end
$var wire 16 W% fr_operand_1 [15:0] $end
$var wire 16 X% fr_operand_2 [15:0] $end
$var wire 16 Y% fr_pc [15:0] $end
$var wire 16 Z% x2_mem [15:0] $end
$var wire 16 [% x2_overflow_mod [15:0] $end
$var wire 1 \% x_isJns $end
$var wire 1 ]% x_isJnz $end
$var wire 1 ^% x_isJs $end
$var wire 1 _% x_isJz $end
$var wire 1 `% x_isMem $end
$var wire 1 a% x_isSt $end
$var wire 1 b% x_is_mul $end
$var wire 4 c% x_subcode [3:0] $end
$var wire 16 d% x_result [15:0] $end
$var wire 4 e% x_opcode [3:0] $end
$var wire 16 f% x_movl_result [15:0] $end
$var wire 8 g% x_ival [7:0] $end
$var wire 1 h% x_is_sub $end
$var wire 1 i% x_is_div $end
$var wire 1 j% x_is_add $end
$var wire 1 k% x_isScalarMem $end
$var wire 1 l% x_isMovl $end
$var wire 1 m% x_isMovh $end
$var wire 1 n% x_isJmp $end
$var wire 16 o% x2_result [15:0] $end
$var wire 4 p% x2_opcode [3:0] $end
$var wire 1 q% x2_is_ld $end
$var reg 16 r% x2_ins [15:0] $end
$var reg 16 s% x2_pc [15:0] $end
$var reg 16 t% x2_prev_result [15:0] $end
$var reg 16 u% x_ins [15:0] $end
$var reg 16 v% x_operand_1 [15:0] $end
$var reg 16 w% x_operand_2 [15:0] $end
$var reg 16 x% x_pc [15:0] $end
$upscope $end
$scope module regs $end
$var wire 1 ># clk $end
$var wire 4 y% raddr0_ [3:0] $end
$var wire 4 z% raddr1_ [3:0] $end
$var wire 16 {% rdata0 [15:0] $end
$var wire 16 |% rdata1 [15:0] $end
$var wire 4 }% waddr [3:0] $end
$var wire 16 ~% wdata [15:0] $end
$var wire 1 W wen $end
$var reg 4 !& raddr0 [3:0] $end
$var reg 4 "& raddr1 [3:0] $end
$upscope $end
$scope module vregs $end
$var wire 1 ># clk $end
$var wire 4 #& rAddr0 [3:0] $end
$var wire 4 $& rAddr1 [3:0] $end
$var wire 256 %& rData0 [255:0] $end
$var wire 256 && rData1 [255:0] $end
$var wire 4 '& r_len0 [3:0] $end
$var wire 4 (& r_len1 [3:0] $end
$var wire 4 )& wAddr [3:0] $end
$var wire 256 *& wData [255:0] $end
$var wire 1 _ wEn $end
$var wire 4 +& wLen [3:0] $end
$var wire 1 ,& rLen1 $end
$var wire 1 -& rLen0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-&
x,&
bx +&
bz *&
bz )&
bz (&
bz '&
bx &&
bx %&
bx $&
bx #&
bx "&
bx !&
bx ~%
bx }%
bx |%
bx {%
bx z%
bx y%
bx x%
bx w%
bx v%
bx u%
bx t%
bx s%
bx r%
0q%
bx p%
bx o%
xn%
xm%
xl%
xk%
0j%
0i%
0h%
bx g%
bx f%
bx e%
bx d%
bx c%
0b%
xa%
x`%
x_%
x^%
x]%
x\%
bz [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
bx P%
bx O%
0N%
bx M%
bx L%
xK%
xJ%
xI%
xH%
0G%
0F%
0E%
bx D%
bx C%
bx B%
bx A%
bx @%
0?%
x>%
x=%
x<%
x;%
x:%
x9%
bz 8%
bx 7%
bx 6%
bx 5%
bx 4%
bx 3%
bx 2%
bx 1%
bx 0%
bx /%
bx .%
bx -%
bx ,%
0+%
bx *%
bx )%
x(%
x'%
x&%
x%%
0$%
0#%
0"%
bx !%
bx ~$
bx }$
bx |$
bx {$
0z$
xy$
xx$
xw$
xv$
xu$
xt$
bz s$
bx r$
bx q$
bx p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
0f$
bx e$
bx d$
xc$
xb$
xa$
x`$
0_$
0^$
0]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
0W$
xV$
xU$
xT$
xS$
xR$
xQ$
bz P$
bx O$
bx N$
bx M$
bx L$
bx K$
bx J$
bx I$
bz H$
bz G$
bx F$
bz E$
bx D$
bx C$
bz B$
bz A$
bx @$
bz ?$
bx >$
bx =$
bz <$
bz ;$
bx :$
bz 9$
bx 8$
bx 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx 2$
bx 1$
bx 0$
b0 /$
b0 .$
1-$
bx ,$
0+$
bx *$
bx )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
0"$
bx !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
0x#
bx w#
bx v#
bx u#
bx t#
bx s#
0r#
0q#
b0 p#
bx o#
bx n#
bx m#
bx l#
0k#
bx j#
1i#
b0 h#
0g#
0f#
bx e#
bx d#
0c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
bx B#
bx A#
bx @#
bx ?#
1>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bz l"
bz k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
x}
bx |
bx {
bx z
bx y
bz x
bz w
bz v
bz u
bx t
bx s
bx r
bx q
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
bx `
0_
bz ^
bz ]
bx \
bx [
bz Z
bz Y
0X
0W
bx V
bx U
bx T
bx S
0R
0Q
0P
zO
bz N
bz M
bz L
zK
bz J
bz I
bz H
zG
bz F
bz E
bz D
xC
bx B
bx A
b0 @
bx ?
bx >
0=
x<
x;
x:
x9
x8
x7
x6
x5
04
03
x2
x1
x0
x/
x.
x-
x,
x+
bx *
bx )
x(
x'
x&
x%
x$
x#
x"
x!
$end
#500
0>#
0-$
#1000
1P
1Q
1R
1=
b1 /$
b1 .$
b0 1$
bz =$
bz C$
bz I$
1k#
b0 j#
b111 p#
b0 *$
b0xxxxxx ,$
b10 @
b10 h#
1>#
1-$
#1500
0>#
0-$
#2000
02
01
00
0.
0,
0-
0+
0/
b0 \
b0 $&
b0 T
b0 z%
b0 )#
b10 /$
0=#
05#
07#
0<#
18#
09#
0:#
06#
04#
0.#
00#
03#
01#
0/#
02#
0;#
b100 -#
b1 (#
b100 [
b100 #&
b100 S
b100 y%
b100 ,#
b1 +#
b0 `
b0 +&
b0 *#
b100 @
b100 h#
b0 !$
b0xxxxxx #$
b111 *$
b110 p#
1g#
b0 e#
b10 j#
b100010000010000 *
b100010000010000 j"
b100010000010000 0$
b100010000010000 2$
b1 1$
b10 .$
1>#
1-$
#2500
0>#
0-$
#3000
b0 b"
b0 M$
b0 n"
0<
0;
b0 3$
0:
b0 g"
b1111 \
b1111 $&
b1111 T
b1111 z%
b1111 )#
08
06
07
05
09
b0 o"
08#
1;#
b1111 -#
b1111 (#
b1111 [
b1111 #&
b1111 S
b1111 y%
b1111 ,#
b1111 +#
b1111 `
b1111 +&
b1111 *#
0'#
0}"
0!#
0&#
1"#
0##
0$#
0~"
0|"
0v"
0x"
0{"
0y"
0w"
0z"
0%#
b100 t"
b1 m"
b100 s"
b1 q"
b0 p"
b11 /$
b11 .$
b0 "&
b100 !&
b1111111111111111 *
b1111111111111111 j"
b1111111111111111 0$
b1111111111111111 2$
b10 1$
b100 j#
b100010000010000 d#
b10 e#
b0 o#
b100 n#
b100010000010000 l#
b100010000010000 K$
b100010000010000 n$
b100010000010000 3%
b100010000010000 V%
b0 m#
b0 N$
b0 q$
b0 6%
b0 Y%
1q#
b101 p#
b111 !$
b110 *$
b0 b#
b110 @
b110 h#
1>#
1-$
#3500
0>#
0-$
#4000
b1000001 d%
b1000001 A%
b1000001 |$
b1000001 Y$
bx b"
bx M$
0a%
0>%
0y$
0V$
bx n"
0`%
0=%
0x$
0U$
x/
x1
b1111 o"
0_%
0]%
0^%
0\%
0<%
0:%
0;%
09%
0w$
0u$
0v$
0t$
0T$
0R$
0S$
0Q$
x0
x2
x.
x,
x-
x+
bx \
bx $&
bx T
bx z%
bx )#
b100 /$
0"#
1%#
b1111 t"
b1111 m"
b1111 s"
b1111 q"
b1111 p"
0k%
0n%
1l%
0m%
b100 e%
b1 c%
b1000001 f%
b1000001 g%
0H%
0K%
1I%
0J%
b100 B%
b1 @%
b1000001 C%
b1000001 D%
0%%
0(%
1&%
0'%
b100 }$
b1 {$
b1000001 ~$
b1000001 !%
0`$
0c$
1a$
0b$
b100 Z$
b1 X$
b1000001 [$
b1000001 \$
x=#
x5#
x7#
x<#
x8#
x9#
x:#
x6#
x4#
x.#
x0#
x3#
x1#
x/#
x2#
x;#
bx -#
bx (#
bx [
bx #&
bx S
bx y%
bx ,#
bx +#
bx `
bx +&
bx *#
b1000 @
b1000 h#
b111 b#
b110 !$
b0 ($
b100 &$
b0 )$
b101 *$
1+$
b100010000010000 $$
b0 %$
b1111 o#
b1111 n#
b1111111111111111 l#
b1111111111111111 K$
b1111111111111111 n$
b1111111111111111 3%
b1111111111111111 V%
b10 m#
b10 N$
b10 q$
b10 6%
b10 Y%
b100 p#
b1111111111111111 d#
b100 e#
b110 j#
b100010000010000 u%
b0 x%
b100010000010000 R%
b0 U%
b100010000010000 /%
b0 2%
b0 l$
b100010000010000 j$
b0 m$
b0 7$
bx *
bx j"
bx 0$
bx 2$
b11 1$
b1111 "&
b1111 !&
b100 .$
1>#
1-$
#4500
0>#
0-$
#5000
b0 Y$
b0 |$
b0 A%
b0 d%
bx 3$
bx g"
x9
x;
x:
x<
x8
x6
x7
x5
bx o"
0a$
b1111 Z$
b1111 X$
b1111111111111111 [$
b11111111 \$
b1000001 |
b1000001 d$
b100 e$
0&%
b1111 }$
b1111 {$
b1111111111111111 ~$
b11111111 !%
b1000001 {
b1000001 )%
b100 *%
0I%
b1111 B%
b1111 @%
b1111111111111111 C%
b11111111 D%
b1000001 z
b1000001 L%
b100 M%
0l%
b1111 e%
b1111 c%
b1111111111111111 f%
b11111111 g%
b1000001 y
b1000001 o%
b100 p%
x'#
x}"
x!#
x&#
x"#
x##
x$#
x~"
x|"
xv"
xx"
x{"
xy"
xw"
xz"
x%#
bx t"
bx m"
bx s"
bx q"
bx p"
b101 /$
b101 .$
bx "&
bx !&
b100 1$
bx l$
b1111111111111111 j$
b10 m$
b1000001 i$
b100010000010000 g$
b0 h$
b1111111111111111 /%
b10 2%
b1000001 .%
b100010000010000 ,%
b0 -%
b1111111111111111 R%
b10 U%
b1000001 Q%
b100010000010000 O%
b0 P%
b1111111111111111 u%
b10 x%
b1000001 t%
b100010000010000 r%
b0 s%
b1000 j#
bx d#
b110 e#
bx o#
bx n#
bx l#
bx K$
bx n$
bx 3%
bx V%
b100 m#
b100 N$
b100 q$
b100 6%
b100 Y%
b11 p#
b0 }#
b100 {#
b0 ~#
b101 !$
1"$
b100010000010000 y#
b0 z#
b1111 ($
b1111 &$
bx )$
b100 *$
b1111111111111111 $$
b10 %$
b110 b#
b1010 @
b1010 h#
1>#
1-$
#5500
0>#
0-$
#6000
bx d%
bx A%
bx |$
bx Y$
0(
b0xxx000xxx ?#
0'
0&
xa%
x>%
xy$
xV$
0$
0"
0#
0!
0%
x`%
x_%
x]%
x^%
x\%
x=%
x<%
x:%
x;%
x9%
xx$
xw$
xu$
xv$
xt$
xU$
xT$
xR$
xS$
xQ$
b110 /$
0R#
0J#
0L#
0Q#
1M#
0N#
0O#
0K#
0I#
0C#
0E#
0H#
0F#
0D#
0G#
0P#
b100 A#
b1 @#
b0 y
b0 o%
b1111 p%
xk%
xn%
xl%
xm%
bx e%
bx c%
bx f%
bx g%
b0 z
b0 L%
b1111 M%
xH%
xK%
xI%
xJ%
bx B%
bx @%
bx C%
bx D%
b0 {
b0 )%
b1111 *%
x%%
x(%
x&%
x'%
bx }$
bx {$
bx ~$
bx !%
b0 |
b0 d$
b1111 e$
x`$
xc$
xa$
xb$
bx Z$
bx X$
bx [$
bx \$
b1100 @
b1100 h#
b101 b#
b1000001 ]#
b1000001 \#
b1000001 [#
b1000001 )
b1000001 Z#
b0 `#
b100 ^#
b0 a#
b100010000010000 W#
1S#
b0 Y#
1c#
b1111 }#
b1111 {#
bx ~#
b100 !$
b1111111111111111 y#
b10 z#
bx ($
bx &$
b11 *$
bx $$
b100 %$
b110 m#
b110 N$
b110 q$
b110 6%
b110 Y%
b10 p#
b1000 e#
b1010 j#
b0 t%
b1111111111111111 r%
b10 s%
bx u%
b100 x%
b0 Q%
b1111111111111111 O%
b10 P%
bx R%
b100 U%
b0 .%
b1111111111111111 ,%
b10 -%
bx /%
b100 2%
b0 i$
b1111111111111111 g$
b10 h$
bx j$
b100 m$
bx 7$
b101 1$
b110 .$
1>#
1-$
#6500
0>#
0-$
#7000
0'"
0i
b0 5$
0}
b0 A
b0 &"
0n
1h
0g
1p
0f
b0 T#
b0 ?#
0m
0l
0k
0C
0j
0d
0b
0c
0a
0e
bx |
bx d$
bx e$
bx {
bx )%
bx *%
bx z
bx L%
bx M%
bx y
bx o%
bx p%
0M#
1P#
b1111 A#
b1111 @#
b111 /$
b0 B
b0 6$
b0 %"
07"
0/"
01"
06"
12"
03"
04"
00"
0."
0("
0*"
0-"
0+"
0o
0)"
0,"
05"
b100 $"
b1 ~
b100 #"
b1 ""
b0 U
b0 }%
b0 !"
04
0_
b111 .$
b110 1$
b110 m$
bx i$
bx g$
b100 h$
b110 2%
bx .%
bx ,%
b100 -%
b110 U%
bx Q%
bx O%
b100 P%
b110 x%
bx t%
bx r%
b100 s%
b1100 j#
b1010 e#
b1000 m#
b1000 N$
b1000 q$
b1000 6%
b1000 Y%
b1 p#
bx }#
bx {#
b11 !$
bx y#
b100 z#
b10 *$
b110 %$
b100 b#
b0 ]#
b0 \#
b0 [#
b0 )
b0 Z#
b1111 `#
b1111 ^#
bx a#
b1111111111111111 W#
1S#
b10 Y#
b0 U#
b1110 @
b1110 h#
b0 v#
b1000001 V
b1000001 ~%
b1000001 w#
b100010000010000 s#
b0 t#
1x#
1>#
1-$
#7500
0>#
0-$
#8000
1'"
0p
x%
x'
0h
0W
x&
x(
x$
x"
x#
x!
b1000 /$
02"
15"
b1111 $"
b1111 ~
b1111 #"
b1111 ""
b1111 U
b1111 }%
b1111 !"
bx T#
bx ?#
xR#
xJ#
xL#
xQ#
xM#
xN#
xO#
xK#
xI#
xC#
xE#
xH#
xF#
xD#
xG#
xP#
bx A#
bx @#
0P
0Q
0R
0=
b10000 @
b10000 h#
bx v#
b0 V
b0 ~%
b0 w#
b1111111111111111 s#
b10 t#
b11 b#
bx ]#
bx \#
bx [#
bx )
bx Z#
bx `#
bx ^#
bx W#
b100 Y#
b10 !$
b110 z#
b1 *$
b1000 %$
b1010 m#
b1010 N$
b1010 q$
b1010 6%
b1010 Y%
b0 p#
b1100 e#
b1110 j#
b110 s%
b1000 x%
b110 P%
b1000 U%
b110 -%
b1000 2%
b110 h$
b1000 m$
b111 1$
b1000 .$
1>#
1-$
#8500
0>#
0-$
#9000
x4
xX
bx 5$
xW
bx A
bx &"
bx B
bx 6$
bx %"
x}
xh
xe
xg
x_
xp
xf
xn
xm
xl
xk
xC
xj
x'"
xi
xd
xb
xc
xa
1P
1Q
1R
1=
x7"
x/"
x1"
x6"
x2"
x3"
x4"
x0"
x."
x("
x*"
x-"
x+"
xo
x)"
x,"
x5"
bx $"
bx ~
bx #"
bx ""
bx U
bx }%
bx !"
b1001 .$
b1000 1$
b1010 m$
b1000 h$
b1010 2%
b1000 -%
b1010 U%
b1000 P%
b1010 x%
b1000 s%
b10000 j#
b1110 e#
b1100 m#
b1100 N$
b1100 q$
b1100 6%
b1100 Y%
bx p#
b1 !$
b1000 z#
b0 *$
b1010 %$
b10 b#
1S#
b110 Y#
1r#
bx V
bx ~%
bx w#
bx s#
b100 t#
1>#
1-$
