INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/github/spi_interface/spi_vivado/spi_vivado.srcs/sources_1/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aidan/github/spi_interface/spi_vivado/spi_vivado.srcs/sources_1/new/SPI_Master_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/github/spi_interface/spi_vivado/spi_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
