#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 28 10:44:28 2020
# Process ID: 1388
# Current directory: C:/Projects/frodo-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent100 C:\Projects\frodo-fpga\frodo-fpga.xpr
# Log file: C:/Projects/frodo-fpga/vivado.log
# Journal file: C:/Projects/frodo-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/frodo-fpga/frodo-fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_as_plus_e_mm_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'frodoBD.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
frodoBD_keccak_f1600_mm_ip_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 809.070 ; gain = 188.328
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_0
Adding component instance block -- xilinx.com:user:keccak_f1600_ip:1.0 - keccak_f1600_ip_0
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0 - matrix_sa_plus_e_mm_ip_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:user:matrix_as_plus_e_mm_ip:1.0 - matrix_as_plus_e_mm_0
Adding component instance block -- xilinx.com:user:keccak_f1600_mm_ip:1.0 - keccak_f1600_mm_ip_0
Successfully read diagram <frodoBD> from BD file <C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 937.945 ; gain = 73.840
ipx::edit_ip_in_project -upgrade true -name keccak_f1600_mm_ip_v1_0_project -directory C:/Projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 998.398 ; gain = 17.645
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_as_plus_e_mm_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1022.297 ; gain = 41.543
update_compile_order -fileset sources_1
set_property library work [get_files  c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd]
set_property library xil_defaultlib [get_files  c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_global.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_global.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar 28 10:46:44 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 28 10:46:44 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1033.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1329.816 ; gain = 296.492
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.973 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.973 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.973 ; gain = 0.000
save_wave_config {c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1353.480 ; gain = 0.000
run 10 us
run 10 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.156 ; gain = 0.234
run 10 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1372.758 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
save_wave_config {c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
run 10 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.164 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
ERROR: [VRFC 10-2989] 'ready_o' is not declared [c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd:414]
ERROR: [VRFC 10-2989] 'data_i' is not declared [c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd:424]
ERROR: [VRFC 10-3782] unit 'arch_imp' ignored due to previous errors [c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd:94]
INFO: [VRFC 10-3070] VHDL file 'c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
save_wave_config {c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.164 ; gain = 0.000
run 10 us
run 10 us
run 10 us
save_wave_config {c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1444.609 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_core_fast.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1444.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1444.609 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1444.609 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.609 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1444.609 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.609 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1444.609 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1446.883 ; gain = 0.000
run 10 us
run 10 us
run 10 us
save_wave_config {c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1446.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1446.883 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1446.883 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.883 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1446.883 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/keccak_f1600_mm_ip_1.0/hdl/keccak_f1600_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a34eec4155cb44ac824ed31804acad22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global
Compiling package ieee.math_real
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0_S00_AXI [keccak_f1600_mm_ip_v1_0_s00_axi_...]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast [keccak_f1600_mm_core_fast_defaul...]
Compiling architecture arch_imp of entity work.keccak_f1600_mm_ip_v1_0 [keccak_f1600_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.883 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1446.883 ; gain = 0.000
run 10 us
run 10 us
launch_runs synth_1 -jobs 8
[Sat Mar 28 15:19:08 2020] Launched synth_1...
Run output will be captured here: c:/projects/frodo-fpga/frodo-fpga.tmp/keccak_f1600_mm_ip_v1_0_project/keccak_f1600_mm_ip_v1_0_project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1789.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2063.879 ; gain = 575.457
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'reset_timer' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project frodo-fpga
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:keccak_f1600_mm_ip:1.0 [get_ips  frodoBD_keccak_f1600_mm_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd'
INFO: [IP_Flow 19-3422] Upgraded frodoBD_keccak_f1600_mm_ip_0_0 (keccak_f1600_mm_ip_v1.0 1.0) from revision 9 to revision 11
Wrote  : <C:\Projects\frodo-fpga\frodo-fpga.srcs\sources_1\bd\frodoBD\frodoBD.bd> 
Wrote  : <C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ui/bd_d4006eb0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/frodo-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips frodoBD_keccak_f1600_mm_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /timer_0/reset (associated clock /timer_0/clk) is connected to asynchronous reset source /keccak_f1600_ip_0/reset_timer.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /timer_1/reset (associated clock /timer_1/clk) is connected to asynchronous reset source /keccak_f1600_mm_ip_0/reset_timer.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
Wrote  : <C:\Projects\frodo-fpga\frodo-fpga.srcs\sources_1\bd\frodoBD\frodoBD.bd> 
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/synth/frodoBD.vhd
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/sim/frodoBD.vhd
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hdl/frodoBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keccak_f1600_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keccak_f1600_mm_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_sa_plus_e_mm_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_as_plus_e_mm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_auto_pc_0/frodoBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hw_handoff/frodoBD.hwh
Generated Block Design Tcl file C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hw_handoff/frodoBD_bd.tcl
Generated Hardware Definition File C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/synth/frodoBD.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2800.375 ; gain = 59.051
export_ip_user_files -of_objects [get_files C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd] -directory C:/Projects/frodo-fpga/frodo-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/frodo-fpga/frodo-fpga.ip_user_files -ipstatic_source_dir C:/Projects/frodo-fpga/frodo-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_as_plus_e_mm_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:keccak_f1600_mm_ip:1.0 [get_ips  frodoBD_keccak_f1600_mm_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd'
INFO: [IP_Flow 19-3422] Upgraded frodoBD_keccak_f1600_mm_ip_0_0 (keccak_f1600_mm_ip_v1.0 1.0) from revision 11 to revision 13
Wrote  : <C:\Projects\frodo-fpga\frodo-fpga.srcs\sources_1\bd\frodoBD\frodoBD.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/frodo-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips frodoBD_keccak_f1600_mm_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /timer_0/reset (associated clock /timer_0/clk) is connected to asynchronous reset source /keccak_f1600_ip_0/reset_timer.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /timer_1/reset (associated clock /timer_1/clk) is connected to asynchronous reset source /keccak_f1600_mm_ip_0/reset_timer.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
Wrote  : <C:\Projects\frodo-fpga\frodo-fpga.srcs\sources_1\bd\frodoBD\frodoBD.bd> 
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/synth/frodoBD.vhd
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/sim/frodoBD.vhd
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hdl/frodoBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keccak_f1600_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keccak_f1600_mm_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_sa_plus_e_mm_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_as_plus_e_mm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_auto_pc_0/frodoBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hw_handoff/frodoBD.hwh
Generated Block Design Tcl file C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hw_handoff/frodoBD_bd.tcl
Generated Hardware Definition File C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/synth/frodoBD.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.223 ; gain = 36.379
export_ip_user_files -of_objects [get_files C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd] -directory C:/Projects/frodo-fpga/frodo-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/frodo-fpga/frodo-fpga.ip_user_files -ipstatic_source_dir C:/Projects/frodo-fpga/frodo-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project keccak_f1600_mm_ip_v1_0_project
current_project frodo-fpga
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/frodo-fpga/frodo-fpga.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 28 15:30:33 2020] Launched synth_1...
Run output will be captured here: C:/Projects/frodo-fpga/frodo-fpga.runs/synth_1/runme.log
[Sat Mar 28 15:30:33 2020] Launched impl_1...
Run output will be captured here: C:/Projects/frodo-fpga/frodo-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/frodo-fpga/frodo-fpga.runs/impl_1/frodoBD_wrapper.sysdef C:/Projects/frodo-fpga/frodo-fpga.sdk/frodoBD_wrapper.hdf

launch_sdk -workspace C:/Projects/frodo-fpga/frodo-fpga.sdk -hwspec C:/Projects/frodo-fpga/frodo-fpga.sdk/frodoBD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/frodo-fpga/frodo-fpga.sdk -hwspec C:/Projects/frodo-fpga/frodo-fpga.sdk/frodoBD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project keccak_f1600_mm_ip_v1_0_project
current_project frodo-fpga
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_processing_system7_0_0/frodoBD_processing_system7_0_0.xdc] for cell 'frodoBD_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_processing_system7_0_0/frodoBD_processing_system7_0_0.xdc] for cell 'frodoBD_i/processing_system7_0/inst'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_proc_sys_reset_0_0/frodoBD_proc_sys_reset_0_0_board.xdc] for cell 'frodoBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_proc_sys_reset_0_0/frodoBD_proc_sys_reset_0_0_board.xdc] for cell 'frodoBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_proc_sys_reset_0_0/frodoBD_proc_sys_reset_0_0.xdc] for cell 'frodoBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_proc_sys_reset_0_0/frodoBD_proc_sys_reset_0_0.xdc] for cell 'frodoBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_1_0/frodoBD_axi_gpio_1_0_board.xdc] for cell 'frodoBD_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_1_0/frodoBD_axi_gpio_1_0_board.xdc] for cell 'frodoBD_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_1_0/frodoBD_axi_gpio_1_0.xdc] for cell 'frodoBD_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_1_0/frodoBD_axi_gpio_1_0.xdc] for cell 'frodoBD_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_2_0/frodoBD_axi_gpio_2_0_board.xdc] for cell 'frodoBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_2_0/frodoBD_axi_gpio_2_0_board.xdc] for cell 'frodoBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_2_0/frodoBD_axi_gpio_2_0.xdc] for cell 'frodoBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_2_0/frodoBD_axi_gpio_2_0.xdc] for cell 'frodoBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_0_1/frodoBD_axi_gpio_0_1_board.xdc] for cell 'frodoBD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_0_1/frodoBD_axi_gpio_0_1_board.xdc] for cell 'frodoBD_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_0_1/frodoBD_axi_gpio_0_1.xdc] for cell 'frodoBD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_0_1/frodoBD_axi_gpio_0_1.xdc] for cell 'frodoBD_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_3_0/frodoBD_axi_gpio_3_0_board.xdc] for cell 'frodoBD_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_3_0/frodoBD_axi_gpio_3_0_board.xdc] for cell 'frodoBD_i/axi_gpio_3/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_3_0/frodoBD_axi_gpio_3_0.xdc] for cell 'frodoBD_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_3_0/frodoBD_axi_gpio_3_0.xdc] for cell 'frodoBD_i/axi_gpio_3/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_4_0/frodoBD_axi_gpio_4_0_board.xdc] for cell 'frodoBD_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_4_0/frodoBD_axi_gpio_4_0_board.xdc] for cell 'frodoBD_i/axi_gpio_4/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_4_0/frodoBD_axi_gpio_4_0.xdc] for cell 'frodoBD_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_4_0/frodoBD_axi_gpio_4_0.xdc] for cell 'frodoBD_i/axi_gpio_4/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_5_0/frodoBD_axi_gpio_5_0_board.xdc] for cell 'frodoBD_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_5_0/frodoBD_axi_gpio_5_0_board.xdc] for cell 'frodoBD_i/axi_gpio_5/U0'
Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_5_0/frodoBD_axi_gpio_5_0.xdc] for cell 'frodoBD_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_axi_gpio_5_0/frodoBD_axi_gpio_5_0.xdc] for cell 'frodoBD_i/axi_gpio_5/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'frodoBD_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3059.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3105.406 ; gain = 209.500
report_utilization -name utilization_1
