Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cz_flag' [D:/Downloads/CPU_design_v8.1/project_4.srcs/sim_1/new/tb_ram_cpu.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.datapc
Compiling module xil_defaultlib.addrselector
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.reg_group
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.water_led
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.ir
Compiling module xil_defaultlib.state_transition
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_cpu
Compiling module xil_defaultlib.tb_ram_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_cpu_behav
