/*
###############################################################
#  Generated by:      Cadence Innovus 23.31-s109_1
#  OS:                Linux x86_64(Host ID cae-europractice1.othr.de)
#  Generated on:      Tue Jan  7 18:13:19 2025
#  Design:            fpga_top
#  Command:           saveNetlist fpga_top.v
###############################################################
*/
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 11 2024 20:55:21 CET (Nov 11 2024 19:55:21 UTC)
// Verification Directory fv/GPIO_OUT 
module GPIO_OUT (
	A, 
	PAD);
   input A;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OUT(A),
	.OE_N(tie_lo_esd),
	.INP_DIS(tie_hi_esd),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 11 2024 20:42:26 CET (Nov 11 2024 19:42:26 UTC)
// Verification Directory fv/GPIO_IN 
module GPIO_IN (
	Y, 
	PAD);
   output Y;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OE_N(tie_hi_esd),
	.INP_DIS(tie_lo_esd),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

module GPIO_IN_SPC_1 (
	Y, 
	PAD);
   output Y;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OE_N(tie_hi_esd),
	.INP_DIS(tie_lo_esd),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

module GPIO_IN_SPC_2 (
	Y, 
	PAD);
   output Y;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OE_N(tie_hi_esd),
	.INP_DIS(tie_lo_esd),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

module GPIO_IN_SPC_3 (
	Y, 
	PAD);
   output Y;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OE_N(tie_hi_esd),
	.INP_DIS(tie_lo_esd),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

module GPIO_IN_SPC_4 (
	Y, 
	PAD);
   output Y;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OE_N(tie_hi_esd),
	.INP_DIS(tie_lo_esd),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

module GPIO_IN_SPC_5 (
	Y, 
	PAD);
   output Y;
   inout PAD;

   // Internal wires
   wire tie_hi_esd;
   wire tie_lo_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(tie_lo_esd),
	.TIE_LO_ESD(tie_lo_esd),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(tie_lo_esd),
	.PAD(PAD),
	.OE_N(tie_hi_esd),
	.INP_DIS(tie_lo_esd),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(tie_lo_esd),
	.HLD_OVR(tie_lo_esd),
	.HLD_H_N(tie_hi_esd),
	.ENABLE_VSWITCH_H(tie_lo_esd),
	.ENABLE_VDDIO(tie_hi_esd),
	.ENABLE_VDDA_H(tie_lo_esd),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(tie_hi_esd),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(tie_lo_esd));
endmodule

//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Fabric Netlist Summary
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ------ Include defines: preproc flags -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Preprocessing flags to enable/disable features in FPGA Verilog modules
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ------ Include user-defined netlists -----
//`include "/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v"
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 18 2024 22:35:21 CET (Nov 18 2024 21:35:21 UTC)
// Verification Directory fv/GPIO 
module GPIO (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN209_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC126_n_0 (.Y(FE_OFN209_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN209_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_1 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN210_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC127_n_0 (.Y(FE_OFN210_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN210_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_2 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_3 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_4 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN203_logical_tile_io_mode_io__4_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC123_logical_tile_io_mode_io__4_ccff_tail_0 (.Y(FE_OFN203_logical_tile_io_mode_io__4_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN203_logical_tile_io_mode_io__4_ccff_tail_0),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(FE_OFN203_logical_tile_io_mode_io__4_ccff_tail_0));
endmodule

module GPIO_SPC_5 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN211_n_0;
   wire FE_OFN205_logical_tile_io_mode_io__5_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC128_n_0 (.Y(FE_OFN211_n_0),
	.A(n_0));
   BUFX2 FE_OFC124_logical_tile_io_mode_io__5_ccff_tail_0 (.Y(FE_OFN205_logical_tile_io_mode_io__5_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN205_logical_tile_io_mode_io__5_ccff_tail_0),
	.INP_DIS(FE_OFN211_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(FE_OFN205_logical_tile_io_mode_io__5_ccff_tail_0));
endmodule

module GPIO_SPC_6 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN207_logical_tile_io_mode_io__6_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC125_logical_tile_io_mode_io__6_ccff_tail_0 (.Y(FE_OFN207_logical_tile_io_mode_io__6_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN207_logical_tile_io_mode_io__6_ccff_tail_0),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   INVX2 g3 (.Y(n_0),
	.A(FE_OFN207_logical_tile_io_mode_io__6_ccff_tail_0));
endmodule

module GPIO_SPC_7 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN212_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC129_n_0 (.Y(FE_OFN212_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN212_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_8 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN220_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC135_n_0 (.Y(FE_OFN220_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN220_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_9 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN221_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC136_n_0 (.Y(FE_OFN221_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN221_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_10 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   INVX2 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_11 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN222_n_0;
   wire FE_OFN216_logical_tile_io_mode_io__3_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC137_n_0 (.Y(FE_OFN222_n_0),
	.A(n_0));
   BUFX2 FE_OFC133_logical_tile_io_mode_io__3_ccff_tail_0 (.Y(FE_OFN216_logical_tile_io_mode_io__3_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN216_logical_tile_io_mode_io__3_ccff_tail_0),
	.INP_DIS(FE_OFN222_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_12 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_13 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_14 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN218_logical_tile_io_mode_io__6_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC134_logical_tile_io_mode_io__6_ccff_tail_0 (.Y(FE_OFN218_logical_tile_io_mode_io__6_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN218_logical_tile_io_mode_io__6_ccff_tail_0),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(FE_OFN218_logical_tile_io_mode_io__6_ccff_tail_0));
endmodule

module GPIO_SPC_15 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN223_n_0;
   wire FE_OFN198_grid_io_right_0_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX4 FE_OFC138_n_0 (.Y(FE_OFN223_n_0),
	.A(n_0));
   CLKBUFX4 FE_OFC119_grid_io_right_0_ccff_tail_0 (.Y(FE_OFN198_grid_io_right_0_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN198_grid_io_right_0_ccff_tail_0),
	.INP_DIS(FE_OFN223_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(FE_OFN198_grid_io_right_0_ccff_tail_0));
endmodule

module GPIO_SPC_16 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN234_n_0;
   wire FE_OFN224_logical_tile_io_mode_io__0_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC146_n_0 (.Y(FE_OFN234_n_0),
	.A(n_0));
   BUFX2 FE_OFC139_logical_tile_io_mode_io__0_ccff_tail_0 (.Y(FE_OFN224_logical_tile_io_mode_io__0_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN224_logical_tile_io_mode_io__0_ccff_tail_0),
	.INP_DIS(FE_OFN234_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(FE_OFN224_logical_tile_io_mode_io__0_ccff_tail_0));
endmodule

module GPIO_SPC_17 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN235_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC147_n_0 (.Y(FE_OFN235_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN235_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_18 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN236_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC148_n_0 (.Y(FE_OFN236_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN236_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_19 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN237_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC149_n_0 (.Y(FE_OFN237_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN237_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_20 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN238_n_0;
   wire FE_OFN229_logical_tile_io_mode_io__4_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC150_n_0 (.Y(FE_OFN238_n_0),
	.A(n_0));
   BUFX2 FE_OFC143_logical_tile_io_mode_io__4_ccff_tail_0 (.Y(FE_OFN229_logical_tile_io_mode_io__4_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN229_logical_tile_io_mode_io__4_ccff_tail_0),
	.INP_DIS(FE_OFN238_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_21 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN239_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC151_n_0 (.Y(FE_OFN239_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN239_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_22 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN240_n_0;
   wire FE_OFN232_logical_tile_io_mode_io__6_ccff_tail_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC152_n_0 (.Y(FE_OFN240_n_0),
	.A(n_0));
   BUFX4 FE_OFC145_logical_tile_io_mode_io__6_ccff_tail_0 (.Y(FE_OFN232_logical_tile_io_mode_io__6_ccff_tail_0),
	.A(DIR));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(FE_OFN232_logical_tile_io_mode_io__6_ccff_tail_0),
	.INP_DIS(FE_OFN240_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_23 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   INVX2 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_24 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_25 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_26 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire n_0;
   wire tie_hi_esd;

   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_27 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN247_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC159_n_0 (.Y(FE_OFN247_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN247_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_28 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN248_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC160_n_0 (.Y(FE_OFN248_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN248_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_29 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN249_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC161_n_0 (.Y(FE_OFN249_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN249_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_30 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN250_n_0;
   wire n_0;
   wire tie_hi_esd;

   CLKBUFX4 FE_OFC162_n_0 (.Y(FE_OFN250_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN250_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

module GPIO_SPC_31 (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire FE_OFN251_n_0;
   wire n_0;
   wire tie_hi_esd;

   BUFX2 FE_OFC163_n_0 (.Y(FE_OFN251_n_0),
	.A(n_0));
   sky130_fd_io__top_gpio_ovtv2 gpio (.VTRIP_SEL(1'b0),
	.TIE_HI_ESD(tie_hi_esd),
	.SLOW(1'b0),
	.PAD(PAD),
	.OUT(A),
	.OE_N(DIR),
	.INP_DIS(FE_OFN251_n_0),
	.IN(Y),
	.IB_MODE_SEL({ 1'b0,
		1'b0 }),
	.HYS_TRIM(1'b0),
	.HLD_OVR(1'b0),
	.HLD_H_N(1'b1),
	.ENABLE_VSWITCH_H(1'b0),
	.ENABLE_VDDIO(1'b1),
	.ENABLE_VDDA_H(1'b0),
	.ENABLE_INP_H(tie_hi_esd),
	.ENABLE_H(1'b1),
	.DM({ 1'b1,
		1'b1,
		1'b0 }),
	.ANALOG_SEL(1'b0),
	.ANALOG_POL(1'b0),
	.ANALOG_EN(1'b0));
   CLKINVX1 g3 (.Y(n_0),
	.A(DIR));
endmodule

// ----- END Verilog module for cby_0__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cby_1__1_ -----
module cby_1__1_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	chany_top_in, 
	ccff_head, 
	chany_bottom_out, 
	chany_top_out, 
	right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_1_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_5_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_9_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_13_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_17_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_21_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_25_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_29_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_33_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_37_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:9] chany_top_in;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chany_top_out;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chany_top_out[0] = chany_bottom_in[0] ;
   assign chany_top_out[1] = chany_bottom_in[1] ;
   assign chany_top_out[2] = chany_bottom_in[2] ;
   assign chany_top_out[3] = chany_bottom_in[3] ;
   assign chany_top_out[4] = chany_bottom_in[4] ;
   assign chany_top_out[5] = chany_bottom_in[5] ;
   assign chany_top_out[6] = chany_bottom_in[6] ;
   assign chany_top_out[7] = chany_bottom_in[7] ;
   assign chany_top_out[8] = chany_bottom_in[8] ;
   assign chany_top_out[9] = chany_bottom_in[9] ;
   assign chany_bottom_out[0] = chany_top_in[0] ;
   assign chany_bottom_out[1] = chany_top_in[1] ;
   assign chany_bottom_out[2] = chany_top_in[2] ;
   assign chany_bottom_out[3] = chany_top_in[3] ;
   assign chany_bottom_out[4] = chany_top_in[4] ;
   assign chany_bottom_out[5] = chany_top_in[5] ;
   assign chany_bottom_out[6] = chany_top_in[6] ;
   assign chany_bottom_out[7] = chany_top_in[7] ;
   assign chany_bottom_out[8] = chany_top_in[8] ;
   assign chany_bottom_out[9] = chany_top_in[9] ;

   mux_tree_tapbuf_size4_SPC_39 mux_left_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_40 mux_left_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_41 mux_left_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_42 mux_left_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_43 mux_left_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_44 mux_left_ipin_5 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_45 mux_left_ipin_6 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_46 mux_left_ipin_7 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_47 mux_right_ipin_0 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_1_));
   mux_tree_tapbuf_size4_SPC_48 mux_right_ipin_1 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_5_));
   mux_tree_tapbuf_size4_SPC_49 mux_right_ipin_2 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_9_));
   mux_tree_tapbuf_size4_SPC_50 mux_right_ipin_3 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_13_));
   mux_tree_tapbuf_size4_SPC_51 mux_right_ipin_4 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_17_));
   mux_tree_tapbuf_size4_mem_SPC_39 mem_left_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_40 mem_left_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_41 mem_left_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_42 mem_left_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_43 mem_left_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_44 mem_left_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_45 mem_left_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_46 mem_left_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_47 mem_right_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_48 mem_right_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_49 mem_right_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_50 mem_right_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_51 mem_right_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2_SPC_71 mux_right_ipin_5 (.in({ chany_bottom_in[3],
		chany_top_in[3] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_21_));
   mux_tree_tapbuf_size2_SPC_72 mux_right_ipin_6 (.in({ chany_bottom_in[4],
		chany_top_in[4] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_25_));
   mux_tree_tapbuf_size2_SPC_73 mux_right_ipin_7 (.in({ chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_29_));
   mux_tree_tapbuf_size2_SPC_74 mux_right_ipin_8 (.in({ chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_33_));
   mux_tree_tapbuf_size2_SPC_75 mux_right_ipin_9 (.in({ chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_37_));
   mux_tree_tapbuf_size2_mem_SPC_71 mem_right_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_72 mem_right_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_73 mem_right_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_74 mem_right_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_75 mem_right_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for cbx_1__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[0][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cby_0__1_ -----
module cby_0__1_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	chany_top_in, 
	ccff_head, 
	chany_bottom_out, 
	chany_top_out, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_3_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_7_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_11_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_15_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_19_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_23_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_27_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_31_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_35_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_39_, 
	left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:9] chany_top_in;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chany_top_out;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chany_top_out[0] = chany_bottom_in[0] ;
   assign chany_top_out[1] = chany_bottom_in[1] ;
   assign chany_top_out[2] = chany_bottom_in[2] ;
   assign chany_top_out[3] = chany_bottom_in[3] ;
   assign chany_top_out[4] = chany_bottom_in[4] ;
   assign chany_top_out[5] = chany_bottom_in[5] ;
   assign chany_top_out[6] = chany_bottom_in[6] ;
   assign chany_top_out[7] = chany_bottom_in[7] ;
   assign chany_top_out[8] = chany_bottom_in[8] ;
   assign chany_top_out[9] = chany_bottom_in[9] ;
   assign chany_bottom_out[0] = chany_top_in[0] ;
   assign chany_bottom_out[1] = chany_top_in[1] ;
   assign chany_bottom_out[2] = chany_top_in[2] ;
   assign chany_bottom_out[3] = chany_top_in[3] ;
   assign chany_bottom_out[4] = chany_top_in[4] ;
   assign chany_bottom_out[5] = chany_top_in[5] ;
   assign chany_bottom_out[6] = chany_top_in[6] ;
   assign chany_bottom_out[7] = chany_top_in[7] ;
   assign chany_bottom_out[8] = chany_top_in[8] ;
   assign chany_bottom_out[9] = chany_top_in[9] ;

   mux_tree_tapbuf_size4_SPC_26 mux_left_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_3_));
   mux_tree_tapbuf_size4_SPC_27 mux_left_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_7_));
   mux_tree_tapbuf_size4_SPC_28 mux_left_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_11_));
   mux_tree_tapbuf_size4_SPC_29 mux_left_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_15_));
   mux_tree_tapbuf_size4_SPC_30 mux_left_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_19_));
   mux_tree_tapbuf_size4_SPC_31 mux_right_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_32 mux_right_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_33 mux_right_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_34 mux_right_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_35 mux_right_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_36 mux_right_ipin_5 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_37 mux_right_ipin_6 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_38 mux_right_ipin_7 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4_mem_SPC_26 mem_left_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_27 mem_left_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_28 mem_left_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_29 mem_left_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_30 mem_left_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_31 mem_right_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_32 mem_right_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_33 mem_right_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_34 mem_right_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_35 mem_right_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_36 mem_right_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_37 mem_right_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_38 mem_right_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2_SPC_66 mux_left_ipin_5 (.in({ chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_23_));
   mux_tree_tapbuf_size2_SPC_67 mux_left_ipin_6 (.in({ chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_27_));
   mux_tree_tapbuf_size2_SPC_68 mux_left_ipin_7 (.in({ chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_31_));
   mux_tree_tapbuf_size2_SPC_69 mux_left_ipin_8 (.in({ chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_35_));
   mux_tree_tapbuf_size2_SPC_70 mux_left_ipin_9 (.in({ chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_39_));
   mux_tree_tapbuf_size2_mem_SPC_66 mem_left_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_67 mem_left_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_68 mem_left_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_69 mem_left_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_70 mem_left_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for cbx_1__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cbx_1__1_ -----
module cbx_1__1_ (
	pReset, 
	prog_clk, 
	chanx_left_in, 
	chanx_right_in, 
	ccff_head, 
	chanx_left_out, 
	chanx_right_out, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_left_in;
   input [0:9] chanx_right_in;
   input [0:0] ccff_head;
   output [0:9] chanx_left_out;
   output [0:9] chanx_right_out;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chanx_right_out[0] = chanx_left_in[0] ;
   assign chanx_right_out[1] = chanx_left_in[1] ;
   assign chanx_right_out[2] = chanx_left_in[2] ;
   assign chanx_right_out[3] = chanx_left_in[3] ;
   assign chanx_right_out[4] = chanx_left_in[4] ;
   assign chanx_right_out[5] = chanx_left_in[5] ;
   assign chanx_right_out[6] = chanx_left_in[6] ;
   assign chanx_right_out[7] = chanx_left_in[7] ;
   assign chanx_right_out[8] = chanx_left_in[8] ;
   assign chanx_right_out[9] = chanx_left_in[9] ;
   assign chanx_left_out[0] = chanx_right_in[0] ;
   assign chanx_left_out[1] = chanx_right_in[1] ;
   assign chanx_left_out[2] = chanx_right_in[2] ;
   assign chanx_left_out[3] = chanx_right_in[3] ;
   assign chanx_left_out[4] = chanx_right_in[4] ;
   assign chanx_left_out[5] = chanx_right_in[5] ;
   assign chanx_left_out[6] = chanx_right_in[6] ;
   assign chanx_left_out[7] = chanx_right_in[7] ;
   assign chanx_left_out[8] = chanx_right_in[8] ;
   assign chanx_left_out[9] = chanx_right_in[9] ;

   mux_tree_tapbuf_size4_SPC_13 mux_bottom_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_14 mux_bottom_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_15 mux_bottom_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_16 mux_bottom_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_17 mux_bottom_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_18 mux_bottom_ipin_5 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_19 mux_bottom_ipin_6 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_20 mux_bottom_ipin_7 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_21 mux_top_ipin_0 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_));
   mux_tree_tapbuf_size4_SPC_22 mux_top_ipin_1 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_));
   mux_tree_tapbuf_size4_SPC_23 mux_top_ipin_2 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_));
   mux_tree_tapbuf_size4_SPC_24 mux_top_ipin_3 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_));
   mux_tree_tapbuf_size4_SPC_25 mux_top_ipin_4 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_));
   mux_tree_tapbuf_size4_mem_SPC_13 mem_bottom_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_14 mem_bottom_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_15 mem_bottom_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_16 mem_bottom_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_17 mem_bottom_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_18 mem_bottom_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_19 mem_bottom_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_20 mem_bottom_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_21 mem_top_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_22 mem_top_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_23 mem_top_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_24 mem_top_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_25 mem_top_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2_SPC_61 mux_top_ipin_5 (.in({ chanx_left_in[3],
		chanx_right_in[3] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_));
   mux_tree_tapbuf_size2_SPC_62 mux_top_ipin_6 (.in({ chanx_left_in[4],
		chanx_right_in[4] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_));
   mux_tree_tapbuf_size2_SPC_63 mux_top_ipin_7 (.in({ chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_));
   mux_tree_tapbuf_size2_SPC_64 mux_top_ipin_8 (.in({ chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_));
   mux_tree_tapbuf_size2_SPC_65 mux_top_ipin_9 (.in({ chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_));
   mux_tree_tapbuf_size2_mem_SPC_61 mem_top_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_62 mem_top_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_63 mem_top_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_64 mem_top_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_65 mem_top_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for sb_1__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cbx_1__0_ -----
module cbx_1__0_ (
	pReset, 
	prog_clk, 
	chanx_left_in, 
	chanx_right_in, 
	ccff_head, 
	chanx_left_out, 
	chanx_right_out, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_left_in;
   input [0:9] chanx_right_in;
   input [0:0] ccff_head;
   output [0:9] chanx_left_out;
   output [0:9] chanx_right_out;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chanx_right_out[0] = chanx_left_in[0] ;
   assign chanx_right_out[1] = chanx_left_in[1] ;
   assign chanx_right_out[2] = chanx_left_in[2] ;
   assign chanx_right_out[3] = chanx_left_in[3] ;
   assign chanx_right_out[4] = chanx_left_in[4] ;
   assign chanx_right_out[5] = chanx_left_in[5] ;
   assign chanx_right_out[6] = chanx_left_in[6] ;
   assign chanx_right_out[7] = chanx_left_in[7] ;
   assign chanx_right_out[8] = chanx_left_in[8] ;
   assign chanx_right_out[9] = chanx_left_in[9] ;
   assign chanx_left_out[0] = chanx_right_in[0] ;
   assign chanx_left_out[1] = chanx_right_in[1] ;
   assign chanx_left_out[2] = chanx_right_in[2] ;
   assign chanx_left_out[3] = chanx_right_in[3] ;
   assign chanx_left_out[4] = chanx_right_in[4] ;
   assign chanx_left_out[5] = chanx_right_in[5] ;
   assign chanx_left_out[6] = chanx_right_in[6] ;
   assign chanx_left_out[7] = chanx_right_in[7] ;
   assign chanx_left_out[8] = chanx_right_in[8] ;
   assign chanx_left_out[9] = chanx_right_in[9] ;

   mux_tree_tapbuf_size4 mux_bottom_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_));
   mux_tree_tapbuf_size4_SPC_1 mux_bottom_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_));
   mux_tree_tapbuf_size4_SPC_2 mux_bottom_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_));
   mux_tree_tapbuf_size4_SPC_3 mux_bottom_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_));
   mux_tree_tapbuf_size4_SPC_4 mux_bottom_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_));
   mux_tree_tapbuf_size4_SPC_5 mux_top_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_6 mux_top_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_7 mux_top_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_8 mux_top_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_9 mux_top_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_10 mux_top_ipin_5 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_11 mux_top_ipin_6 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4_SPC_12 mux_top_ipin_7 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_1 mem_bottom_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_2 mem_bottom_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_3 mem_bottom_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_4 mem_bottom_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_5 mem_top_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_6 mem_top_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_7 mem_top_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_8 mem_top_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_9 mem_top_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_10 mem_top_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_11 mem_top_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem_SPC_12 mem_top_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2_SPC_56 mux_bottom_ipin_5 (.in({ chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_));
   mux_tree_tapbuf_size2_SPC_57 mux_bottom_ipin_6 (.in({ chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_));
   mux_tree_tapbuf_size2_SPC_58 mux_bottom_ipin_7 (.in({ chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_));
   mux_tree_tapbuf_size2_SPC_59 mux_bottom_ipin_8 (.in({ chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_));
   mux_tree_tapbuf_size2_SPC_60 mux_bottom_ipin_9 (.in({ chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_));
   mux_tree_tapbuf_size2_mem_SPC_56 mem_bottom_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_57 mem_bottom_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_58 mem_bottom_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_59 mem_bottom_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_60 mem_bottom_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for sb_1__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[1][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_1__1_ -----
module sb_1__1_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_, 
	bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	ccff_head, 
	chany_bottom_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_12_sram;
   wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_13_sram;
   wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;

   mux_tree_tapbuf_size3_SPC_18 mux_bottom_track_1 (.in({ bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_left_in[1] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size3_SPC_19 mux_bottom_track_3 (.in({ bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[2] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chany_bottom_out[1]));
   mux_tree_tapbuf_size3_SPC_20 mux_bottom_track_5 (.in({ bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[3] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chany_bottom_out[2]));
   mux_tree_tapbuf_size3_SPC_21 mux_left_track_1 (.in({ chany_bottom_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_ }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size3_SPC_22 mux_left_track_3 (.in({ chany_bottom_in[0],
		left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_ }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chanx_left_out[1]));
   mux_tree_tapbuf_size3_SPC_23 mux_left_track_5 (.in({ chany_bottom_in[1],
		left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_ }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chanx_left_out[2]));
   mux_tree_tapbuf_size3_mem_SPC_18 mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_19 mem_bottom_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_20 mem_bottom_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_21 mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_22 mem_left_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_23 mem_left_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2_SPC_42 mux_bottom_track_7 (.in({ bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
		chanx_left_in[4] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_bottom_out[3]));
   mux_tree_tapbuf_size2_SPC_43 mux_bottom_track_9 (.in({ bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
		chanx_left_in[5] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size2_SPC_44 mux_bottom_track_11 (.in({ bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
		chanx_left_in[6] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_bottom_out[5]));
   mux_tree_tapbuf_size2_SPC_45 mux_bottom_track_13 (.in({ bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chany_bottom_out[6]));
   mux_tree_tapbuf_size2_SPC_46 mux_bottom_track_15 (.in({ bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chany_bottom_out[7]));
   mux_tree_tapbuf_size2_SPC_47 mux_bottom_track_17 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size2_SPC_48 mux_bottom_track_19 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		chanx_left_in[0] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chany_bottom_out[9]));
   mux_tree_tapbuf_size2_SPC_49 mux_left_track_7 (.in({ chany_bottom_in[2],
		left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chanx_left_out[3]));
   mux_tree_tapbuf_size2_SPC_50 mux_left_track_9 (.in({ chany_bottom_in[3],
		left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size2_SPC_51 mux_left_track_11 (.in({ chany_bottom_in[4],
		left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chanx_left_out[5]));
   mux_tree_tapbuf_size2_SPC_52 mux_left_track_13 (.in({ chany_bottom_in[5],
		left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chanx_left_out[6]));
   mux_tree_tapbuf_size2_SPC_53 mux_left_track_15 (.in({ chany_bottom_in[6],
		left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chanx_left_out[7]));
   mux_tree_tapbuf_size2_SPC_54 mux_left_track_17 (.in({ chany_bottom_in[7],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_ }),
	.sram(mux_tree_tapbuf_size2_12_sram),
	.sram_inv(mux_tree_tapbuf_size2_12_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size2_SPC_55 mux_left_track_19 (.in({ chany_bottom_in[8],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_ }),
	.sram(mux_tree_tapbuf_size2_13_sram),
	.sram_inv(mux_tree_tapbuf_size2_13_sram_inv),
	.out(chanx_left_out[9]));
   mux_tree_tapbuf_size2_mem_SPC_42 mem_bottom_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_43 mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_44 mem_bottom_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_45 mem_bottom_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_46 mem_bottom_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_47 mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_48 mem_bottom_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_49 mem_left_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_50 mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_51 mem_left_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_52 mem_left_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_53 mem_left_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_54 mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_12_sram),
	.mem_outb(mux_tree_tapbuf_size2_12_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_55 mem_left_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_13_sram),
	.mem_outb(mux_tree_tapbuf_size2_13_sram_inv));
endmodule

// ----- END Verilog module for sb_0__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[1][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_1__0_ -----
module sb_1__0_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chany_top_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_12_sram;
   wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_13_sram;
   wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;

   mux_tree_tapbuf_size3_SPC_12 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
		chanx_left_in[0] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size3_SPC_13 mux_top_track_2 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chany_top_out[1]));
   mux_tree_tapbuf_size3_SPC_14 mux_top_track_4 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chany_top_out[2]));
   mux_tree_tapbuf_size3_SPC_15 mux_left_track_1 (.in({ chany_top_in[0],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size3_SPC_16 mux_left_track_3 (.in({ chany_top_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chanx_left_out[1]));
   mux_tree_tapbuf_size3_SPC_17 mux_left_track_5 (.in({ chany_top_in[8],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chanx_left_out[2]));
   mux_tree_tapbuf_size3_mem_SPC_12 mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_13 mem_top_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_14 mem_top_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_15 mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_16 mem_left_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_17 mem_left_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2_SPC_28 mux_top_track_6 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_top_out[3]));
   mux_tree_tapbuf_size2_SPC_29 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size2_SPC_30 mux_top_track_10 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
		chanx_left_in[5] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_top_out[5]));
   mux_tree_tapbuf_size2_SPC_31 mux_top_track_12 (.in({ top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
		chanx_left_in[4] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chany_top_out[6]));
   mux_tree_tapbuf_size2_SPC_32 mux_top_track_14 (.in({ top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
		chanx_left_in[3] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chany_top_out[7]));
   mux_tree_tapbuf_size2_SPC_33 mux_top_track_16 (.in({ top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
		chanx_left_in[2] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size2_SPC_34 mux_top_track_18 (.in({ top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
		chanx_left_in[1] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chany_top_out[9]));
   mux_tree_tapbuf_size2_SPC_35 mux_left_track_7 (.in({ chany_top_in[7],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chanx_left_out[3]));
   mux_tree_tapbuf_size2_SPC_36 mux_left_track_9 (.in({ chany_top_in[6],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size2_SPC_37 mux_left_track_11 (.in({ chany_top_in[5],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chanx_left_out[5]));
   mux_tree_tapbuf_size2_SPC_38 mux_left_track_13 (.in({ chany_top_in[4],
		left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chanx_left_out[6]));
   mux_tree_tapbuf_size2_SPC_39 mux_left_track_15 (.in({ chany_top_in[3],
		left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chanx_left_out[7]));
   mux_tree_tapbuf_size2_SPC_40 mux_left_track_17 (.in({ chany_top_in[2],
		left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_12_sram),
	.sram_inv(mux_tree_tapbuf_size2_12_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size2_SPC_41 mux_left_track_19 (.in({ chany_top_in[1],
		left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_13_sram),
	.sram_inv(mux_tree_tapbuf_size2_13_sram_inv),
	.out(chanx_left_out[9]));
   mux_tree_tapbuf_size2_mem_SPC_28 mem_top_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_29 mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_30 mem_top_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_31 mem_top_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_32 mem_top_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_33 mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_34 mem_top_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_35 mem_left_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_36 mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_37 mem_left_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_38 mem_left_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_39 mem_left_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_40 mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_12_sram),
	.mem_outb(mux_tree_tapbuf_size2_12_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_41 mem_left_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_13_sram),
	.mem_outb(mux_tree_tapbuf_size2_13_sram_inv));
endmodule

// ----- END Verilog module for sb_0__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[0][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_0__1_ -----
module sb_0__1_ (
	pReset, 
	prog_clk, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	chany_bottom_in, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chanx_right_out, 
	chany_bottom_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chanx_right_out;
   output [0:9] chany_bottom_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_12_sram;
   wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_13_sram;
   wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;

   mux_tree_tapbuf_size3_SPC_6 mux_right_track_0 (.in({ right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
		chany_bottom_in[8] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size3_SPC_7 mux_right_track_2 (.in({ right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
		chany_bottom_in[7] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chanx_right_out[1]));
   mux_tree_tapbuf_size3_SPC_8 mux_right_track_4 (.in({ right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
		chany_bottom_in[6] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chanx_right_out[2]));
   mux_tree_tapbuf_size3_SPC_9 mux_bottom_track_1 (.in({ chanx_right_in[8],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size3_SPC_10 mux_bottom_track_3 (.in({ chanx_right_in[7],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chany_bottom_out[1]));
   mux_tree_tapbuf_size3_SPC_11 mux_bottom_track_5 (.in({ chanx_right_in[6],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chany_bottom_out[2]));
   mux_tree_tapbuf_size3_mem_SPC_6 mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_7 mem_right_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_8 mem_right_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_9 mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_10 mem_bottom_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_11 mem_bottom_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2_SPC_14 mux_right_track_6 (.in({ right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
		chany_bottom_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chanx_right_out[3]));
   mux_tree_tapbuf_size2_SPC_15 mux_right_track_8 (.in({ right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
		chany_bottom_in[4] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size2_SPC_16 mux_right_track_10 (.in({ right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
		chany_bottom_in[3] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chanx_right_out[5]));
   mux_tree_tapbuf_size2_SPC_17 mux_right_track_12 (.in({ right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
		chany_bottom_in[2] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chanx_right_out[6]));
   mux_tree_tapbuf_size2_SPC_18 mux_right_track_14 (.in({ right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
		chany_bottom_in[1] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chanx_right_out[7]));
   mux_tree_tapbuf_size2_SPC_19 mux_right_track_16 (.in({ right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		chany_bottom_in[0] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size2_SPC_20 mux_right_track_18 (.in({ right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		chany_bottom_in[9] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chanx_right_out[9]));
   mux_tree_tapbuf_size2_SPC_21 mux_bottom_track_7 (.in({ chanx_right_in[5],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chany_bottom_out[3]));
   mux_tree_tapbuf_size2_SPC_22 mux_bottom_track_9 (.in({ chanx_right_in[4],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size2_SPC_23 mux_bottom_track_11 (.in({ chanx_right_in[3],
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chany_bottom_out[5]));
   mux_tree_tapbuf_size2_SPC_24 mux_bottom_track_13 (.in({ chanx_right_in[2],
		bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chany_bottom_out[6]));
   mux_tree_tapbuf_size2_SPC_25 mux_bottom_track_15 (.in({ chanx_right_in[1],
		bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chany_bottom_out[7]));
   mux_tree_tapbuf_size2_SPC_26 mux_bottom_track_17 (.in({ chanx_right_in[0],
		bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_12_sram),
	.sram_inv(mux_tree_tapbuf_size2_12_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size2_SPC_27 mux_bottom_track_19 (.in({ chanx_right_in[9],
		bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_13_sram),
	.sram_inv(mux_tree_tapbuf_size2_13_sram_inv),
	.out(chany_bottom_out[9]));
   mux_tree_tapbuf_size2_mem_SPC_14 mem_right_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_15 mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_16 mem_right_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_17 mem_right_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_18 mem_right_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_19 mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_20 mem_right_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_21 mem_bottom_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_22 mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_23 mem_bottom_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_24 mem_bottom_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_25 mem_bottom_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_26 mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_12_sram),
	.mem_outb(mux_tree_tapbuf_size2_12_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_27 mem_bottom_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_13_sram),
	.mem_outb(mux_tree_tapbuf_size2_13_sram_inv));
endmodule

// ----- END Verilog module for grid_clb -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_clb -----
// ------ Include routing module netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[0][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_0__0_ -----
module sb_0__0_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chany_top_out, 
	chanx_right_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_right_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_12_sram;
   wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_13_sram;
   wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;

   mux_tree_tapbuf_size3 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		chanx_right_in[1] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size3_SPC_1 mux_top_track_2 (.in({ top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		chanx_right_in[2] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chany_top_out[1]));
   mux_tree_tapbuf_size3_SPC_2 mux_top_track_4 (.in({ top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		chanx_right_in[3] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chany_top_out[2]));
   mux_tree_tapbuf_size3_SPC_3 mux_right_track_0 (.in({ chany_top_in[9],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size3_SPC_4 mux_right_track_2 (.in({ chany_top_in[0],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chanx_right_out[1]));
   mux_tree_tapbuf_size3_SPC_5 mux_right_track_4 (.in({ chany_top_in[1],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chanx_right_out[2]));
   mux_tree_tapbuf_size3_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_1 mem_top_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_2 mem_top_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_3 mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_4 mem_right_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem_SPC_5 mem_right_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2 mux_top_track_6 (.in({ top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
		chanx_right_in[4] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_top_out[3]));
   mux_tree_tapbuf_size2_SPC_1 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size2_SPC_2 mux_top_track_10 (.in({ top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_top_out[5]));
   mux_tree_tapbuf_size2_SPC_3 mux_top_track_12 (.in({ top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chany_top_out[6]));
   mux_tree_tapbuf_size2_SPC_4 mux_top_track_14 (.in({ top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chany_top_out[7]));
   mux_tree_tapbuf_size2_SPC_5 mux_top_track_16 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size2_SPC_6 mux_top_track_18 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		chanx_right_in[0] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chany_top_out[9]));
   mux_tree_tapbuf_size2_SPC_7 mux_right_track_6 (.in({ chany_top_in[2],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chanx_right_out[3]));
   mux_tree_tapbuf_size2_SPC_8 mux_right_track_8 (.in({ chany_top_in[3],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size2_SPC_9 mux_right_track_10 (.in({ chany_top_in[4],
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chanx_right_out[5]));
   mux_tree_tapbuf_size2_SPC_10 mux_right_track_12 (.in({ chany_top_in[5],
		right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chanx_right_out[6]));
   mux_tree_tapbuf_size2_SPC_11 mux_right_track_14 (.in({ chany_top_in[6],
		right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chanx_right_out[7]));
   mux_tree_tapbuf_size2_SPC_12 mux_right_track_16 (.in({ chany_top_in[7],
		right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_12_sram),
	.sram_inv(mux_tree_tapbuf_size2_12_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size2_SPC_13 mux_right_track_18 (.in({ chany_top_in[8],
		right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_13_sram),
	.sram_inv(mux_tree_tapbuf_size2_13_sram_inv),
	.out(chanx_right_out[9]));
   mux_tree_tapbuf_size2_mem mem_top_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_1 mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_2 mem_top_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_3 mem_top_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_4 mem_top_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_5 mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_6 mem_top_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_7 mem_right_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_8 mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_9 mem_right_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_10 mem_right_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_11 mem_right_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_12 mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_12_sram),
	.mem_outb(mux_tree_tapbuf_size2_12_sram_inv));
   mux_tree_tapbuf_size2_mem_SPC_13 mem_right_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_13_sram),
	.mem_outb(mux_tree_tapbuf_size2_13_sram_inv));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: frac_logic -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: ff
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_1 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_2 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_3 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_4 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_5 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_6 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_7 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_8 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_9 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_10 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_11 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_12 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_13 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_14 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_15 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_16 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_17 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_18 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_19 (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   DFFSRX1 DFFSRX1_0_ (.Q(ff_Q[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.RN(reset[0]),
	.SN(set[0]));
endmodule

// ----- END Verilog module for logical_tile_io_mode_io_ -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: io -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: frac_lut6
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_1 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_1 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_1 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_2 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_2 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_2 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_3 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_3 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_3 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_4 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_4 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_4 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_5 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_5 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_5 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_6 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_6 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_6 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_7 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_7 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_7 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_8 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_8 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_8 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_9 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6_SPC_9 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_DFFRX1_mem_SPC_9 frac_lut6_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

// ----- END Verilog module for GPIO_DFFRX1_mem -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Shift register banks used in FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ------ Include logic block netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: iopad
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_io_mode_physical__iopad -----
module logical_tile_io_mode_physical__iopad (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_OFN684_n;
   wire FE_OFN673_GPIO_0_DIR_0;
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC393_GPIO_0_DIR_0 (.Y(FE_OFN684_n),
	.A(FE_OFN673_GPIO_0_DIR_0));
   CLKBUFX4 FE_OFC121_logical_tile_io_mode_io__0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(FE_OFN684_n));
   GPIO GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(FE_OFN673_GPIO_0_DIR_0),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_1 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC122_logical_tile_io_mode_io__1_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_1 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_1 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_2 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_2 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_DFFRX1_mem_SPC_2 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_3 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_3 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_DFFRX1_mem_SPC_3 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_4 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_RN_1;
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_4 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_4 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(FE_RN_1),
	.mem_out(ccff_tail),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_5 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_5 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_5 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_6 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_6 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_6 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_7 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC120_grid_io_top_0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_7 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_7 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_8 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_OFN671_GPIO_0_DIR_0;
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC386_GPIO_0_DIR_0 (.Y(FE_OFN671_GPIO_0_DIR_0),
	.A(GPIO_0_DIR[0]));
   CLKBUFX4 FE_OFC130_logical_tile_io_mode_io__0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(FE_OFN671_GPIO_0_DIR_0));
   GPIO_SPC_8 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_8 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_9 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC131_logical_tile_io_mode_io__1_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_9 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_9 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_10 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC132_logical_tile_io_mode_io__2_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_10 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_10 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_11 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_11 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_11 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_12 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_12 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_DFFRX1_mem_SPC_12 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_13 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_13 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_DFFRX1_mem_SPC_13 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_14 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_14 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_14 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_15 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC118_grid_io_right_0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_15 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_15 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_16 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_RN_1;
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_16 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_16 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(FE_RN_1),
	.mem_out(ccff_tail),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_17 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC140_logical_tile_io_mode_io__1_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_17 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_17 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_18 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC141_logical_tile_io_mode_io__2_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_18 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_18 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_19 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC142_logical_tile_io_mode_io__3_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_19 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_19 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_20 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_RN_1;
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_20 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_20 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(FE_RN_1),
	.mem_out(ccff_tail),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_21 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC144_logical_tile_io_mode_io__5_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_21 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_21 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_22 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_RN_1;
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_22 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_22 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(FE_RN_1),
	.mem_out(ccff_tail),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_23 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC116_grid_io_bottom_0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_23 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_23 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_24 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC154_logical_tile_io_mode_io__0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_24 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_24 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_25 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_25 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_DFFRX1_mem_SPC_25 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_26 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   GPIO_SPC_26 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_DFFRX1_mem_SPC_26 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_27 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC155_logical_tile_io_mode_io__3_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_27 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_27 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_28 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   BUFX2 FE_OFC156_logical_tile_io_mode_io__4_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_28 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_28 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_29 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC157_logical_tile_io_mode_io__5_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_29 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_29 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_30 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC158_logical_tile_io_mode_io__6_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_30 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_30 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad_SPC_31 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_DFFRX1_mem_undriven_mem_outb;

   CLKBUFX4 FE_OFC117_grid_io_left_0_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(GPIO_0_DIR[0]));
   GPIO_SPC_31 GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(ccff_tail[0]));
   GPIO_DFFRX1_mem_SPC_31 GPIO_DFFRX1_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(GPIO_0_DIR),
	.mem_outb(GPIO_DFFRX1_mem_undriven_mem_outb));
endmodule

// ----- END Verilog module for direct_interc -----
//----- Default net type -----
// `default_nettype wire
// ----- END Verilog modules for regular wires -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Memories used in FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size4_mem -----
module mux_tree_tapbuf_size4_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_10 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_11 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_12 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_13 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_14 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_15 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_16 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_17 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_18 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_19 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_20 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_21 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_22 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_23 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_24 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_25 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_26 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_27 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_28 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_29 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_30 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_31 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_32 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_33 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_34 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_35 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_36 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_37 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_38 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_39 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_40 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_41 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_42 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_43 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_44 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_45 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_46 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_47 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_48 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_49 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_50 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size4_mem_SPC_51 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for frac_lut6_mux -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Look-Up Tables
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for frac_lut6 -----
module frac_lut6 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN337_mux_tree_size60_2_out_0;
   wire FE_OFN291_mux_tree_size60_1_out_0;
   wire FE_OFN254_mux_tree_size60_0_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC212_mux_tree_size60_2_out_0 (.Y(FE_OFN337_mux_tree_size60_2_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC190_mux_tree_size60_1_out_0 (.Y(FE_OFN291_mux_tree_size60_1_out_0),
	.A(in[1]));
   BUFX4 FE_OFC165_mux_tree_size60_0_out_0 (.Y(FE_OFN254_mux_tree_size60_0_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN254_mux_tree_size60_0_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN291_mux_tree_size60_1_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN337_mux_tree_size60_2_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN254_mux_tree_size60_0_out_0,
		FE_OFN291_mux_tree_size60_1_out_0,
		FE_OFN337_mux_tree_size60_2_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN445_mux_tree_size60_8_out_0;
   wire FE_OFN437_mux_tree_size60_7_out_0;
   wire FE_OFN428_mux_tree_size60_6_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC278_mux_tree_size60_8_out_0 (.Y(FE_OFN445_mux_tree_size60_8_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC276_mux_tree_size60_7_out_0 (.Y(FE_OFN437_mux_tree_size60_7_out_0),
	.A(in[1]));
   BUFX4 FE_OFC273_mux_tree_size60_6_out_0 (.Y(FE_OFN428_mux_tree_size60_6_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN428_mux_tree_size60_6_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN437_mux_tree_size60_7_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN445_mux_tree_size60_8_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_1 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN428_mux_tree_size60_6_out_0,
		FE_OFN437_mux_tree_size60_7_out_0,
		FE_OFN445_mux_tree_size60_8_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN476_mux_tree_size60_14_out_0;
   wire FE_OFN469_mux_tree_size60_13_out_0;
   wire FE_OFN462_mux_tree_size60_12_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC287_mux_tree_size60_14_out_0 (.Y(FE_OFN476_mux_tree_size60_14_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC286_mux_tree_size60_13_out_0 (.Y(FE_OFN469_mux_tree_size60_13_out_0),
	.A(in[1]));
   BUFX4 FE_OFC285_mux_tree_size60_12_out_0 (.Y(FE_OFN462_mux_tree_size60_12_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN462_mux_tree_size60_12_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN469_mux_tree_size60_13_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN476_mux_tree_size60_14_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_2 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN462_mux_tree_size60_12_out_0,
		FE_OFN469_mux_tree_size60_13_out_0,
		FE_OFN476_mux_tree_size60_14_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN483_mux_tree_size60_19_out_0;
   wire FE_OFN311_mux_tree_size60_22_out_0;
   wire FE_OFN299_mux_tree_size60_20_out_0;
   wire FE_OFN280_mux_tree_size60_18_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   CLKBUFX4 FE_OFC288_mux_tree_size60_19_out_0 (.Y(FE_OFN483_mux_tree_size60_19_out_0),
	.A(in[1]));
   BUFX2 FE_OFC198_mux_tree_size60_22_out_0 (.Y(FE_OFN311_mux_tree_size60_22_out_0),
	.A(in[4]));
   BUFX2 FE_OFC192_mux_tree_size60_20_out_0 (.Y(FE_OFN299_mux_tree_size60_20_out_0),
	.A(in[2]));
   BUFX4 FE_OFC185_mux_tree_size60_18_out_0 (.Y(FE_OFN280_mux_tree_size60_18_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN280_mux_tree_size60_18_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN483_mux_tree_size60_19_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN299_mux_tree_size60_20_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(FE_OFN311_mux_tree_size60_22_out_0));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_3 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN280_mux_tree_size60_18_out_0,
		FE_OFN483_mux_tree_size60_19_out_0,
		FE_OFN299_mux_tree_size60_20_out_0,
		in[3],
		FE_OFN311_mux_tree_size60_22_out_0,
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN504_mux_tree_size60_26_out_0;
   wire FE_OFN497_mux_tree_size60_25_out_0;
   wire FE_OFN490_mux_tree_size60_24_out_0;
   wire FE_OFN326_mux_tree_size60_27_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC291_mux_tree_size60_26_out_0 (.Y(FE_OFN504_mux_tree_size60_26_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC290_mux_tree_size60_25_out_0 (.Y(FE_OFN497_mux_tree_size60_25_out_0),
	.A(in[1]));
   BUFX8 FE_OFC289_mux_tree_size60_24_out_0 (.Y(FE_OFN490_mux_tree_size60_24_out_0),
	.A(in[0]));
   BUFX2 FE_OFC207_mux_tree_size60_27_out_0 (.Y(FE_OFN326_mux_tree_size60_27_out_0),
	.A(in[3]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN490_mux_tree_size60_24_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN497_mux_tree_size60_25_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN504_mux_tree_size60_26_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(FE_OFN326_mux_tree_size60_27_out_0));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_4 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN490_mux_tree_size60_24_out_0,
		FE_OFN497_mux_tree_size60_25_out_0,
		FE_OFN504_mux_tree_size60_26_out_0,
		FE_OFN326_mux_tree_size60_27_out_0,
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN525_mux_tree_size60_32_out_0;
   wire FE_OFN518_mux_tree_size60_31_out_0;
   wire FE_OFN511_mux_tree_size60_30_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC294_mux_tree_size60_32_out_0 (.Y(FE_OFN525_mux_tree_size60_32_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC293_mux_tree_size60_31_out_0 (.Y(FE_OFN518_mux_tree_size60_31_out_0),
	.A(in[1]));
   BUFX4 FE_OFC292_mux_tree_size60_30_out_0 (.Y(FE_OFN511_mux_tree_size60_30_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN511_mux_tree_size60_30_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN518_mux_tree_size60_31_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN525_mux_tree_size60_32_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_5 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN511_mux_tree_size60_30_out_0,
		FE_OFN518_mux_tree_size60_31_out_0,
		FE_OFN525_mux_tree_size60_32_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN676_mux_tree_size60_39_out_0;
   wire FE_OFN546_mux_tree_size60_38_out_0;
   wire FE_OFN539_mux_tree_size60_37_out_0;
   wire FE_OFN532_mux_tree_size60_36_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC391_mux_tree_size60_39_out_0 (.Y(FE_OFN676_mux_tree_size60_39_out_0),
	.A(in[3]));
   BUFX2 FE_OFC297_mux_tree_size60_38_out_0 (.Y(FE_OFN546_mux_tree_size60_38_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC296_mux_tree_size60_37_out_0 (.Y(FE_OFN539_mux_tree_size60_37_out_0),
	.A(in[1]));
   BUFX4 FE_OFC295_mux_tree_size60_36_out_0 (.Y(FE_OFN532_mux_tree_size60_36_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN532_mux_tree_size60_36_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN539_mux_tree_size60_37_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN546_mux_tree_size60_38_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(FE_OFN676_mux_tree_size60_39_out_0));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_6 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN532_mux_tree_size60_36_out_0,
		FE_OFN539_mux_tree_size60_37_out_0,
		FE_OFN546_mux_tree_size60_38_out_0,
		FE_OFN676_mux_tree_size60_39_out_0,
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN560_mux_tree_size60_43_out_0;
   wire FE_OFN553_mux_tree_size60_42_out_0;
   wire FE_OFN371_mux_tree_size60_44_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   CLKBUFX4 FE_OFC299_mux_tree_size60_43_out_0 (.Y(FE_OFN560_mux_tree_size60_43_out_0),
	.A(in[1]));
   BUFX4 FE_OFC298_mux_tree_size60_42_out_0 (.Y(FE_OFN553_mux_tree_size60_42_out_0),
	.A(in[0]));
   BUFX2 FE_OFC240_mux_tree_size60_44_out_0 (.Y(FE_OFN371_mux_tree_size60_44_out_0),
	.A(in[2]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN553_mux_tree_size60_42_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN560_mux_tree_size60_43_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN371_mux_tree_size60_44_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_7 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN553_mux_tree_size60_42_out_0,
		FE_OFN560_mux_tree_size60_43_out_0,
		FE_OFN371_mux_tree_size60_44_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN581_mux_tree_size60_50_out_0;
   wire FE_OFN574_mux_tree_size60_49_out_0;
   wire FE_OFN567_mux_tree_size60_48_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC302_mux_tree_size60_50_out_0 (.Y(FE_OFN581_mux_tree_size60_50_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC301_mux_tree_size60_49_out_0 (.Y(FE_OFN574_mux_tree_size60_49_out_0),
	.A(in[1]));
   BUFX4 FE_OFC300_mux_tree_size60_48_out_0 (.Y(FE_OFN567_mux_tree_size60_48_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN567_mux_tree_size60_48_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN574_mux_tree_size60_49_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN581_mux_tree_size60_50_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_8 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN567_mux_tree_size60_48_out_0,
		FE_OFN574_mux_tree_size60_49_out_0,
		FE_OFN581_mux_tree_size60_50_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

module frac_lut6_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire FE_OFN412_mux_tree_size60_56_out_0;
   wire FE_OFN404_mux_tree_size60_55_out_0;
   wire FE_OFN396_mux_tree_size60_54_out_0;
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] OR2X1_0_Y;

   BUFX2 FE_OFC263_mux_tree_size60_56_out_0 (.Y(FE_OFN412_mux_tree_size60_56_out_0),
	.A(in[2]));
   CLKBUFX4 FE_OFC261_mux_tree_size60_55_out_0 (.Y(FE_OFN404_mux_tree_size60_55_out_0),
	.A(in[1]));
   BUFX4 FE_OFC259_mux_tree_size60_54_out_0 (.Y(FE_OFN396_mux_tree_size60_54_out_0),
	.A(in[0]));
   OR2X1 OR2X1_0_ (.Y(OR2X1_0_Y[0]),
	.A(mode[0]),
	.B(in[5]));
   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(FE_OFN396_mux_tree_size60_54_out_0));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(FE_OFN404_mux_tree_size60_55_out_0));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(FE_OFN412_mux_tree_size60_56_out_0));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(OR2X1_0_Y[0]));
   frac_lut6_mux_SPC_9 frac_lut6_mux_0_ (.in(sram),
	.sram({ FE_OFN396_mux_tree_size60_54_out_0,
		FE_OFN404_mux_tree_size60_55_out_0,
		FE_OFN412_mux_tree_size60_56_out_0,
		in[3],
		in[4],
		OR2X1_0_Y }),
	.sram_inv({ INVX1_0_Y,
		INVX1_1_Y,
		INVX1_2_Y,
		INVX1_3_Y,
		INVX1_4_Y,
		INVX1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

// ----- END Verilog module for const1 -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Decoders for fabric configuration protocol
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Local Decoders for Multiplexers
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Multiplexer primitives
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Multiplexers
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size4 -----
module mux_tree_tapbuf_size4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_170 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_171 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_172 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_173 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_174 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_175 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_176 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_177 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_178 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_179 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_10 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_180 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_11 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_181 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_12 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_182 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_13 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_188 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_14 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_189 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_15 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_190 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_16 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_191 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_17 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_192 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_18 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_193 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_19 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_194 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_20 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_195 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_21 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_196 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_22 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_197 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_23 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_198 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_24 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_199 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_25 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_200 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_26 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_206 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_27 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_207 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_28 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_208 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_29 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_209 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_30 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_210 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_31 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_211 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_32 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_212 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_33 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_213 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_34 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_214 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_35 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_215 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_36 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_216 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_37 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_217 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_38 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_218 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_39 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_224 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_40 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_225 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_41 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_226 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_42 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_227 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_43 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_228 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_44 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_229 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_45 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_230 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_46 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_231 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_47 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_232 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_48 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_233 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_49 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_234 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_50 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_235 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

module mux_tree_tapbuf_size4_SPC_51 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   const1_SPC_236 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_3_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_2_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_2_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_3_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_3_Y[0]),
	.A(MX2X1_2_Y[0]),
	.B(MX2X1_1_Y[0]),
	.S0(sram[2]));
endmodule

// ------ Include primitive module netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Essential gates
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for const0 -----
module const0 (
	const0);
   output [0:0] const0;

   assign const0[0] = 1'b0 ;
endmodule

// ----- END Verilog module for grid_io_left -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_io_left -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: clb]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_clb -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_clb -----
module grid_clb (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	top_width_0_height_0_subtile_0__pin_I_0_, 
	top_width_0_height_0_subtile_0__pin_I_4_, 
	top_width_0_height_0_subtile_0__pin_I_8_, 
	top_width_0_height_0_subtile_0__pin_I_12_, 
	top_width_0_height_0_subtile_0__pin_I_16_, 
	top_width_0_height_0_subtile_0__pin_I_20_, 
	top_width_0_height_0_subtile_0__pin_I_24_, 
	top_width_0_height_0_subtile_0__pin_I_28_, 
	top_width_0_height_0_subtile_0__pin_I_32_, 
	top_width_0_height_0_subtile_0__pin_I_36_, 
	top_width_0_height_0_subtile_0__pin_clk_0_, 
	right_width_0_height_0_subtile_0__pin_I_1_, 
	right_width_0_height_0_subtile_0__pin_I_5_, 
	right_width_0_height_0_subtile_0__pin_I_9_, 
	right_width_0_height_0_subtile_0__pin_I_13_, 
	right_width_0_height_0_subtile_0__pin_I_17_, 
	right_width_0_height_0_subtile_0__pin_I_21_, 
	right_width_0_height_0_subtile_0__pin_I_25_, 
	right_width_0_height_0_subtile_0__pin_I_29_, 
	right_width_0_height_0_subtile_0__pin_I_33_, 
	right_width_0_height_0_subtile_0__pin_I_37_, 
	bottom_width_0_height_0_subtile_0__pin_I_2_, 
	bottom_width_0_height_0_subtile_0__pin_I_6_, 
	bottom_width_0_height_0_subtile_0__pin_I_10_, 
	bottom_width_0_height_0_subtile_0__pin_I_14_, 
	bottom_width_0_height_0_subtile_0__pin_I_18_, 
	bottom_width_0_height_0_subtile_0__pin_I_22_, 
	bottom_width_0_height_0_subtile_0__pin_I_26_, 
	bottom_width_0_height_0_subtile_0__pin_I_30_, 
	bottom_width_0_height_0_subtile_0__pin_I_34_, 
	bottom_width_0_height_0_subtile_0__pin_I_38_, 
	left_width_0_height_0_subtile_0__pin_I_3_, 
	left_width_0_height_0_subtile_0__pin_I_7_, 
	left_width_0_height_0_subtile_0__pin_I_11_, 
	left_width_0_height_0_subtile_0__pin_I_15_, 
	left_width_0_height_0_subtile_0__pin_I_19_, 
	left_width_0_height_0_subtile_0__pin_I_23_, 
	left_width_0_height_0_subtile_0__pin_I_27_, 
	left_width_0_height_0_subtile_0__pin_I_31_, 
	left_width_0_height_0_subtile_0__pin_I_35_, 
	left_width_0_height_0_subtile_0__pin_I_39_, 
	ccff_head, 
	top_width_0_height_0_subtile_0__pin_O_0_, 
	top_width_0_height_0_subtile_0__pin_O_4_, 
	top_width_0_height_0_subtile_0__pin_O_8_, 
	top_width_0_height_0_subtile_0__pin_O_12_, 
	top_width_0_height_0_subtile_0__pin_O_16_, 
	right_width_0_height_0_subtile_0__pin_O_1_, 
	right_width_0_height_0_subtile_0__pin_O_5_, 
	right_width_0_height_0_subtile_0__pin_O_9_, 
	right_width_0_height_0_subtile_0__pin_O_13_, 
	right_width_0_height_0_subtile_0__pin_O_17_, 
	bottom_width_0_height_0_subtile_0__pin_O_2_, 
	bottom_width_0_height_0_subtile_0__pin_O_6_, 
	bottom_width_0_height_0_subtile_0__pin_O_10_, 
	bottom_width_0_height_0_subtile_0__pin_O_14_, 
	bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_width_0_height_0_subtile_0__pin_O_3_, 
	left_width_0_height_0_subtile_0__pin_O_7_, 
	left_width_0_height_0_subtile_0__pin_O_11_, 
	left_width_0_height_0_subtile_0__pin_O_15_, 
	left_width_0_height_0_subtile_0__pin_O_19_, 
	ccff_tail, 
	FE_OFN0_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_0_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_4_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_8_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_12_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_16_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_20_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_24_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_28_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_32_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_36_;
   input [0:0] top_width_0_height_0_subtile_0__pin_clk_0_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_1_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_5_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_9_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_13_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_17_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_21_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_25_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_29_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_33_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_37_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_2_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_6_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_10_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_14_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_18_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_22_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_26_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_30_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_34_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_38_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_3_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_7_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_11_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_15_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_19_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_23_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_27_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_31_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_35_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_39_;
   input [0:0] ccff_head;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_0_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_4_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_8_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_12_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_16_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_1_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_5_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_9_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_13_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_17_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_2_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_6_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_10_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_14_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_18_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_3_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_7_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_11_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_15_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_19_;
   output [0:0] ccff_tail;
   output FE_OFN0_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0;

   logical_tile_clb_mode_clb_ logical_tile_clb_mode_clb__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.clb_I({ top_width_0_height_0_subtile_0__pin_I_0_,
		right_width_0_height_0_subtile_0__pin_I_1_,
		bottom_width_0_height_0_subtile_0__pin_I_2_,
		left_width_0_height_0_subtile_0__pin_I_3_,
		top_width_0_height_0_subtile_0__pin_I_4_,
		right_width_0_height_0_subtile_0__pin_I_5_,
		bottom_width_0_height_0_subtile_0__pin_I_6_,
		left_width_0_height_0_subtile_0__pin_I_7_,
		top_width_0_height_0_subtile_0__pin_I_8_,
		right_width_0_height_0_subtile_0__pin_I_9_,
		bottom_width_0_height_0_subtile_0__pin_I_10_,
		left_width_0_height_0_subtile_0__pin_I_11_,
		top_width_0_height_0_subtile_0__pin_I_12_,
		right_width_0_height_0_subtile_0__pin_I_13_,
		bottom_width_0_height_0_subtile_0__pin_I_14_,
		left_width_0_height_0_subtile_0__pin_I_15_,
		top_width_0_height_0_subtile_0__pin_I_16_,
		right_width_0_height_0_subtile_0__pin_I_17_,
		bottom_width_0_height_0_subtile_0__pin_I_18_,
		left_width_0_height_0_subtile_0__pin_I_19_,
		top_width_0_height_0_subtile_0__pin_I_20_,
		right_width_0_height_0_subtile_0__pin_I_21_,
		bottom_width_0_height_0_subtile_0__pin_I_22_,
		left_width_0_height_0_subtile_0__pin_I_23_,
		top_width_0_height_0_subtile_0__pin_I_24_,
		right_width_0_height_0_subtile_0__pin_I_25_,
		bottom_width_0_height_0_subtile_0__pin_I_26_,
		left_width_0_height_0_subtile_0__pin_I_27_,
		top_width_0_height_0_subtile_0__pin_I_28_,
		right_width_0_height_0_subtile_0__pin_I_29_,
		bottom_width_0_height_0_subtile_0__pin_I_30_,
		left_width_0_height_0_subtile_0__pin_I_31_,
		top_width_0_height_0_subtile_0__pin_I_32_,
		right_width_0_height_0_subtile_0__pin_I_33_,
		bottom_width_0_height_0_subtile_0__pin_I_34_,
		left_width_0_height_0_subtile_0__pin_I_35_,
		top_width_0_height_0_subtile_0__pin_I_36_,
		right_width_0_height_0_subtile_0__pin_I_37_,
		bottom_width_0_height_0_subtile_0__pin_I_38_,
		left_width_0_height_0_subtile_0__pin_I_39_ }),
	.clb_clk(top_width_0_height_0_subtile_0__pin_clk_0_),
	.ccff_head(ccff_head),
	.clb_O({ top_width_0_height_0_subtile_0__pin_O_0_,
		right_width_0_height_0_subtile_0__pin_O_1_,
		bottom_width_0_height_0_subtile_0__pin_O_2_,
		left_width_0_height_0_subtile_0__pin_O_3_,
		top_width_0_height_0_subtile_0__pin_O_4_,
		right_width_0_height_0_subtile_0__pin_O_5_,
		bottom_width_0_height_0_subtile_0__pin_O_6_,
		left_width_0_height_0_subtile_0__pin_O_7_,
		top_width_0_height_0_subtile_0__pin_O_8_,
		right_width_0_height_0_subtile_0__pin_O_9_,
		bottom_width_0_height_0_subtile_0__pin_O_10_,
		left_width_0_height_0_subtile_0__pin_O_11_,
		top_width_0_height_0_subtile_0__pin_O_12_,
		right_width_0_height_0_subtile_0__pin_O_13_,
		bottom_width_0_height_0_subtile_0__pin_O_14_,
		left_width_0_height_0_subtile_0__pin_O_15_,
		top_width_0_height_0_subtile_0__pin_O_16_,
		right_width_0_height_0_subtile_0__pin_O_17_,
		bottom_width_0_height_0_subtile_0__pin_O_18_,
		left_width_0_height_0_subtile_0__pin_O_19_ }),
	.ccff_tail(ccff_tail),
	.FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0(FE_OFN0_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0));
endmodule

// ----- END Verilog module for grid_io_bottom -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_io_bottom -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: io]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_io_left -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_io_left -----
module grid_io_left (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	right_width_0_height_0_subtile_0__pin_outpad_0_, 
	right_width_0_height_0_subtile_1__pin_outpad_0_, 
	right_width_0_height_0_subtile_2__pin_outpad_0_, 
	right_width_0_height_0_subtile_3__pin_outpad_0_, 
	right_width_0_height_0_subtile_4__pin_outpad_0_, 
	right_width_0_height_0_subtile_5__pin_outpad_0_, 
	right_width_0_height_0_subtile_6__pin_outpad_0_, 
	right_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_head, 
	right_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:7] gfpga_pad_GPIO_PAD;
   input [0:0] right_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] ccff_head;
   output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__6_ccff_tail;

   logical_tile_io_mode_io__SPC_24 logical_tile_io_mode_io__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[0]),
	.io_outpad(right_width_0_height_0_subtile_0__pin_outpad_0_),
	.ccff_head(ccff_head),
	.io_inpad(right_width_0_height_0_subtile_0__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__0_ccff_tail));
   logical_tile_io_mode_io__SPC_25 logical_tile_io_mode_io__1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[1]),
	.io_outpad(right_width_0_height_0_subtile_1__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__0_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_1__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__1_ccff_tail));
   logical_tile_io_mode_io__SPC_26 logical_tile_io_mode_io__2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[2]),
	.io_outpad(right_width_0_height_0_subtile_2__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__1_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_2__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__2_ccff_tail));
   logical_tile_io_mode_io__SPC_27 logical_tile_io_mode_io__3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[3]),
	.io_outpad(right_width_0_height_0_subtile_3__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__2_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_3__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__3_ccff_tail));
   logical_tile_io_mode_io__SPC_28 logical_tile_io_mode_io__4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[4]),
	.io_outpad(right_width_0_height_0_subtile_4__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__3_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_4__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__4_ccff_tail));
   logical_tile_io_mode_io__SPC_29 logical_tile_io_mode_io__5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[5]),
	.io_outpad(right_width_0_height_0_subtile_5__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__4_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_5__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__5_ccff_tail));
   logical_tile_io_mode_io__SPC_30 logical_tile_io_mode_io__6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[6]),
	.io_outpad(right_width_0_height_0_subtile_6__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__5_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_6__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__6_ccff_tail));
   logical_tile_io_mode_io__SPC_31 logical_tile_io_mode_io__7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[7]),
	.io_outpad(right_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__6_ccff_tail),
	.io_inpad(right_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(ccff_tail));
endmodule

// ----- END Verilog module for grid_io_right -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_io_right -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: io]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_io_bottom -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_io_bottom -----
module grid_io_bottom (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	top_width_0_height_0_subtile_0__pin_outpad_0_, 
	top_width_0_height_0_subtile_1__pin_outpad_0_, 
	top_width_0_height_0_subtile_2__pin_outpad_0_, 
	top_width_0_height_0_subtile_3__pin_outpad_0_, 
	top_width_0_height_0_subtile_4__pin_outpad_0_, 
	top_width_0_height_0_subtile_5__pin_outpad_0_, 
	top_width_0_height_0_subtile_6__pin_outpad_0_, 
	top_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_head, 
	top_width_0_height_0_subtile_0__pin_inpad_0_, 
	top_width_0_height_0_subtile_1__pin_inpad_0_, 
	top_width_0_height_0_subtile_2__pin_inpad_0_, 
	top_width_0_height_0_subtile_3__pin_inpad_0_, 
	top_width_0_height_0_subtile_4__pin_inpad_0_, 
	top_width_0_height_0_subtile_5__pin_inpad_0_, 
	top_width_0_height_0_subtile_6__pin_inpad_0_, 
	top_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:7] gfpga_pad_GPIO_PAD;
   input [0:0] top_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] ccff_head;
   output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__6_ccff_tail;

   logical_tile_io_mode_io__SPC_16 logical_tile_io_mode_io__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[0]),
	.io_outpad(top_width_0_height_0_subtile_0__pin_outpad_0_),
	.ccff_head(ccff_head),
	.io_inpad(top_width_0_height_0_subtile_0__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__0_ccff_tail));
   logical_tile_io_mode_io__SPC_17 logical_tile_io_mode_io__1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[1]),
	.io_outpad(top_width_0_height_0_subtile_1__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__0_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_1__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__1_ccff_tail));
   logical_tile_io_mode_io__SPC_18 logical_tile_io_mode_io__2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[2]),
	.io_outpad(top_width_0_height_0_subtile_2__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__1_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_2__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__2_ccff_tail));
   logical_tile_io_mode_io__SPC_19 logical_tile_io_mode_io__3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[3]),
	.io_outpad(top_width_0_height_0_subtile_3__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__2_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_3__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__3_ccff_tail));
   logical_tile_io_mode_io__SPC_20 logical_tile_io_mode_io__4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[4]),
	.io_outpad(top_width_0_height_0_subtile_4__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__3_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_4__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__4_ccff_tail));
   logical_tile_io_mode_io__SPC_21 logical_tile_io_mode_io__5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[5]),
	.io_outpad(top_width_0_height_0_subtile_5__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__4_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_5__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__5_ccff_tail));
   logical_tile_io_mode_io__SPC_22 logical_tile_io_mode_io__6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[6]),
	.io_outpad(top_width_0_height_0_subtile_6__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__5_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_6__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__6_ccff_tail));
   logical_tile_io_mode_io__SPC_23 logical_tile_io_mode_io__7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[7]),
	.io_outpad(top_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__6_ccff_tail),
	.io_inpad(top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(ccff_tail));
endmodule

// ----- END Verilog module for grid_io_top -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_io_top -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: io]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_io_right -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_io_right -----
module grid_io_right (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	left_width_0_height_0_subtile_0__pin_outpad_0_, 
	left_width_0_height_0_subtile_1__pin_outpad_0_, 
	left_width_0_height_0_subtile_2__pin_outpad_0_, 
	left_width_0_height_0_subtile_3__pin_outpad_0_, 
	left_width_0_height_0_subtile_4__pin_outpad_0_, 
	left_width_0_height_0_subtile_5__pin_outpad_0_, 
	left_width_0_height_0_subtile_6__pin_outpad_0_, 
	left_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_head, 
	left_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:7] gfpga_pad_GPIO_PAD;
   input [0:0] left_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] ccff_head;
   output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__6_ccff_tail;

   logical_tile_io_mode_io__SPC_8 logical_tile_io_mode_io__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[0]),
	.io_outpad(left_width_0_height_0_subtile_0__pin_outpad_0_),
	.ccff_head(ccff_head),
	.io_inpad(left_width_0_height_0_subtile_0__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__0_ccff_tail));
   logical_tile_io_mode_io__SPC_9 logical_tile_io_mode_io__1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[1]),
	.io_outpad(left_width_0_height_0_subtile_1__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__0_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_1__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__1_ccff_tail));
   logical_tile_io_mode_io__SPC_10 logical_tile_io_mode_io__2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[2]),
	.io_outpad(left_width_0_height_0_subtile_2__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__1_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_2__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__2_ccff_tail));
   logical_tile_io_mode_io__SPC_11 logical_tile_io_mode_io__3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[3]),
	.io_outpad(left_width_0_height_0_subtile_3__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__2_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_3__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__3_ccff_tail));
   logical_tile_io_mode_io__SPC_12 logical_tile_io_mode_io__4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[4]),
	.io_outpad(left_width_0_height_0_subtile_4__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__3_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_4__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__4_ccff_tail));
   logical_tile_io_mode_io__SPC_13 logical_tile_io_mode_io__5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[5]),
	.io_outpad(left_width_0_height_0_subtile_5__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__4_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_5__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__5_ccff_tail));
   logical_tile_io_mode_io__SPC_14 logical_tile_io_mode_io__6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[6]),
	.io_outpad(left_width_0_height_0_subtile_6__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__5_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_6__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__6_ccff_tail));
   logical_tile_io_mode_io__SPC_15 logical_tile_io_mode_io__7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[7]),
	.io_outpad(left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__6_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(ccff_tail));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_clb_ -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: clb -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: io]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_io_top -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_io_top -----
module grid_io_top (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	bottom_width_0_height_0_subtile_0__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_1__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_2__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_3__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_4__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_5__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_6__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_head, 
	bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:7] gfpga_pad_GPIO_PAD;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] ccff_head;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__6_ccff_tail;

   logical_tile_io_mode_io_ logical_tile_io_mode_io__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[0]),
	.io_outpad(bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.ccff_head(ccff_head),
	.io_inpad(bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__0_ccff_tail));
   logical_tile_io_mode_io__SPC_1 logical_tile_io_mode_io__1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[1]),
	.io_outpad(bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__0_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__1_ccff_tail));
   logical_tile_io_mode_io__SPC_2 logical_tile_io_mode_io__2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[2]),
	.io_outpad(bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__1_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__2_ccff_tail));
   logical_tile_io_mode_io__SPC_3 logical_tile_io_mode_io__3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[3]),
	.io_outpad(bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__2_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__3_ccff_tail));
   logical_tile_io_mode_io__SPC_4 logical_tile_io_mode_io__4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[4]),
	.io_outpad(bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__3_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__4_ccff_tail));
   logical_tile_io_mode_io__SPC_5 logical_tile_io_mode_io__5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[5]),
	.io_outpad(bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__4_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__5_ccff_tail));
   logical_tile_io_mode_io__SPC_6 logical_tile_io_mode_io__6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[6]),
	.io_outpad(bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__5_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__6_ccff_tail));
   logical_tile_io_mode_io__SPC_7 logical_tile_io_mode_io__7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[7]),
	.io_outpad(bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__6_ccff_tail),
	.io_inpad(bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(ccff_tail));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: fle -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: clb
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: clb -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_clb_ -----
module logical_tile_clb_mode_clb_ (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	clb_I, 
	clb_clk, 
	ccff_head, 
	clb_O, 
	ccff_tail, 
	FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:39] clb_I;
   input [0:0] clb_clk;
   input [0:0] ccff_head;
   output [0:19] clb_O;
   output [0:0] ccff_tail;
   output FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0;

   // Internal wires
   wire FE_UNCONNECTEDZ_0;
   wire FE_OFN669_n;
   wire FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0;
   wire FE_OFN189_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0;
   wire FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0;
   wire FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0;
   wire FE_OFN176_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0;
   wire FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0;
   wire FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0;
   wire FE_OFN163_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0;
   wire FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0;
   wire FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0;
   wire FE_OFN150_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0;
   wire FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0;
   wire FE_OFN143_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0;
   wire FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0;
   wire FE_OFN136_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0;
   wire FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0;
   wire FE_OFN129_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0;
   wire FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0;
   wire FE_OFN122_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0;
   wire FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0;
   wire FE_OFN115_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0;
   wire FE_OFN109_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0;
   wire FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0;
   wire FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0;
   wire FE_OFN101_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0;
   wire FE_OFN94_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0;
   wire FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0;
   wire FE_OFN87_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0;
   wire FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0;
   wire FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0;
   wire FE_OFN74_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0;
   wire FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0;
   wire FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0;
   wire FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0;
   wire FE_OFN60_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0;
   wire FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0;
   wire FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0;
   wire FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0;
   wire FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0;
   wire FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0;
   wire FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0;
   wire FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0;
   wire FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0;
   wire FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0;
   wire FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0;
   wire FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0;
   wire FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0;
   wire FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0;
   wire FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0;
   wire FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0;
   wire FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0;
   wire FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0;
   wire FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0;
   wire FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0;
   wire FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0;
   wire FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0;
   wire FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0;
   wire FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0;
   wire FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0;
   wire FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0;
   wire FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0;
   wire FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0;
   wire FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0;
   wire FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0;
   wire FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0;
   wire FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0;
   wire FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0;
   wire FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0;
   wire FE_OFN26_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0;
   wire FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0;
   wire FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0;
   wire FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0;
   wire FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0;
   wire FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0;
   wire FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0;
   wire FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0;
   wire FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0;
   wire FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0;
   wire FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0;
   wire FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0;
   wire FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0;
   wire FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0;
   wire FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0;
   wire FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0;
   wire FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0;
   wire FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0;
   wire FE_OFN8_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0;
   wire FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0;
   wire FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0;
   wire FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0;
   wire FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0;
   wire FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0;
   wire FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0;
   wire FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0;
   wire FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0;
   wire [0:0] direct_interc_20_out;
   wire [0:0] direct_interc_21_out;
   wire [0:0] direct_interc_22_out;
   wire [0:0] direct_interc_23_out;
   wire [0:0] direct_interc_24_out;
   wire [0:0] direct_interc_25_out;
   wire [0:0] direct_interc_26_out;
   wire [0:0] direct_interc_27_out;
   wire [0:0] direct_interc_28_out;
   wire [0:0] direct_interc_29_out;
   wire [0:0] logical_tile_clb_mode_default__fle_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_0_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_1_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_1_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_2_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_2_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_3_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_3_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_4_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_4_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_5_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_5_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_6_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_6_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_7_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_7_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_8_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_8_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_9_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_9_fle_out;
   wire [0:0] mux_tree_size60_0_out;
   wire [0:5] mux_tree_size60_0_sram;
   wire [0:5] mux_tree_size60_0_sram_inv;
   wire [0:0] mux_tree_size60_10_out;
   wire [0:5] mux_tree_size60_10_sram;
   wire [0:5] mux_tree_size60_10_sram_inv;
   wire [0:0] mux_tree_size60_11_out;
   wire [0:5] mux_tree_size60_11_sram;
   wire [0:5] mux_tree_size60_11_sram_inv;
   wire [0:0] mux_tree_size60_12_out;
   wire [0:5] mux_tree_size60_12_sram;
   wire [0:5] mux_tree_size60_12_sram_inv;
   wire [0:0] mux_tree_size60_13_out;
   wire [0:5] mux_tree_size60_13_sram;
   wire [0:5] mux_tree_size60_13_sram_inv;
   wire [0:0] mux_tree_size60_14_out;
   wire [0:5] mux_tree_size60_14_sram;
   wire [0:5] mux_tree_size60_14_sram_inv;
   wire [0:0] mux_tree_size60_15_out;
   wire [0:5] mux_tree_size60_15_sram;
   wire [0:5] mux_tree_size60_15_sram_inv;
   wire [0:0] mux_tree_size60_16_out;
   wire [0:5] mux_tree_size60_16_sram;
   wire [0:5] mux_tree_size60_16_sram_inv;
   wire [0:0] mux_tree_size60_17_out;
   wire [0:5] mux_tree_size60_17_sram;
   wire [0:5] mux_tree_size60_17_sram_inv;
   wire [0:0] mux_tree_size60_18_out;
   wire [0:5] mux_tree_size60_18_sram;
   wire [0:5] mux_tree_size60_18_sram_inv;
   wire [0:0] mux_tree_size60_19_out;
   wire [0:5] mux_tree_size60_19_sram;
   wire [0:5] mux_tree_size60_19_sram_inv;
   wire [0:0] mux_tree_size60_1_out;
   wire [0:5] mux_tree_size60_1_sram;
   wire [0:5] mux_tree_size60_1_sram_inv;
   wire [0:0] mux_tree_size60_20_out;
   wire [0:5] mux_tree_size60_20_sram;
   wire [0:5] mux_tree_size60_20_sram_inv;
   wire [0:0] mux_tree_size60_21_out;
   wire [0:5] mux_tree_size60_21_sram;
   wire [0:5] mux_tree_size60_21_sram_inv;
   wire [0:0] mux_tree_size60_22_out;
   wire [0:5] mux_tree_size60_22_sram;
   wire [0:5] mux_tree_size60_22_sram_inv;
   wire [0:0] mux_tree_size60_23_out;
   wire [0:5] mux_tree_size60_23_sram;
   wire [0:5] mux_tree_size60_23_sram_inv;
   wire [0:0] mux_tree_size60_24_out;
   wire [0:5] mux_tree_size60_24_sram;
   wire [0:5] mux_tree_size60_24_sram_inv;
   wire [0:0] mux_tree_size60_25_out;
   wire [0:5] mux_tree_size60_25_sram;
   wire [0:5] mux_tree_size60_25_sram_inv;
   wire [0:0] mux_tree_size60_26_out;
   wire [0:5] mux_tree_size60_26_sram;
   wire [0:5] mux_tree_size60_26_sram_inv;
   wire [0:0] mux_tree_size60_27_out;
   wire [0:5] mux_tree_size60_27_sram;
   wire [0:5] mux_tree_size60_27_sram_inv;
   wire [0:0] mux_tree_size60_28_out;
   wire [0:5] mux_tree_size60_28_sram;
   wire [0:5] mux_tree_size60_28_sram_inv;
   wire [0:0] mux_tree_size60_29_out;
   wire [0:5] mux_tree_size60_29_sram;
   wire [0:5] mux_tree_size60_29_sram_inv;
   wire [0:0] mux_tree_size60_2_out;
   wire [0:5] mux_tree_size60_2_sram;
   wire [0:5] mux_tree_size60_2_sram_inv;
   wire [0:0] mux_tree_size60_30_out;
   wire [0:5] mux_tree_size60_30_sram;
   wire [0:5] mux_tree_size60_30_sram_inv;
   wire [0:0] mux_tree_size60_31_out;
   wire [0:5] mux_tree_size60_31_sram;
   wire [0:5] mux_tree_size60_31_sram_inv;
   wire [0:0] mux_tree_size60_32_out;
   wire [0:5] mux_tree_size60_32_sram;
   wire [0:5] mux_tree_size60_32_sram_inv;
   wire [0:0] mux_tree_size60_33_out;
   wire [0:5] mux_tree_size60_33_sram;
   wire [0:5] mux_tree_size60_33_sram_inv;
   wire [0:0] mux_tree_size60_34_out;
   wire [0:5] mux_tree_size60_34_sram;
   wire [0:5] mux_tree_size60_34_sram_inv;
   wire [0:0] mux_tree_size60_35_out;
   wire [0:5] mux_tree_size60_35_sram;
   wire [0:5] mux_tree_size60_35_sram_inv;
   wire [0:0] mux_tree_size60_36_out;
   wire [0:5] mux_tree_size60_36_sram;
   wire [0:5] mux_tree_size60_36_sram_inv;
   wire [0:0] mux_tree_size60_37_out;
   wire [0:5] mux_tree_size60_37_sram;
   wire [0:5] mux_tree_size60_37_sram_inv;
   wire [0:0] mux_tree_size60_38_out;
   wire [0:5] mux_tree_size60_38_sram;
   wire [0:5] mux_tree_size60_38_sram_inv;
   wire [0:0] mux_tree_size60_39_out;
   wire [0:5] mux_tree_size60_39_sram;
   wire [0:5] mux_tree_size60_39_sram_inv;
   wire [0:0] mux_tree_size60_3_out;
   wire [0:5] mux_tree_size60_3_sram;
   wire [0:5] mux_tree_size60_3_sram_inv;
   wire [0:0] mux_tree_size60_40_out;
   wire [0:5] mux_tree_size60_40_sram;
   wire [0:5] mux_tree_size60_40_sram_inv;
   wire [0:0] mux_tree_size60_41_out;
   wire [0:5] mux_tree_size60_41_sram;
   wire [0:5] mux_tree_size60_41_sram_inv;
   wire [0:0] mux_tree_size60_42_out;
   wire [0:5] mux_tree_size60_42_sram;
   wire [0:5] mux_tree_size60_42_sram_inv;
   wire [0:0] mux_tree_size60_43_out;
   wire [0:5] mux_tree_size60_43_sram;
   wire [0:5] mux_tree_size60_43_sram_inv;
   wire [0:0] mux_tree_size60_44_out;
   wire [0:5] mux_tree_size60_44_sram;
   wire [0:5] mux_tree_size60_44_sram_inv;
   wire [0:0] mux_tree_size60_45_out;
   wire [0:5] mux_tree_size60_45_sram;
   wire [0:5] mux_tree_size60_45_sram_inv;
   wire [0:0] mux_tree_size60_46_out;
   wire [0:5] mux_tree_size60_46_sram;
   wire [0:5] mux_tree_size60_46_sram_inv;
   wire [0:0] mux_tree_size60_47_out;
   wire [0:5] mux_tree_size60_47_sram;
   wire [0:5] mux_tree_size60_47_sram_inv;
   wire [0:0] mux_tree_size60_48_out;
   wire [0:5] mux_tree_size60_48_sram;
   wire [0:5] mux_tree_size60_48_sram_inv;
   wire [0:0] mux_tree_size60_49_out;
   wire [0:5] mux_tree_size60_49_sram;
   wire [0:5] mux_tree_size60_49_sram_inv;
   wire [0:0] mux_tree_size60_4_out;
   wire [0:5] mux_tree_size60_4_sram;
   wire [0:5] mux_tree_size60_4_sram_inv;
   wire [0:0] mux_tree_size60_50_out;
   wire [0:5] mux_tree_size60_50_sram;
   wire [0:5] mux_tree_size60_50_sram_inv;
   wire [0:0] mux_tree_size60_51_out;
   wire [0:5] mux_tree_size60_51_sram;
   wire [0:5] mux_tree_size60_51_sram_inv;
   wire [0:0] mux_tree_size60_52_out;
   wire [0:5] mux_tree_size60_52_sram;
   wire [0:5] mux_tree_size60_52_sram_inv;
   wire [0:0] mux_tree_size60_53_out;
   wire [0:5] mux_tree_size60_53_sram;
   wire [0:5] mux_tree_size60_53_sram_inv;
   wire [0:0] mux_tree_size60_54_out;
   wire [0:5] mux_tree_size60_54_sram;
   wire [0:5] mux_tree_size60_54_sram_inv;
   wire [0:0] mux_tree_size60_55_out;
   wire [0:5] mux_tree_size60_55_sram;
   wire [0:5] mux_tree_size60_55_sram_inv;
   wire [0:0] mux_tree_size60_56_out;
   wire [0:5] mux_tree_size60_56_sram;
   wire [0:5] mux_tree_size60_56_sram_inv;
   wire [0:0] mux_tree_size60_57_out;
   wire [0:5] mux_tree_size60_57_sram;
   wire [0:5] mux_tree_size60_57_sram_inv;
   wire [0:0] mux_tree_size60_58_out;
   wire [0:5] mux_tree_size60_58_sram;
   wire [0:5] mux_tree_size60_58_sram_inv;
   wire [0:0] mux_tree_size60_59_out;
   wire [0:5] mux_tree_size60_59_sram;
   wire [0:5] mux_tree_size60_59_sram_inv;
   wire [0:0] mux_tree_size60_5_out;
   wire [0:5] mux_tree_size60_5_sram;
   wire [0:5] mux_tree_size60_5_sram_inv;
   wire [0:0] mux_tree_size60_6_out;
   wire [0:5] mux_tree_size60_6_sram;
   wire [0:5] mux_tree_size60_6_sram_inv;
   wire [0:0] mux_tree_size60_7_out;
   wire [0:5] mux_tree_size60_7_sram;
   wire [0:5] mux_tree_size60_7_sram_inv;
   wire [0:0] mux_tree_size60_8_out;
   wire [0:5] mux_tree_size60_8_sram;
   wire [0:5] mux_tree_size60_8_sram_inv;
   wire [0:0] mux_tree_size60_9_out;
   wire [0:5] mux_tree_size60_9_sram;
   wire [0:5] mux_tree_size60_9_sram_inv;
   wire [0:0] mux_tree_size60_mem_0_ccff_tail;
   wire [0:0] mux_tree_size60_mem_10_ccff_tail;
   wire [0:0] mux_tree_size60_mem_11_ccff_tail;
   wire [0:0] mux_tree_size60_mem_12_ccff_tail;
   wire [0:0] mux_tree_size60_mem_13_ccff_tail;
   wire [0:0] mux_tree_size60_mem_14_ccff_tail;
   wire [0:0] mux_tree_size60_mem_15_ccff_tail;
   wire [0:0] mux_tree_size60_mem_16_ccff_tail;
   wire [0:0] mux_tree_size60_mem_17_ccff_tail;
   wire [0:0] mux_tree_size60_mem_18_ccff_tail;
   wire [0:0] mux_tree_size60_mem_19_ccff_tail;
   wire [0:0] mux_tree_size60_mem_1_ccff_tail;
   wire [0:0] mux_tree_size60_mem_20_ccff_tail;
   wire [0:0] mux_tree_size60_mem_21_ccff_tail;
   wire [0:0] mux_tree_size60_mem_22_ccff_tail;
   wire [0:0] mux_tree_size60_mem_23_ccff_tail;
   wire [0:0] mux_tree_size60_mem_24_ccff_tail;
   wire [0:0] mux_tree_size60_mem_25_ccff_tail;
   wire [0:0] mux_tree_size60_mem_26_ccff_tail;
   wire [0:0] mux_tree_size60_mem_27_ccff_tail;
   wire [0:0] mux_tree_size60_mem_28_ccff_tail;
   wire [0:0] mux_tree_size60_mem_29_ccff_tail;
   wire [0:0] mux_tree_size60_mem_2_ccff_tail;
   wire [0:0] mux_tree_size60_mem_30_ccff_tail;
   wire [0:0] mux_tree_size60_mem_31_ccff_tail;
   wire [0:0] mux_tree_size60_mem_32_ccff_tail;
   wire [0:0] mux_tree_size60_mem_33_ccff_tail;
   wire [0:0] mux_tree_size60_mem_34_ccff_tail;
   wire [0:0] mux_tree_size60_mem_35_ccff_tail;
   wire [0:0] mux_tree_size60_mem_36_ccff_tail;
   wire [0:0] mux_tree_size60_mem_37_ccff_tail;
   wire [0:0] mux_tree_size60_mem_38_ccff_tail;
   wire [0:0] mux_tree_size60_mem_39_ccff_tail;
   wire [0:0] mux_tree_size60_mem_3_ccff_tail;
   wire [0:0] mux_tree_size60_mem_40_ccff_tail;
   wire [0:0] mux_tree_size60_mem_41_ccff_tail;
   wire [0:0] mux_tree_size60_mem_42_ccff_tail;
   wire [0:0] mux_tree_size60_mem_43_ccff_tail;
   wire [0:0] mux_tree_size60_mem_44_ccff_tail;
   wire [0:0] mux_tree_size60_mem_45_ccff_tail;
   wire [0:0] mux_tree_size60_mem_46_ccff_tail;
   wire [0:0] mux_tree_size60_mem_47_ccff_tail;
   wire [0:0] mux_tree_size60_mem_48_ccff_tail;
   wire [0:0] mux_tree_size60_mem_49_ccff_tail;
   wire [0:0] mux_tree_size60_mem_4_ccff_tail;
   wire [0:0] mux_tree_size60_mem_50_ccff_tail;
   wire [0:0] mux_tree_size60_mem_51_ccff_tail;
   wire [0:0] mux_tree_size60_mem_52_ccff_tail;
   wire [0:0] mux_tree_size60_mem_53_ccff_tail;
   wire [0:0] mux_tree_size60_mem_54_ccff_tail;
   wire [0:0] mux_tree_size60_mem_55_ccff_tail;
   wire [0:0] mux_tree_size60_mem_56_ccff_tail;
   wire [0:0] mux_tree_size60_mem_57_ccff_tail;
   wire [0:0] mux_tree_size60_mem_58_ccff_tail;
   wire [0:0] mux_tree_size60_mem_5_ccff_tail;
   wire [0:0] mux_tree_size60_mem_6_ccff_tail;
   wire [0:0] mux_tree_size60_mem_7_ccff_tail;
   wire [0:0] mux_tree_size60_mem_8_ccff_tail;
   wire [0:0] mux_tree_size60_mem_9_ccff_tail;

   BUFX2 FE_OFC389_mux_tree_size60_35_sram_5 (.Y(mux_tree_size60_35_sram[5]),
	.A(mux_tree_size60_mem_35_ccff_tail[0]));
   CLKBUFX4 FE_OFC384_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0 (.Y(FE_OFN669_n),
	.A(FE_OFN8_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0));
   INVX16 FE_OFC115_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0 (.Y(clb_O[8]),
	.A(FE_OFN189_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0));
   CLKINVX4 FE_OFC114_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0 (.Y(FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0),
	.A(FE_OFN189_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0));
   INVX2 FE_OFC113_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0 (.Y(FE_OFN189_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0),
	.A(logical_tile_clb_mode_default__fle_8_fle_out[0]));
   BUFX2 FE_OFC112_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0 (.Y(clb_O[4]),
	.A(FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0));
   BUFX16 FE_OFC111_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0 (.Y(FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0),
	.A(logical_tile_clb_mode_default__fle_4_fle_out[0]));
   INVX16 FE_OFC110_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0 (.Y(clb_O[16]),
	.A(FE_OFN176_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0));
   CLKINVX4 FE_OFC109_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0 (.Y(FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0),
	.A(FE_OFN176_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0));
   CLKINVX2 FE_OFC108_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0 (.Y(FE_OFN176_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0),
	.A(logical_tile_clb_mode_default__fle_6_fle_out[1]));
   CLKBUFX4 FE_OFC107_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0 (.Y(FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0),
	.A(clb_O[12]));
   BUFX16 FE_OFC106_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0 (.Y(clb_O[12]),
	.A(logical_tile_clb_mode_default__fle_2_fle_out[1]));
   CLKINVX4 FE_OFC105_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0 (.Y(FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0),
	.A(FE_OFN163_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0));
   INVX16 FE_OFC104_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0 (.Y(clb_O[0]),
	.A(FE_OFN163_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0));
   CLKINVX2 FE_OFC103_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0 (.Y(FE_OFN163_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0),
	.A(logical_tile_clb_mode_default__fle_0_fle_out[0]));
   BUFX16 FE_OFC102_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0 (.Y(clb_O[9]),
	.A(FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0));
   CLKBUFX4 FE_OFC101_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0 (.Y(FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0),
	.A(logical_tile_clb_mode_default__fle_9_fle_out[0]));
   CLKINVX4 FE_OFC100_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0 (.Y(FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0),
	.A(FE_OFN150_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0));
   INVX16 FE_OFC99_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0 (.Y(clb_O[5]),
	.A(FE_OFN150_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0));
   CLKINVX2 FE_OFC98_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0 (.Y(FE_OFN150_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0),
	.A(logical_tile_clb_mode_default__fle_5_fle_out[0]));
   INVX16 FE_OFC97_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0 (.Y(clb_O[1]),
	.A(FE_OFN143_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0));
   CLKINVX4 FE_OFC96_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0 (.Y(FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0),
	.A(FE_OFN143_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0));
   CLKINVX2 FE_OFC95_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0 (.Y(FE_OFN143_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0),
	.A(logical_tile_clb_mode_default__fle_1_fle_out[0]));
   INVX16 FE_OFC94_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0 (.Y(clb_O[17]),
	.A(FE_OFN136_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0));
   CLKINVX4 FE_OFC93_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0 (.Y(FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0),
	.A(FE_OFN136_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0));
   CLKINVX2 FE_OFC92_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0 (.Y(FE_OFN136_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0),
	.A(logical_tile_clb_mode_default__fle_7_fle_out[1]));
   INVX16 FE_OFC91_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0 (.Y(clb_O[13]),
	.A(FE_OFN129_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0));
   CLKINVX4 FE_OFC90_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0 (.Y(FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0),
	.A(FE_OFN129_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0));
   CLKINVX2 FE_OFC89_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0 (.Y(FE_OFN129_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0),
	.A(logical_tile_clb_mode_default__fle_3_fle_out[1]));
   INVX16 FE_OFC88_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0 (.Y(clb_O[7]),
	.A(FE_OFN122_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0));
   CLKINVX4 FE_OFC87_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0 (.Y(FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0),
	.A(FE_OFN122_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0));
   CLKINVX2 FE_OFC86_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0 (.Y(FE_OFN122_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0),
	.A(logical_tile_clb_mode_default__fle_7_fle_out[0]));
   INVX16 FE_OFC85_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0 (.Y(clb_O[3]),
	.A(FE_OFN115_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0));
   CLKINVX4 FE_OFC84_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0 (.Y(FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0),
	.A(FE_OFN115_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0));
   CLKINVX2 FE_OFC83_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0 (.Y(FE_OFN115_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0),
	.A(logical_tile_clb_mode_default__fle_3_fle_out[0]));
   INVX16 FE_OFC82_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 (.Y(clb_O[19]),
	.A(FE_OFN109_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0));
   CLKINVX2 FE_OFC81_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 (.Y(FE_OFN109_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0),
	.A(logical_tile_clb_mode_default__fle_9_fle_out[1]));
   CLKBUFX4 FE_OFC80_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 (.Y(FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0),
	.A(logical_tile_clb_mode_default__fle_9_fle_out[1]));
   CLKINVX4 FE_OFC79_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0 (.Y(FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0),
	.A(FE_OFN101_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0));
   INVX16 FE_OFC78_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0 (.Y(clb_O[15]),
	.A(FE_OFN101_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0));
   CLKINVX2 FE_OFC77_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0 (.Y(FE_OFN101_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0),
	.A(logical_tile_clb_mode_default__fle_5_fle_out[1]));
   CLKINVX4 FE_OFC76_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0 (.Y(FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0),
	.A(FE_OFN94_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0));
   INVX16 FE_OFC75_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0 (.Y(clb_O[11]),
	.A(FE_OFN94_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0));
   CLKINVX2 FE_OFC74_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0 (.Y(FE_OFN94_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0),
	.A(logical_tile_clb_mode_default__fle_1_fle_out[1]));
   INVX16 FE_OFC73_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0 (.Y(clb_O[6]),
	.A(FE_OFN87_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0));
   CLKINVX4 FE_OFC72_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0 (.Y(FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0),
	.A(FE_OFN87_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0));
   CLKINVX2 FE_OFC71_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0 (.Y(FE_OFN87_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0),
	.A(logical_tile_clb_mode_default__fle_6_fle_out[0]));
   CLKBUFX4 FE_OFC70_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0 (.Y(FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0),
	.A(clb_O[2]));
   BUFX16 FE_OFC69_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0 (.Y(clb_O[2]),
	.A(logical_tile_clb_mode_default__fle_2_fle_out[0]));
   CLKINVX4 FE_OFC68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0 (.Y(FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0),
	.A(FE_OFN74_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0));
   INVX16 FE_OFC67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0 (.Y(clb_O[18]),
	.A(FE_OFN74_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0));
   CLKINVX2 FE_OFC66_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0 (.Y(FE_OFN74_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0),
	.A(logical_tile_clb_mode_default__fle_8_fle_out[1]));
   BUFX8 FE_OFC65_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0 (.Y(FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0),
	.A(clb_O[14]));
   BUFX2 FE_OFC64_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0 (.Y(FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0),
	.A(FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0));
   CLKBUFX8 FE_OFC63_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0 (.Y(clb_O[14]),
	.A(logical_tile_clb_mode_default__fle_4_fle_out[1]));
   INVX2 FE_OFC62_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0 (.Y(FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0),
	.A(FE_OFN60_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0));
   INVX16 FE_OFC61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0 (.Y(clb_O[10]),
	.A(FE_OFN60_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0));
   CLKINVX2 FE_OFC60_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0 (.Y(FE_OFN60_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0),
	.A(logical_tile_clb_mode_default__fle_0_fle_out[1]));
   BUFX16 FE_OFC59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0 (.Y(FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0),
	.A(clb_I[9]));
   BUFX16 FE_OFC58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0 (.Y(FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0),
	.A(clb_I[5]));
   CLKBUFX4 FE_OFC57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0 (.Y(FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0),
	.A(FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0));
   BUFX8 FE_OFC56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0 (.Y(FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0),
	.A(clb_I[37]));
   CLKBUFX4 FE_OFC55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0 (.Y(FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0),
	.A(clb_I[33]));
   CLKBUFX4 FE_OFC54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0 (.Y(FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0),
	.A(clb_I[33]));
   CLKBUFX4 FE_OFC53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0 (.Y(FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0),
	.A(clb_I[33]));
   BUFX4 FE_OFC52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0 (.Y(FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0),
	.A(clb_I[29]));
   BUFX8 FE_OFC51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0 (.Y(FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0),
	.A(clb_I[29]));
   CLKBUFX4 FE_OFC50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0 (.Y(FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0),
	.A(clb_I[25]));
   BUFX8 FE_OFC49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0 (.Y(FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0),
	.A(clb_I[25]));
   BUFX8 FE_OFC48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0 (.Y(FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0),
	.A(FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0));
   CLKBUFX4 FE_OFC47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0 (.Y(FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0),
	.A(clb_I[21]));
   BUFX16 FE_OFC46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0 (.Y(FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0),
	.A(clb_I[1]));
   CLKBUFX4 FE_OFC45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0 (.Y(FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0),
	.A(clb_I[17]));
   BUFX8 FE_OFC44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0 (.Y(FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0),
	.A(clb_I[17]));
   BUFX16 FE_OFC43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0 (.Y(FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0),
	.A(clb_I[13]));
   CLKBUFX4 FE_OFC42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0 (.Y(FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0),
	.A(FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0));
   BUFX8 FE_OFC41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0 (.Y(FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0),
	.A(clb_I[7]));
   BUFX16 FE_OFC40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0 (.Y(FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0),
	.A(clb_I[3]));
   CLKBUFX4 FE_OFC39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0 (.Y(FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0),
	.A(FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0));
   BUFX8 FE_OFC38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0 (.Y(FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0),
	.A(clb_I[39]));
   CLKBUFX4 FE_OFC37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0 (.Y(FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0),
	.A(FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0));
   BUFX8 FE_OFC36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0 (.Y(FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0),
	.A(clb_I[35]));
   BUFX2 FE_OFC35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0 (.Y(FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0),
	.A(FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0));
   BUFX8 FE_OFC34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0 (.Y(FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0),
	.A(clb_I[31]));
   BUFX16 FE_OFC33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0 (.Y(FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0),
	.A(clb_I[27]));
   BUFX16 FE_OFC32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0 (.Y(FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0),
	.A(clb_I[23]));
   BUFX16 FE_OFC31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0 (.Y(FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0),
	.A(clb_I[19]));
   CLKBUFX4 FE_OFC30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0 (.Y(FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0),
	.A(clb_I[15]));
   CLKBUFX4 FE_OFC29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0 (.Y(FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0),
	.A(clb_I[15]));
   CLKBUFX4 FE_OFC28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0 (.Y(FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0),
	.A(clb_I[15]));
   INVX16 FE_OFC27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0 (.Y(FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0),
	.A(FE_OFN26_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0));
   CLKINVX2 FE_OFC26_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0 (.Y(FE_OFN26_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0),
	.A(clb_I[11]));
   BUFX16 FE_OFC25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0 (.Y(FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0),
	.A(clb_I[8]));
   BUFX16 FE_OFC24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0 (.Y(FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0),
	.A(clb_I[4]));
   BUFX16 FE_OFC23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0 (.Y(FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0),
	.A(clb_I[36]));
   BUFX16 FE_OFC22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0 (.Y(FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0),
	.A(clb_I[32]));
   CLKBUFX4 FE_OFC21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0 (.Y(FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0),
	.A(clb_I[28]));
   BUFX8 FE_OFC20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0 (.Y(FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0),
	.A(clb_I[28]));
   CLKBUFX4 FE_OFC19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0 (.Y(FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0),
	.A(clb_I[24]));
   BUFX8 FE_OFC18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0 (.Y(FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0),
	.A(clb_I[24]));
   BUFX16 FE_OFC17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0 (.Y(FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0),
	.A(clb_I[20]));
   BUFX16 FE_OFC16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0 (.Y(FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0),
	.A(clb_I[16]));
   BUFX2 FE_OFC15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0 (.Y(FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0),
	.A(clb_I[12]));
   CLKBUFX4 FE_OFC14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0 (.Y(FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0),
	.A(clb_I[12]));
   BUFX8 FE_OFC13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0 (.Y(FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0),
	.A(clb_I[12]));
   BUFX16 FE_OFC12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0 (.Y(FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0),
	.A(clb_I[0]));
   BUFX16 FE_OFC11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0 (.Y(FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0),
	.A(clb_I[6]));
   BUFX16 FE_OFC10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0 (.Y(FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0),
	.A(clb_I[38]));
   BUFX16 FE_OFC9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0 (.Y(FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0),
	.A(clb_I[34]));
   BUFX2 FE_OFC8_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0 (.Y(FE_OFN8_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0),
	.A(FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0));
   BUFX8 FE_OFC7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0 (.Y(FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0),
	.A(clb_I[30]));
   BUFX16 FE_OFC6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0 (.Y(FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0),
	.A(clb_I[2]));
   CLKBUFX4 FE_OFC5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0 (.Y(FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0),
	.A(FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0));
   BUFX8 FE_OFC4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0 (.Y(FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0),
	.A(clb_I[26]));
   BUFX16 FE_OFC3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0 (.Y(FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0),
	.A(clb_I[22]));
   BUFX16 FE_OFC2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0 (.Y(FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0),
	.A(clb_I[18]));
   BUFX16 FE_OFC1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0 (.Y(FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0),
	.A(clb_I[14]));
   BUFX16 FE_OFC0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0 (.Y(FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0),
	.A(clb_I[10]));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_0_out,
		mux_tree_size60_1_out,
		mux_tree_size60_2_out,
		mux_tree_size60_3_out,
		mux_tree_size60_4_out,
		mux_tree_size60_5_out }),
	.fle_clk(direct_interc_20_out),
	.ccff_head(ccff_head),
	.fle_out(logical_tile_clb_mode_default__fle_0_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_0_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_1 logical_tile_clb_mode_default__fle_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_6_out,
		mux_tree_size60_7_out,
		mux_tree_size60_8_out,
		mux_tree_size60_9_out,
		mux_tree_size60_10_out,
		mux_tree_size60_11_out }),
	.fle_clk(direct_interc_21_out),
	.ccff_head(logical_tile_clb_mode_default__fle_0_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_1_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_1_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_2 logical_tile_clb_mode_default__fle_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_12_out,
		mux_tree_size60_13_out,
		mux_tree_size60_14_out,
		mux_tree_size60_15_out,
		mux_tree_size60_16_out,
		mux_tree_size60_17_out }),
	.fle_clk(direct_interc_22_out),
	.ccff_head(logical_tile_clb_mode_default__fle_1_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_2_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_2_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_3 logical_tile_clb_mode_default__fle_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_18_out,
		mux_tree_size60_19_out,
		mux_tree_size60_20_out,
		mux_tree_size60_21_out,
		mux_tree_size60_22_out,
		mux_tree_size60_23_out }),
	.fle_clk(direct_interc_23_out),
	.ccff_head(logical_tile_clb_mode_default__fle_2_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_3_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_3_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_4 logical_tile_clb_mode_default__fle_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_24_out,
		mux_tree_size60_25_out,
		mux_tree_size60_26_out,
		mux_tree_size60_27_out,
		mux_tree_size60_28_out,
		mux_tree_size60_29_out }),
	.fle_clk(direct_interc_24_out),
	.ccff_head(logical_tile_clb_mode_default__fle_3_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_4_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_4_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_5 logical_tile_clb_mode_default__fle_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_30_out,
		mux_tree_size60_31_out,
		mux_tree_size60_32_out,
		mux_tree_size60_33_out,
		mux_tree_size60_34_out,
		mux_tree_size60_35_out }),
	.fle_clk(direct_interc_25_out),
	.ccff_head(logical_tile_clb_mode_default__fle_4_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_5_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_5_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_6 logical_tile_clb_mode_default__fle_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_36_out,
		mux_tree_size60_37_out,
		mux_tree_size60_38_out,
		mux_tree_size60_39_out,
		mux_tree_size60_40_out,
		mux_tree_size60_41_out }),
	.fle_clk(direct_interc_26_out),
	.ccff_head(logical_tile_clb_mode_default__fle_5_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_6_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_6_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_7 logical_tile_clb_mode_default__fle_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_42_out,
		mux_tree_size60_43_out,
		mux_tree_size60_44_out,
		mux_tree_size60_45_out,
		mux_tree_size60_46_out,
		mux_tree_size60_47_out }),
	.fle_clk(direct_interc_27_out),
	.ccff_head(logical_tile_clb_mode_default__fle_6_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_7_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_7_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_8 logical_tile_clb_mode_default__fle_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_48_out,
		mux_tree_size60_49_out,
		mux_tree_size60_50_out,
		mux_tree_size60_51_out,
		mux_tree_size60_52_out,
		mux_tree_size60_53_out }),
	.fle_clk(direct_interc_28_out),
	.ccff_head(logical_tile_clb_mode_default__fle_7_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_8_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_8_ccff_tail));
   logical_tile_clb_mode_default__fle_SPC_9 logical_tile_clb_mode_default__fle_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_54_out,
		mux_tree_size60_55_out,
		mux_tree_size60_56_out,
		mux_tree_size60_57_out,
		mux_tree_size60_58_out,
		mux_tree_size60_59_out }),
	.fle_clk(direct_interc_29_out),
	.ccff_head(logical_tile_clb_mode_default__fle_8_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_9_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_9_ccff_tail));
   direct_interc_SPC_324 direct_interc_0_ ();
   direct_interc_SPC_325 direct_interc_1_ ();
   direct_interc_SPC_326 direct_interc_2_ ();
   direct_interc_SPC_327 direct_interc_3_ ();
   direct_interc_SPC_328 direct_interc_4_ ();
   direct_interc_SPC_329 direct_interc_5_ ();
   direct_interc_SPC_330 direct_interc_6_ ();
   direct_interc_SPC_331 direct_interc_7_ ();
   direct_interc_SPC_332 direct_interc_8_ ();
   direct_interc_SPC_333 direct_interc_9_ ();
   direct_interc_SPC_334 direct_interc_10_ ();
   direct_interc_SPC_335 direct_interc_11_ ();
   direct_interc_SPC_336 direct_interc_12_ ();
   direct_interc_SPC_337 direct_interc_13_ ();
   direct_interc_SPC_338 direct_interc_14_ ();
   direct_interc_SPC_339 direct_interc_15_ ();
   direct_interc_SPC_340 direct_interc_16_ ();
   direct_interc_SPC_341 direct_interc_17_ ();
   direct_interc_SPC_342 direct_interc_18_ ();
   direct_interc_SPC_343 direct_interc_19_ ();
   direct_interc_SPC_344 direct_interc_20_ (.in(clb_clk),
	.out(direct_interc_20_out));
   direct_interc_SPC_345 direct_interc_21_ (.in(clb_clk),
	.out(direct_interc_21_out));
   direct_interc_SPC_346 direct_interc_22_ (.in(clb_clk),
	.out(direct_interc_22_out));
   direct_interc_SPC_347 direct_interc_23_ (.in(clb_clk),
	.out(direct_interc_23_out));
   direct_interc_SPC_348 direct_interc_24_ (.in(clb_clk),
	.out(direct_interc_24_out));
   direct_interc_SPC_349 direct_interc_25_ (.in(clb_clk),
	.out(direct_interc_25_out));
   direct_interc_SPC_350 direct_interc_26_ (.in(clb_clk),
	.out(direct_interc_26_out));
   direct_interc_SPC_351 direct_interc_27_ (.in(clb_clk),
	.out(direct_interc_27_out));
   direct_interc_SPC_352 direct_interc_28_ (.in(clb_clk),
	.out(direct_interc_28_out));
   direct_interc_SPC_353 direct_interc_29_ (.in(clb_clk),
	.out(direct_interc_29_out));
   mux_tree_size60 mux_fle_0_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_0_sram),
	.sram_inv(mux_tree_size60_0_sram_inv),
	.out(mux_tree_size60_0_out));
   mux_tree_size60_SPC_1 mux_fle_0_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_1_sram),
	.sram_inv(mux_tree_size60_1_sram_inv),
	.out(mux_tree_size60_1_out));
   mux_tree_size60_SPC_2 mux_fle_0_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_2_sram),
	.sram_inv(mux_tree_size60_2_sram_inv),
	.out(mux_tree_size60_2_out));
   mux_tree_size60_SPC_3 mux_fle_0_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_3_sram),
	.sram_inv(mux_tree_size60_3_sram_inv),
	.out(mux_tree_size60_3_out));
   mux_tree_size60_SPC_4 mux_fle_0_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_4_sram),
	.sram_inv(mux_tree_size60_4_sram_inv),
	.out(mux_tree_size60_4_out));
   mux_tree_size60_SPC_5 mux_fle_0_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_5_sram),
	.sram_inv(mux_tree_size60_5_sram_inv),
	.out(mux_tree_size60_5_out));
   mux_tree_size60_SPC_6 mux_fle_1_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_6_sram),
	.sram_inv(mux_tree_size60_6_sram_inv),
	.out(mux_tree_size60_6_out));
   mux_tree_size60_SPC_7 mux_fle_1_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_7_sram),
	.sram_inv(mux_tree_size60_7_sram_inv),
	.out(mux_tree_size60_7_out));
   mux_tree_size60_SPC_8 mux_fle_1_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_8_sram),
	.sram_inv(mux_tree_size60_8_sram_inv),
	.out(mux_tree_size60_8_out));
   mux_tree_size60_SPC_9 mux_fle_1_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_9_sram),
	.sram_inv(mux_tree_size60_9_sram_inv),
	.out(mux_tree_size60_9_out));
   mux_tree_size60_SPC_10 mux_fle_1_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_10_sram),
	.sram_inv(mux_tree_size60_10_sram_inv),
	.out(mux_tree_size60_10_out));
   mux_tree_size60_SPC_11 mux_fle_1_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_11_sram),
	.sram_inv(mux_tree_size60_11_sram_inv),
	.out(mux_tree_size60_11_out));
   mux_tree_size60_SPC_12 mux_fle_2_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		clb_O[4],
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_12_sram),
	.sram_inv(mux_tree_size60_12_sram_inv),
	.out(mux_tree_size60_12_out));
   mux_tree_size60_SPC_13 mux_fle_2_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		clb_O[4],
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_13_sram),
	.sram_inv(mux_tree_size60_13_sram_inv),
	.out(mux_tree_size60_13_out));
   mux_tree_size60_SPC_14 mux_fle_2_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_14_sram),
	.sram_inv(mux_tree_size60_14_sram_inv),
	.out(mux_tree_size60_14_out));
   mux_tree_size60_SPC_15 mux_fle_2_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_15_sram),
	.sram_inv(mux_tree_size60_15_sram_inv),
	.out(mux_tree_size60_15_out));
   mux_tree_size60_SPC_16 mux_fle_2_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_16_sram),
	.sram_inv(mux_tree_size60_16_sram_inv),
	.out(mux_tree_size60_16_out));
   mux_tree_size60_SPC_17 mux_fle_2_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_17_sram),
	.sram_inv(mux_tree_size60_17_sram_inv),
	.out(mux_tree_size60_17_out));
   mux_tree_size60_SPC_18 mux_fle_3_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_18_sram),
	.sram_inv(mux_tree_size60_18_sram_inv),
	.out(mux_tree_size60_18_out));
   mux_tree_size60_SPC_19 mux_fle_3_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_19_sram),
	.sram_inv(mux_tree_size60_19_sram_inv),
	.out(mux_tree_size60_19_out));
   mux_tree_size60_SPC_20 mux_fle_3_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_20_sram),
	.sram_inv(mux_tree_size60_20_sram_inv),
	.out(mux_tree_size60_20_out));
   mux_tree_size60_SPC_21 mux_fle_3_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_21_sram),
	.sram_inv(mux_tree_size60_21_sram_inv),
	.out(mux_tree_size60_21_out));
   mux_tree_size60_SPC_22 mux_fle_3_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_22_sram),
	.sram_inv(mux_tree_size60_22_sram_inv),
	.out(mux_tree_size60_22_out));
   mux_tree_size60_SPC_23 mux_fle_3_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN8_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_23_sram),
	.sram_inv(mux_tree_size60_23_sram_inv),
	.out(mux_tree_size60_23_out));
   mux_tree_size60_SPC_24 mux_fle_4_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		clb_O[4],
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_24_sram),
	.sram_inv(mux_tree_size60_24_sram_inv),
	.out(mux_tree_size60_24_out));
   mux_tree_size60_SPC_25 mux_fle_4_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		clb_O[4],
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_25_sram),
	.sram_inv(mux_tree_size60_25_sram_inv),
	.out(mux_tree_size60_25_out));
   mux_tree_size60_SPC_26 mux_fle_4_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_26_sram),
	.sram_inv(mux_tree_size60_26_sram_inv),
	.out(mux_tree_size60_26_out));
   mux_tree_size60_SPC_27 mux_fle_4_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_27_sram),
	.sram_inv(mux_tree_size60_27_sram_inv),
	.out(mux_tree_size60_27_out));
   mux_tree_size60_SPC_28 mux_fle_4_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_28_sram),
	.sram_inv(mux_tree_size60_28_sram_inv),
	.out(mux_tree_size60_28_out));
   mux_tree_size60_SPC_29 mux_fle_4_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_29_sram),
	.sram_inv(mux_tree_size60_29_sram_inv),
	.out(mux_tree_size60_29_out));
   mux_tree_size60_SPC_30 mux_fle_5_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_30_sram),
	.sram_inv(mux_tree_size60_30_sram_inv),
	.out(mux_tree_size60_30_out));
   mux_tree_size60_SPC_31 mux_fle_5_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_31_sram),
	.sram_inv(mux_tree_size60_31_sram_inv),
	.out(mux_tree_size60_31_out));
   mux_tree_size60_SPC_32 mux_fle_5_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_32_sram),
	.sram_inv(mux_tree_size60_32_sram_inv),
	.out(mux_tree_size60_32_out));
   mux_tree_size60_SPC_33 mux_fle_5_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_33_sram),
	.sram_inv(mux_tree_size60_33_sram_inv),
	.out(mux_tree_size60_33_out));
   mux_tree_size60_SPC_34 mux_fle_5_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		clb_O[18],
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_34_sram),
	.sram_inv(mux_tree_size60_34_sram_inv),
	.out(mux_tree_size60_34_out));
   mux_tree_size60_SPC_35 mux_fle_5_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_35_sram),
	.sram_inv(mux_tree_size60_35_sram_inv),
	.out(mux_tree_size60_35_out));
   mux_tree_size60_SPC_36 mux_fle_6_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_36_sram),
	.sram_inv(mux_tree_size60_36_sram_inv),
	.out(mux_tree_size60_36_out));
   mux_tree_size60_SPC_37 mux_fle_6_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		clb_O[4],
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_37_sram),
	.sram_inv(mux_tree_size60_37_sram_inv),
	.out(mux_tree_size60_37_out));
   mux_tree_size60_SPC_38 mux_fle_6_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_38_sram),
	.sram_inv(mux_tree_size60_38_sram_inv),
	.out(mux_tree_size60_38_out));
   mux_tree_size60_SPC_39 mux_fle_6_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_39_sram),
	.sram_inv(mux_tree_size60_39_sram_inv),
	.out(mux_tree_size60_39_out));
   mux_tree_size60_SPC_40 mux_fle_6_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		logical_tile_clb_mode_default__fle_9_fle_out[1] }),
	.sram(mux_tree_size60_40_sram),
	.sram_inv(mux_tree_size60_40_sram_inv),
	.out(mux_tree_size60_40_out));
   mux_tree_size60_SPC_41 mux_fle_6_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		clb_O[19] }),
	.sram(mux_tree_size60_41_sram),
	.sram_inv(mux_tree_size60_41_sram_inv),
	.out(mux_tree_size60_41_out));
   mux_tree_size60_SPC_42 mux_fle_7_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_42_sram),
	.sram_inv(mux_tree_size60_42_sram_inv),
	.out(mux_tree_size60_42_out));
   mux_tree_size60_SPC_43 mux_fle_7_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		clb_I[17],
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		clb_I[21],
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN19_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN50_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		clb_I[26],
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN21_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN52_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		clb_I[30],
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_43_sram),
	.sram_inv(mux_tree_size60_43_sram_inv),
	.out(mux_tree_size60_43_out));
   mux_tree_size60_SPC_44 mux_fle_7_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN30_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN53_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		clb_I[37],
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_44_sram),
	.sram_inv(mux_tree_size60_44_sram_inv),
	.out(mux_tree_size60_44_out));
   mux_tree_size60_SPC_45 mux_fle_7_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN45_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN35_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		FE_OFN164_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0__0,
		FE_OFN61_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10__0,
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_45_sram),
	.sram_inv(mux_tree_size60_45_sram_inv),
	.out(mux_tree_size60_45_out));
   mux_tree_size60_SPC_46 mux_fle_7_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		clb_O[11],
		clb_O[2],
		clb_O[12],
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_46_sram),
	.sram_inv(mux_tree_size60_46_sram_inv),
	.out(mux_tree_size60_46_out));
   mux_tree_size60_SPC_47 mux_fle_7_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_47_sram),
	.sram_inv(mux_tree_size60_47_sram_inv),
	.out(mux_tree_size60_47_out));
   mux_tree_size60_SPC_48 mux_fle_8_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN8_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_48_sram),
	.sram_inv(mux_tree_size60_48_sram_inv),
	.out(mux_tree_size60_48_out));
   mux_tree_size60_SPC_49 mux_fle_8_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN41_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN13_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		clb_I[15],
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN47_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		clb_I[24],
		clb_I[25],
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		clb_I[28],
		clb_I[29],
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		clb_I[33],
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN39_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		clb_O[4],
		clb_O[14],
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_49_sram),
	.sram_inv(mux_tree_size60_49_sram_inv),
	.out(mux_tree_size60_49_out));
   mux_tree_size60_SPC_50 mux_fle_8_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN5_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN7_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30__0,
		FE_OFN34_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31__0,
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN36_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN57_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		FE_OFN81_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2__0,
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN68_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_50_sram),
	.sram_inv(mux_tree_size60_50_sram_inv),
	.out(mux_tree_size60_50_out));
   mux_tree_size60_SPC_51 mux_fle_8_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		FE_OFN42_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7__0,
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN14_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN29_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN55_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		FE_OFN37_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35__0,
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		FE_OFN38_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39__0,
		clb_O[0],
		clb_O[10],
		clb_O[1],
		clb_O[11],
		clb_O[2],
		clb_O[12],
		clb_O[3],
		clb_O[13],
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		FE_OFN67_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14__0,
		clb_O[5],
		clb_O[15],
		clb_O[6],
		clb_O[16],
		clb_O[7],
		clb_O[17],
		clb_O[8],
		clb_O[18],
		clb_O[9],
		clb_O[19] }),
	.sram(mux_tree_size60_51_sram),
	.sram_inv(mux_tree_size60_51_sram_inv),
	.out(mux_tree_size60_51_out));
   mux_tree_size60_SPC_52 mux_fle_8_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_52_sram),
	.sram_inv(mux_tree_size60_52_sram_inv),
	.out(mux_tree_size60_52_out));
   mux_tree_size60_SPC_53 mux_fle_8_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_53_sram),
	.sram_inv(mux_tree_size60_53_sram_inv),
	.out(mux_tree_size60_53_out));
   mux_tree_size60_SPC_54 mux_fle_9_in_0 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		clb_I[11],
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_54_sram),
	.sram_inv(mux_tree_size60_54_sram_inv),
	.out(mux_tree_size60_54_out));
   mux_tree_size60_SPC_55 mux_fle_9_in_1 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		clb_I[11],
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_55_sram),
	.sram_inv(mux_tree_size60_55_sram_inv),
	.out(mux_tree_size60_55_out));
   mux_tree_size60_SPC_56 mux_fle_9_in_2 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		clb_I[11],
		clb_I[12],
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_56_sram),
	.sram_inv(mux_tree_size60_56_sram_inv),
	.out(mux_tree_size60_56_out));
   mux_tree_size60_SPC_57 mux_fle_9_in_3 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_57_sram),
	.sram_inv(mux_tree_size60_57_sram_inv),
	.out(mux_tree_size60_57_out));
   mux_tree_size60_SPC_58 mux_fle_9_in_4 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_58_sram),
	.sram_inv(mux_tree_size60_58_sram_inv),
	.out(mux_tree_size60_58_out));
   mux_tree_size60_SPC_59 mux_fle_9_in_5 (.in({ FE_OFN12_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0__0,
		FE_OFN46_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1__0,
		FE_OFN6_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2__0,
		FE_OFN40_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3__0,
		FE_OFN24_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4__0,
		FE_OFN58_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5__0,
		FE_OFN11_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6__0,
		clb_I[7],
		FE_OFN25_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8__0,
		FE_OFN59_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9__0,
		FE_OFN0_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10__0,
		FE_OFN27_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11__0,
		FE_OFN15_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0,
		FE_OFN43_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13__0,
		FE_OFN1_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14__0,
		FE_OFN28_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15__0,
		FE_OFN16_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16__0,
		FE_OFN44_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17__0,
		FE_OFN2_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18__0,
		FE_OFN31_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19__0,
		FE_OFN17_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20__0,
		FE_OFN48_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21__0,
		FE_OFN3_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22__0,
		FE_OFN32_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23__0,
		FE_OFN18_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24__0,
		FE_OFN49_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25__0,
		FE_OFN4_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26__0,
		FE_OFN33_cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27__0,
		FE_OFN20_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28__0,
		FE_OFN51_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29__0,
		FE_OFN669_n,
		clb_I[31],
		FE_OFN22_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32__0,
		FE_OFN54_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33__0,
		FE_OFN9_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34__0,
		clb_I[35],
		FE_OFN23_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36__0,
		FE_OFN56_cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37__0,
		FE_OFN10_cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38__0,
		clb_I[39],
		clb_O[0],
		clb_O[10],
		FE_OFN144_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1__0,
		FE_OFN1_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0,
		clb_O[2],
		FE_OFN170_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12__0,
		FE_OFN116_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3__0,
		FE_OFN130_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13__0,
		FE_OFN183_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4__0,
		clb_O[14],
		FE_OFN151_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5__0,
		FE_OFN102_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15__0,
		FE_OFN88_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6__0,
		FE_OFN177_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16__0,
		FE_OFN123_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0,
		FE_OFN137_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17__0,
		FE_OFN190_grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8__0,
		FE_OFN75_grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18__0,
		FE_OFN157_grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9__0,
		FE_OFN108_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19__0 }),
	.sram(mux_tree_size60_59_sram),
	.sram_inv(mux_tree_size60_59_sram_inv),
	.out(mux_tree_size60_59_out));
   mux_tree_size60_mem mem_fle_0_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_9_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_0_ccff_tail),
	.mem_out(mux_tree_size60_0_sram),
	.mem_outb(mux_tree_size60_0_sram_inv));
   mux_tree_size60_mem_SPC_1 mem_fle_0_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_0_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_1_ccff_tail),
	.mem_out(mux_tree_size60_1_sram),
	.mem_outb(mux_tree_size60_1_sram_inv));
   mux_tree_size60_mem_SPC_2 mem_fle_0_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_1_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_2_ccff_tail),
	.mem_out(mux_tree_size60_2_sram),
	.mem_outb(mux_tree_size60_2_sram_inv));
   mux_tree_size60_mem_SPC_3 mem_fle_0_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_2_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_3_ccff_tail),
	.mem_out(mux_tree_size60_3_sram),
	.mem_outb(mux_tree_size60_3_sram_inv));
   mux_tree_size60_mem_SPC_4 mem_fle_0_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_3_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_4_ccff_tail),
	.mem_out(mux_tree_size60_4_sram),
	.mem_outb(mux_tree_size60_4_sram_inv));
   mux_tree_size60_mem_SPC_5 mem_fle_0_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_4_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_5_ccff_tail),
	.mem_out(mux_tree_size60_5_sram),
	.mem_outb(mux_tree_size60_5_sram_inv));
   mux_tree_size60_mem_SPC_6 mem_fle_1_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_5_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_6_ccff_tail),
	.mem_out(mux_tree_size60_6_sram),
	.mem_outb(mux_tree_size60_6_sram_inv));
   mux_tree_size60_mem_SPC_7 mem_fle_1_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_6_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_7_ccff_tail),
	.mem_out(mux_tree_size60_7_sram),
	.mem_outb(mux_tree_size60_7_sram_inv));
   mux_tree_size60_mem_SPC_8 mem_fle_1_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_7_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_8_ccff_tail),
	.mem_out(mux_tree_size60_8_sram),
	.mem_outb(mux_tree_size60_8_sram_inv));
   mux_tree_size60_mem_SPC_9 mem_fle_1_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_8_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_9_ccff_tail),
	.mem_out(mux_tree_size60_9_sram),
	.mem_outb(mux_tree_size60_9_sram_inv));
   mux_tree_size60_mem_SPC_10 mem_fle_1_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_9_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_10_ccff_tail),
	.mem_out(mux_tree_size60_10_sram),
	.mem_outb(mux_tree_size60_10_sram_inv));
   mux_tree_size60_mem_SPC_11 mem_fle_1_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_10_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_11_ccff_tail),
	.mem_out(mux_tree_size60_11_sram),
	.mem_outb(mux_tree_size60_11_sram_inv));
   mux_tree_size60_mem_SPC_12 mem_fle_2_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_11_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_12_ccff_tail),
	.mem_out(mux_tree_size60_12_sram),
	.mem_outb(mux_tree_size60_12_sram_inv));
   mux_tree_size60_mem_SPC_13 mem_fle_2_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_12_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_13_ccff_tail),
	.mem_out(mux_tree_size60_13_sram),
	.mem_outb(mux_tree_size60_13_sram_inv));
   mux_tree_size60_mem_SPC_14 mem_fle_2_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_13_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_14_ccff_tail),
	.mem_out(mux_tree_size60_14_sram),
	.mem_outb(mux_tree_size60_14_sram_inv));
   mux_tree_size60_mem_SPC_15 mem_fle_2_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_14_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_15_ccff_tail),
	.mem_out(mux_tree_size60_15_sram),
	.mem_outb(mux_tree_size60_15_sram_inv));
   mux_tree_size60_mem_SPC_16 mem_fle_2_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_15_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_16_ccff_tail),
	.mem_out(mux_tree_size60_16_sram),
	.mem_outb(mux_tree_size60_16_sram_inv));
   mux_tree_size60_mem_SPC_17 mem_fle_2_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_16_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_17_ccff_tail),
	.mem_out(mux_tree_size60_17_sram),
	.mem_outb(mux_tree_size60_17_sram_inv));
   mux_tree_size60_mem_SPC_18 mem_fle_3_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_17_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_18_ccff_tail),
	.mem_out(mux_tree_size60_18_sram),
	.mem_outb(mux_tree_size60_18_sram_inv));
   mux_tree_size60_mem_SPC_19 mem_fle_3_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_18_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_19_ccff_tail),
	.mem_out(mux_tree_size60_19_sram),
	.mem_outb(mux_tree_size60_19_sram_inv));
   mux_tree_size60_mem_SPC_20 mem_fle_3_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_19_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_20_ccff_tail),
	.mem_out(mux_tree_size60_20_sram),
	.mem_outb(mux_tree_size60_20_sram_inv));
   mux_tree_size60_mem_SPC_21 mem_fle_3_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_20_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_21_ccff_tail),
	.mem_out(mux_tree_size60_21_sram),
	.mem_outb(mux_tree_size60_21_sram_inv));
   mux_tree_size60_mem_SPC_22 mem_fle_3_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_21_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_22_ccff_tail),
	.mem_out(mux_tree_size60_22_sram),
	.mem_outb(mux_tree_size60_22_sram_inv));
   mux_tree_size60_mem_SPC_23 mem_fle_3_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_22_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_23_ccff_tail),
	.mem_out(mux_tree_size60_23_sram),
	.mem_outb(mux_tree_size60_23_sram_inv));
   mux_tree_size60_mem_SPC_24 mem_fle_4_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_23_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_24_ccff_tail),
	.mem_out(mux_tree_size60_24_sram),
	.mem_outb(mux_tree_size60_24_sram_inv));
   mux_tree_size60_mem_SPC_25 mem_fle_4_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_24_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_25_ccff_tail),
	.mem_out(mux_tree_size60_25_sram),
	.mem_outb(mux_tree_size60_25_sram_inv));
   mux_tree_size60_mem_SPC_26 mem_fle_4_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_25_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_26_ccff_tail),
	.mem_out(mux_tree_size60_26_sram),
	.mem_outb(mux_tree_size60_26_sram_inv));
   mux_tree_size60_mem_SPC_27 mem_fle_4_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_26_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_27_ccff_tail),
	.mem_out(mux_tree_size60_27_sram),
	.mem_outb(mux_tree_size60_27_sram_inv));
   mux_tree_size60_mem_SPC_28 mem_fle_4_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_27_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_28_ccff_tail),
	.mem_out(mux_tree_size60_28_sram),
	.mem_outb(mux_tree_size60_28_sram_inv));
   mux_tree_size60_mem_SPC_29 mem_fle_4_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_28_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_29_ccff_tail),
	.mem_out(mux_tree_size60_29_sram),
	.mem_outb(mux_tree_size60_29_sram_inv));
   mux_tree_size60_mem_SPC_30 mem_fle_5_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_29_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_30_ccff_tail),
	.mem_out(mux_tree_size60_30_sram),
	.mem_outb(mux_tree_size60_30_sram_inv));
   mux_tree_size60_mem_SPC_31 mem_fle_5_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_30_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_31_ccff_tail),
	.mem_out(mux_tree_size60_31_sram),
	.mem_outb(mux_tree_size60_31_sram_inv));
   mux_tree_size60_mem_SPC_32 mem_fle_5_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_31_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_32_ccff_tail),
	.mem_out(mux_tree_size60_32_sram),
	.mem_outb(mux_tree_size60_32_sram_inv));
   mux_tree_size60_mem_SPC_33 mem_fle_5_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_32_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_33_ccff_tail),
	.mem_out(mux_tree_size60_33_sram),
	.mem_outb(mux_tree_size60_33_sram_inv));
   mux_tree_size60_mem_SPC_34 mem_fle_5_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_33_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_34_ccff_tail),
	.mem_out(mux_tree_size60_34_sram),
	.mem_outb(mux_tree_size60_34_sram_inv));
   mux_tree_size60_mem_SPC_35 mem_fle_5_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_34_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_35_ccff_tail),
	.mem_out({ mux_tree_size60_35_sram[0],
		mux_tree_size60_35_sram[1],
		mux_tree_size60_35_sram[2],
		mux_tree_size60_35_sram[3],
		mux_tree_size60_35_sram[4],
		FE_UNCONNECTEDZ_0 }),
	.mem_outb(mux_tree_size60_35_sram_inv));
   mux_tree_size60_mem_SPC_36 mem_fle_6_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_35_sram[5]),
	.ccff_tail(mux_tree_size60_mem_36_ccff_tail),
	.mem_out(mux_tree_size60_36_sram),
	.mem_outb(mux_tree_size60_36_sram_inv));
   mux_tree_size60_mem_SPC_37 mem_fle_6_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_36_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_37_ccff_tail),
	.mem_out(mux_tree_size60_37_sram),
	.mem_outb(mux_tree_size60_37_sram_inv));
   mux_tree_size60_mem_SPC_38 mem_fle_6_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_37_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_38_ccff_tail),
	.mem_out(mux_tree_size60_38_sram),
	.mem_outb(mux_tree_size60_38_sram_inv));
   mux_tree_size60_mem_SPC_39 mem_fle_6_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_38_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_39_ccff_tail),
	.mem_out(mux_tree_size60_39_sram),
	.mem_outb(mux_tree_size60_39_sram_inv));
   mux_tree_size60_mem_SPC_40 mem_fle_6_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_39_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_40_ccff_tail),
	.mem_out(mux_tree_size60_40_sram),
	.mem_outb(mux_tree_size60_40_sram_inv));
   mux_tree_size60_mem_SPC_41 mem_fle_6_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_40_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_41_ccff_tail),
	.mem_out(mux_tree_size60_41_sram),
	.mem_outb(mux_tree_size60_41_sram_inv));
   mux_tree_size60_mem_SPC_42 mem_fle_7_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_41_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_42_ccff_tail),
	.mem_out(mux_tree_size60_42_sram),
	.mem_outb(mux_tree_size60_42_sram_inv));
   mux_tree_size60_mem_SPC_43 mem_fle_7_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_42_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_43_ccff_tail),
	.mem_out(mux_tree_size60_43_sram),
	.mem_outb(mux_tree_size60_43_sram_inv));
   mux_tree_size60_mem_SPC_44 mem_fle_7_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_43_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_44_ccff_tail),
	.mem_out(mux_tree_size60_44_sram),
	.mem_outb(mux_tree_size60_44_sram_inv));
   mux_tree_size60_mem_SPC_45 mem_fle_7_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_44_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_45_ccff_tail),
	.mem_out(mux_tree_size60_45_sram),
	.mem_outb(mux_tree_size60_45_sram_inv));
   mux_tree_size60_mem_SPC_46 mem_fle_7_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_45_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_46_ccff_tail),
	.mem_out(mux_tree_size60_46_sram),
	.mem_outb(mux_tree_size60_46_sram_inv));
   mux_tree_size60_mem_SPC_47 mem_fle_7_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_46_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_47_ccff_tail),
	.mem_out(mux_tree_size60_47_sram),
	.mem_outb(mux_tree_size60_47_sram_inv));
   mux_tree_size60_mem_SPC_48 mem_fle_8_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_47_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_48_ccff_tail),
	.mem_out(mux_tree_size60_48_sram),
	.mem_outb(mux_tree_size60_48_sram_inv));
   mux_tree_size60_mem_SPC_49 mem_fle_8_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_48_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_49_ccff_tail),
	.mem_out(mux_tree_size60_49_sram),
	.mem_outb(mux_tree_size60_49_sram_inv));
   mux_tree_size60_mem_SPC_50 mem_fle_8_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_49_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_50_ccff_tail),
	.mem_out(mux_tree_size60_50_sram),
	.mem_outb(mux_tree_size60_50_sram_inv));
   mux_tree_size60_mem_SPC_51 mem_fle_8_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_50_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_51_ccff_tail),
	.mem_out(mux_tree_size60_51_sram),
	.mem_outb(mux_tree_size60_51_sram_inv));
   mux_tree_size60_mem_SPC_52 mem_fle_8_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_51_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_52_ccff_tail),
	.mem_out(mux_tree_size60_52_sram),
	.mem_outb(mux_tree_size60_52_sram_inv));
   mux_tree_size60_mem_SPC_53 mem_fle_8_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_52_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_53_ccff_tail),
	.mem_out(mux_tree_size60_53_sram),
	.mem_outb(mux_tree_size60_53_sram_inv));
   mux_tree_size60_mem_SPC_54 mem_fle_9_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_53_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_54_ccff_tail),
	.mem_out(mux_tree_size60_54_sram),
	.mem_outb(mux_tree_size60_54_sram_inv));
   mux_tree_size60_mem_SPC_55 mem_fle_9_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_54_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_55_ccff_tail),
	.mem_out(mux_tree_size60_55_sram),
	.mem_outb(mux_tree_size60_55_sram_inv));
   mux_tree_size60_mem_SPC_56 mem_fle_9_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_55_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_56_ccff_tail),
	.mem_out(mux_tree_size60_56_sram),
	.mem_outb(mux_tree_size60_56_sram_inv));
   mux_tree_size60_mem_SPC_57 mem_fle_9_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_56_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_57_ccff_tail),
	.mem_out(mux_tree_size60_57_sram),
	.mem_outb(mux_tree_size60_57_sram_inv));
   mux_tree_size60_mem_SPC_58 mem_fle_9_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_57_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_58_ccff_tail),
	.mem_out(mux_tree_size60_58_sram),
	.mem_outb(mux_tree_size60_58_sram_inv));
   mux_tree_size60_mem_SPC_59 mem_fle_9_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_58_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size60_59_sram),
	.mem_outb(mux_tree_size60_59_sram_inv));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: fabric -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: fle
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: fle -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle -----
module logical_tile_clb_mode_default__fle (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_81 direct_interc_0_ ();
   direct_interc_SPC_82 direct_interc_1_ ();
   direct_interc_SPC_83 direct_interc_2_ ();
   direct_interc_SPC_84 direct_interc_3_ ();
   direct_interc_SPC_85 direct_interc_4_ ();
   direct_interc_SPC_86 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_87 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_88 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_89 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_1 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_1 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_107 direct_interc_0_ ();
   direct_interc_SPC_108 direct_interc_1_ ();
   direct_interc_SPC_109 direct_interc_2_ ();
   direct_interc_SPC_110 direct_interc_3_ ();
   direct_interc_SPC_111 direct_interc_4_ ();
   direct_interc_SPC_112 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_113 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_114 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_115 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_2 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_2 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_133 direct_interc_0_ ();
   direct_interc_SPC_134 direct_interc_1_ ();
   direct_interc_SPC_135 direct_interc_2_ ();
   direct_interc_SPC_136 direct_interc_3_ ();
   direct_interc_SPC_137 direct_interc_4_ ();
   direct_interc_SPC_138 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_139 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_140 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_141 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_3 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_3 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		fle_in[4],
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_159 direct_interc_0_ ();
   direct_interc_SPC_160 direct_interc_1_ ();
   direct_interc_SPC_161 direct_interc_2_ ();
   direct_interc_SPC_162 direct_interc_3_ ();
   direct_interc_SPC_163 direct_interc_4_ ();
   direct_interc_SPC_164 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_165 direct_interc_6_ ();
   direct_interc_SPC_166 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_167 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_4 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_4 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		fle_in[3],
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_185 direct_interc_0_ ();
   direct_interc_SPC_186 direct_interc_1_ ();
   direct_interc_SPC_187 direct_interc_2_ ();
   direct_interc_SPC_188 direct_interc_3_ ();
   direct_interc_SPC_189 direct_interc_4_ ();
   direct_interc_SPC_190 direct_interc_5_ ();
   direct_interc_SPC_191 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_192 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_193 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_5 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_5 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_211 direct_interc_0_ ();
   direct_interc_SPC_212 direct_interc_1_ ();
   direct_interc_SPC_213 direct_interc_2_ ();
   direct_interc_SPC_214 direct_interc_3_ ();
   direct_interc_SPC_215 direct_interc_4_ ();
   direct_interc_SPC_216 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_217 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_218 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_219 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_6 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_6 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		fle_in[3],
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_237 direct_interc_0_ ();
   direct_interc_SPC_238 direct_interc_1_ ();
   direct_interc_SPC_239 direct_interc_2_ ();
   direct_interc_SPC_240 direct_interc_3_ ();
   direct_interc_SPC_241 direct_interc_4_ ();
   direct_interc_SPC_242 direct_interc_5_ ();
   direct_interc_SPC_243 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_244 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_245 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_7 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_7 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_263 direct_interc_0_ ();
   direct_interc_SPC_264 direct_interc_1_ ();
   direct_interc_SPC_265 direct_interc_2_ ();
   direct_interc_SPC_266 direct_interc_3_ ();
   direct_interc_SPC_267 direct_interc_4_ ();
   direct_interc_SPC_268 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_269 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_270 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_271 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_8 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_8 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_289 direct_interc_0_ ();
   direct_interc_SPC_290 direct_interc_1_ ();
   direct_interc_SPC_291 direct_interc_2_ ();
   direct_interc_SPC_292 direct_interc_3_ ();
   direct_interc_SPC_293 direct_interc_4_ ();
   direct_interc_SPC_294 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_295 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_296 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_297 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

module logical_tile_clb_mode_default__fle_SPC_9 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_9 logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ fle_in[0],
		fle_in[1],
		fle_in[2],
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(fle_out),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_315 direct_interc_0_ ();
   direct_interc_SPC_316 direct_interc_1_ ();
   direct_interc_SPC_317 direct_interc_2_ ();
   direct_interc_SPC_318 direct_interc_3_ ();
   direct_interc_SPC_319 direct_interc_4_ ();
   direct_interc_SPC_320 direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc_SPC_321 direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc_SPC_322 direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc_SPC_323 direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: fabric
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: fabric -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   BUFX2 FE_OFC281_direct_interc_8_out_0 (.Y(direct_interc_8_out[0]),
	.A(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_1 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_1 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_2 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		direct_interc_8_out }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_1 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_2 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_71 direct_interc_0_ ();
   direct_interc_SPC_72 direct_interc_1_ ();
   direct_interc_SPC_73 direct_interc_2_ ();
   direct_interc_SPC_74 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_75 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_76 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_77 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_78 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_79 direct_interc_8_ ();
   direct_interc_SPC_80 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_1 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_1 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_2 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_3 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_4 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_5 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_4 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_5 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_97 direct_interc_0_ ();
   direct_interc_SPC_98 direct_interc_1_ ();
   direct_interc_SPC_99 direct_interc_2_ ();
   direct_interc_SPC_100 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_101 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_102 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_103 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_104 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_105 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_106 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_2 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_2 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_4 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_5 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_7 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_8 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_7 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_8 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_123 direct_interc_0_ ();
   direct_interc_SPC_124 direct_interc_1_ ();
   direct_interc_SPC_125 direct_interc_2_ ();
   direct_interc_SPC_126 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_127 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_128 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_129 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_130 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_131 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_132 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_3 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_3 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		fabric_in[4],
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_6 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_7 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_10 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_11 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_10 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_11 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_149 direct_interc_0_ ();
   direct_interc_SPC_150 direct_interc_1_ ();
   direct_interc_SPC_151 direct_interc_2_ ();
   direct_interc_SPC_152 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_153 direct_interc_4_ ();
   direct_interc_SPC_154 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_155 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_156 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_157 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_158 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_4 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_4 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		fabric_in[3],
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_8 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_9 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_13 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_14 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_13 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_14 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_175 direct_interc_0_ ();
   direct_interc_SPC_176 direct_interc_1_ ();
   direct_interc_SPC_177 direct_interc_2_ ();
   direct_interc_SPC_178 direct_interc_3_ ();
   direct_interc_SPC_179 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_180 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_181 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_182 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_183 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_184 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_5 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_5 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_10 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_11 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_16 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_17 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_16 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_17 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_201 direct_interc_0_ ();
   direct_interc_SPC_202 direct_interc_1_ ();
   direct_interc_SPC_203 direct_interc_2_ ();
   direct_interc_SPC_204 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_205 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_206 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_207 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_208 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_209 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_210 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_6 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_6 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		fabric_in[3],
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_12 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_13 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_19 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_20 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_19 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_20 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_227 direct_interc_0_ ();
   direct_interc_SPC_228 direct_interc_1_ ();
   direct_interc_SPC_229 direct_interc_2_ ();
   direct_interc_SPC_230 direct_interc_3_ ();
   direct_interc_SPC_231 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_232 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_233 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_234 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_235 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_236 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_7 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_7 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_14 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_15 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_22 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_23 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_22 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_23 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_253 direct_interc_0_ ();
   direct_interc_SPC_254 direct_interc_1_ ();
   direct_interc_SPC_255 direct_interc_2_ ();
   direct_interc_SPC_256 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_257 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_258 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_259 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_260 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_261 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_262 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_8 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_8 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_16 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_17 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_25 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_26 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_25 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_26 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_279 direct_interc_0_ ();
   direct_interc_SPC_280 direct_interc_1_ ();
   direct_interc_SPC_281 direct_interc_2_ ();
   direct_interc_SPC_282 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_283 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_284 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_285 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_286 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_287 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_288 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_SPC_9 (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_OFN675_logical_tile_clb_mode_default__fle_9_ccff_tail_0;
   wire FE_RN_1;
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   BUFX2 FE_OFC390_logical_tile_clb_mode_default__fle_9_ccff_tail_0 (.Y(ccff_tail[0]),
	.A(FE_OFN675_logical_tile_clb_mode_default__fle_9_ccff_tail_0));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_9 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ fabric_in[0],
		fabric_in[1],
		fabric_in[2],
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_18 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_SPC_19 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2_SPC_28 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2_SPC_29 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram({ mux_tree_size2_1_sram[0],
		ccff_tail }),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem_SPC_28 mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem_SPC_29 mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(FE_RN_1),
	.mem_out({ mux_tree_size2_1_sram[0],
		FE_OFN675_logical_tile_clb_mode_default__fle_9_ccff_tail_0 }),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc_SPC_305 direct_interc_0_ ();
   direct_interc_SPC_306 direct_interc_1_ ();
   direct_interc_SPC_307 direct_interc_2_ ();
   direct_interc_SPC_308 direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc_SPC_309 direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc_SPC_310 direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc_SPC_311 direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc_SPC_312 direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc_SPC_313 direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc_SPC_314 direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: frac_logic
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: frac_logic -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
		frac_logic_out[1] }),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_64 direct_interc_0_ ();
   direct_interc_SPC_65 direct_interc_1_ ();
   direct_interc_SPC_66 direct_interc_2_ ();
   direct_interc_SPC_67 direct_interc_3_ ();
   direct_interc_SPC_68 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_69 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_70 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_1 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_1 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_3 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_3 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_90 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_91 direct_interc_1_ ();
   direct_interc_SPC_92 direct_interc_2_ ();
   direct_interc_SPC_93 direct_interc_3_ ();
   direct_interc_SPC_94 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_95 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_96 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_2 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_2 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_6 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_6 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_116 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_117 direct_interc_1_ ();
   direct_interc_SPC_118 direct_interc_2_ ();
   direct_interc_SPC_119 direct_interc_3_ ();
   direct_interc_SPC_120 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_121 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_122 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_3 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_3 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		frac_logic_in[4],
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_9 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_9 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_142 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_143 direct_interc_1_ ();
   direct_interc_SPC_144 direct_interc_2_ ();
   direct_interc_SPC_145 direct_interc_3_ ();
   direct_interc_SPC_146 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_147 direct_interc_5_ ();
   direct_interc_SPC_148 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_4 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_4 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		frac_logic_in[3],
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_12 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_12 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_168 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_169 direct_interc_1_ ();
   direct_interc_SPC_170 direct_interc_2_ ();
   direct_interc_SPC_171 direct_interc_3_ ();
   direct_interc_SPC_172 direct_interc_4_ ();
   direct_interc_SPC_173 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_174 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_5 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_5 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_15 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_15 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_194 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_195 direct_interc_1_ ();
   direct_interc_SPC_196 direct_interc_2_ ();
   direct_interc_SPC_197 direct_interc_3_ ();
   direct_interc_SPC_198 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_199 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_200 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_6 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_6 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		frac_logic_in[3],
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_18 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_18 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_220 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_221 direct_interc_1_ ();
   direct_interc_SPC_222 direct_interc_2_ ();
   direct_interc_SPC_223 direct_interc_3_ ();
   direct_interc_SPC_224 direct_interc_4_ ();
   direct_interc_SPC_225 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_226 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_7 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_7 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_21 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_21 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_246 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_247 direct_interc_1_ ();
   direct_interc_SPC_248 direct_interc_2_ ();
   direct_interc_SPC_249 direct_interc_3_ ();
   direct_interc_SPC_250 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_251 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_252 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_8 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_8 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_24 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_24 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_272 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_273 direct_interc_1_ ();
   direct_interc_SPC_274 direct_interc_2_ ();
   direct_interc_SPC_275 direct_interc_3_ ();
   direct_interc_SPC_276 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_277 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_278 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_SPC_9 (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_SPC_9 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ frac_logic_in[0],
		frac_logic_in[1],
		frac_logic_in[2],
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2_SPC_27 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem_SPC_27 mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc_SPC_298 direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc_SPC_299 direct_interc_1_ ();
   direct_interc_SPC_300 direct_interc_2_ ();
   direct_interc_SPC_301 direct_interc_3_ ();
   direct_interc_SPC_302 direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc_SPC_303 direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc_SPC_304 direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

// ----- END Verilog module for logical_tile_io_mode_physical__iopad -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: io
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: io -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_io_mode_io_ -----
module logical_tile_io_mode_io_ (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_1 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_1 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_1 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_2 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_3 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_2 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_2 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_4 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_5 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_3 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_3 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_6 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_7 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_4 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_4 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_8 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_9 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_5 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_5 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_10 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_11 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_6 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_6 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_12 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_13 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_7 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_7 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_14 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_15 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_8 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_8 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_16 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_17 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_9 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_9 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_18 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_19 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_10 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_10 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_20 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_21 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_11 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_11 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_22 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_23 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_12 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_12 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_24 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_25 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_13 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_13 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_26 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_27 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_14 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_14 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_28 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_29 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_15 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_15 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_30 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_31 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_16 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_16 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_32 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_33 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_17 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_17 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_34 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_35 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_18 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_18 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_36 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_37 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_19 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_19 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_38 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_39 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_20 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_20 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_40 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_41 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_21 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_21 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_42 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_43 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_22 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_22 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_44 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_45 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_23 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_23 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_46 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_47 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_24 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_24 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_48 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_49 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_25 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_25 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_50 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_51 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_26 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_26 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_52 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_53 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_27 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_27 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_54 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_55 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_28 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_28 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_56 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_57 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_29 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_29 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_58 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_59 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_30 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_30 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_60 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_61 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

module logical_tile_io_mode_io__SPC_31 (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad_SPC_31 logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc_SPC_62 direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc_SPC_63 direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

// ----- END Verilog module for frac_lut6 -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Wires
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
// ----- BEGIN Verilog modules for regular wires -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for direct_interc -----
module direct_interc (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_1 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_2 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_3 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_4 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_5 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_6 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_7 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_8 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_9 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_10 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_11 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_12 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_13 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_14 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_15 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_16 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_17 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_18 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_19 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_20 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_21 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_22 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_23 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_24 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_25 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_26 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_27 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_28 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_29 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_30 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_31 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_32 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_33 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_34 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_35 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_36 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_37 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_38 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_39 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_40 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_41 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_42 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_43 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_44 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_45 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_46 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_47 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_48 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_49 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_50 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_51 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_52 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_53 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_54 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_55 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_56 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_57 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_58 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_59 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_60 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_61 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_62 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_63 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_64 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_65 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_66 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_67 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_68 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_69 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_70 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_71 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_72 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_73 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_74 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_75 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_76 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_77 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_78 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_79 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_80 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_81 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_82 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_83 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_84 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_85 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_86 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_87 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_88 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_89 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_90 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_91 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_92 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_93 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_94 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_95 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_96 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_97 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_98 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_99 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_100 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_101 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_102 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_103 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_104 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_105 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_106 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_107 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_108 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_109 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_110 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_111 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_112 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_113 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_114 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_115 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_116 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_117 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_118 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_119 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_120 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_121 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_122 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_123 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_124 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_125 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_126 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_127 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_128 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_129 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_130 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_131 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_132 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_133 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_134 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_135 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_136 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_137 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_138 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_139 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_140 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_141 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_142 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_143 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_144 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_145 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_146 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_147 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_148 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_149 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_150 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_151 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_152 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_153 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_154 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_155 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_156 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_157 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_158 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_159 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_160 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_161 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_162 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_163 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_164 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_165 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_166 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_167 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_168 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_169 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_170 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_171 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_172 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_173 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_174 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_175 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_176 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_177 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_178 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_179 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_180 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_181 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_182 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_183 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_184 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_185 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_186 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_187 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_188 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_189 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_190 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_191 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_192 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_193 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_194 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_195 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_196 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_197 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_198 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_199 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_200 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_201 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_202 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_203 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_204 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_205 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_206 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_207 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_208 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_209 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_210 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_211 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_212 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_213 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_214 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_215 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_216 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_217 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_218 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_219 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_220 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_221 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_222 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_223 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_224 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_225 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_226 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_227 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_228 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_229 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_230 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_231 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_232 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_233 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_234 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_235 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_236 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_237 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_238 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_239 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_240 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_241 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_242 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_243 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_244 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_245 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_246 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_247 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_248 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_249 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_250 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_251 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_252 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_253 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_254 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_255 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_256 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_257 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_258 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_259 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_260 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_261 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_262 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_263 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_264 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_265 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_266 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_267 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_268 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_269 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_270 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_271 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_272 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_273 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_274 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_275 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_276 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_277 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_278 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_279 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_280 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_281 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_282 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_283 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_284 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_285 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_286 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_287 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_288 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_289 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_290 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_291 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_292 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_293 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_294 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_295 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_296 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_297 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_298 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_299 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_300 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_301 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_302 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_303 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_304 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_305 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_306 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_307 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_308 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_309 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_310 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_311 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_312 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_313 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_314 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_315 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_316 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_317 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_318 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_319 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_320 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_321 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_322 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_323 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_324 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_325 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_326 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_327 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_328 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_329 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_330 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_331 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_332 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_333 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_334 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_335 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_336 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_337 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_338 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_339 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_340 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_341 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_342 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_343 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;
endmodule

module direct_interc_SPC_344 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_345 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_346 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_347 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_348 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_349 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_350 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_351 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_352 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

module direct_interc_SPC_353 (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

// ----- END Verilog module for const0 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for const1 -----
module const1 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_1 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_2 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_3 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_4 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_5 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_6 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_7 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_8 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_9 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_10 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_11 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_12 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_13 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_14 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_15 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_16 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_17 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_18 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_19 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_20 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_21 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_22 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_23 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_24 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_25 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_26 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_27 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_28 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_29 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_30 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_31 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_32 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_33 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_34 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_35 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_36 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_37 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_38 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_39 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_40 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_41 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_42 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_43 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_44 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_45 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_46 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_47 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_48 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_49 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_50 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_51 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_52 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_53 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_54 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_55 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_56 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_57 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_58 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_59 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_60 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_61 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_62 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_63 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_64 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_65 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_66 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_67 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_68 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_69 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_70 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_71 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_72 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_73 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_74 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_75 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_76 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_77 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_78 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_79 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_80 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_81 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_82 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_83 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_84 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_85 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_86 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_87 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_88 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_89 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_90 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_91 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_92 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_93 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_94 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_95 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_96 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_97 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_98 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_99 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_100 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_101 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_102 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_103 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_104 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_105 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_106 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_107 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_108 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_109 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_110 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_111 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_112 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_113 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_114 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_115 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_116 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_117 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_118 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_119 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_120 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_121 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_122 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_123 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_124 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_125 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_126 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_127 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_128 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_129 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_130 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_131 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_132 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_133 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_134 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_135 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_136 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_137 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_138 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_139 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_140 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_141 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_142 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_143 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_144 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_145 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_146 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_147 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_148 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_149 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_150 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_151 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_152 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_153 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_154 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_155 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_156 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_157 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_158 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_159 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_160 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_161 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_162 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_163 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_164 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_165 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_166 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_167 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_168 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_169 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_170 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_171 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_172 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_173 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_174 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_175 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_176 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_177 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_178 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_179 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_180 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_181 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_182 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_183 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_184 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_185 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_186 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_187 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_188 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_189 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_190 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_191 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_192 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_193 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_194 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_195 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_196 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_197 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_198 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_199 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_200 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_201 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_202 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_203 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_204 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_205 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_206 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_207 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_208 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_209 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_210 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_211 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_212 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_213 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_214 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_215 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_216 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_217 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_218 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_219 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_220 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_221 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_222 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_223 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_224 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_225 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_226 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_227 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_228 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_229 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_230 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_231 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_232 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_233 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_234 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_235 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_236 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_237 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_238 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_239 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_240 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module const1_SPC_241 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size4_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size2_mem -----
module mux_tree_tapbuf_size2_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_10 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_11 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_12 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_13 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_14 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_15 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_16 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_17 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_18 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_19 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_20 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_21 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_22 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_23 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_24 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_25 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_26 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_27 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_28 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_29 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_30 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_31 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_32 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_33 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_34 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_35 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_36 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_37 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_38 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_39 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_40 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_41 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_42 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_43 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_44 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_45 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_46 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_47 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_48 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_49 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_50 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_51 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_52 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_53 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_54 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_55 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_56 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_57 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_58 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_59 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_60 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_61 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_62 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_63 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_64 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_65 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_66 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_67 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_68 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_69 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_70 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_71 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_72 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_73 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_74 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size2_mem_SPC_75 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size4 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size2 -----
module mux_tree_tapbuf_size2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_96 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_97 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_98 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_99 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_100 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_101 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_102 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_103 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_104 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_105 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_10 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_106 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_11 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_107 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_12 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_108 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_13 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_109 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_14 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_116 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_15 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_117 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_16 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_118 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_17 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_119 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_18 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_120 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_19 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_121 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_20 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_122 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_21 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_123 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_22 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_124 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_23 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_125 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_24 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_126 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_25 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_127 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_26 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_128 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_27 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_129 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_28 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_136 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_29 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_137 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_30 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_138 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_31 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_139 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_32 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_140 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_33 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_141 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_34 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_142 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_35 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_143 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_36 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_144 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_37 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_145 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_38 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_146 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_39 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_147 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_40 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_148 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_41 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_149 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_42 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_156 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_43 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_157 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_44 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_158 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_45 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_159 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_46 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_160 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_47 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_161 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_48 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_162 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_49 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_163 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_50 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_164 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_51 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_165 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_52 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_166 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_53 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_167 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_54 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_168 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_55 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_169 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_56 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_183 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_57 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_184 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_58 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_185 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_59 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_186 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_60 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_187 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_61 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_201 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_62 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_202 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_63 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_203 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_64 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_204 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_65 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_205 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_66 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_219 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_67 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_220 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_68 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_221 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_69 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_222 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_70 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_223 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_71 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_237 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_72 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_238 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_73 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_239 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_74 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_240 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size2_SPC_75 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   const1_SPC_241 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size2_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size3_mem -----
module mux_tree_tapbuf_size3_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   // Internal wires
   wire FE_OFN461_mux_tree_tapbuf_size3_0_sram_0;
   wire FE_OFN460_mux_tree_tapbuf_size3_0_sram_0;

   assign ccff_tail[0] = mem_out[1] ;

   CLKINVX2 FE_OFC284_mux_tree_tapbuf_size3_0_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN461_mux_tree_tapbuf_size3_0_sram_0));
   CLKINVX1 FE_OFC283_mux_tree_tapbuf_size3_0_sram_0 (.Y(FE_OFN461_mux_tree_tapbuf_size3_0_sram_0),
	.A(FE_OFN460_mux_tree_tapbuf_size3_0_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN460_mux_tree_tapbuf_size3_0_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_10 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_11 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_12 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_13 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_14 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_15 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_16 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_17 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_18 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   // Internal wires
   wire FE_OFN672_mux_tree_tapbuf_size3_0_sram_0;

   assign ccff_tail[0] = mem_out[1] ;

   BUFX2 FE_OFC387_mux_tree_tapbuf_size3_0_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN672_mux_tree_tapbuf_size3_0_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN672_mux_tree_tapbuf_size3_0_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_19 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_20 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_21 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_22 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_tapbuf_size3_mem_SPC_23 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size2 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size3 -----
module mux_tree_tapbuf_size3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_90 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_91 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_92 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_93 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_94 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_95 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_110 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_111 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_112 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_113 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_10 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_114 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_11 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_115 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_12 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_130 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_13 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_131 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_14 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_132 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_15 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_133 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_16 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_134 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_17 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_135 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_18 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_150 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_19 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_151 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_20 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_152 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_21 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_153 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_22 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_154 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_tapbuf_size3_SPC_23 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   const1_SPC_155 const1_0_ (.const1(const1_0_const1));
   INVX4 INVX4_0_ (.Y(out[0]),
	.A(MX2X1_2_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_2_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size3_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size60_mem -----
module mux_tree_size60_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN263_mux_tree_size60_0_sram_2;
   wire FE_OFN262_mux_tree_size60_0_sram_1;
   wire FE_OFN261_mux_tree_size60_0_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX2 FE_OFC168_mux_tree_size60_0_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN263_mux_tree_size60_0_sram_2));
   BUFX4 FE_OFC167_mux_tree_size60_0_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN262_mux_tree_size60_0_sram_1));
   BUFX4 FE_OFC166_mux_tree_size60_0_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN261_mux_tree_size60_0_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN261_mux_tree_size60_0_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN262_mux_tree_size60_0_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN263_mux_tree_size60_0_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN660_mux_tree_size60_1_sram_1;
   wire FE_OFN620_mux_tree_size60_1_sram_0;
   wire FE_OFN298_mux_tree_size60_1_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC375_mux_tree_size60_1_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN660_mux_tree_size60_1_sram_1));
   BUFX4 FE_OFC335_mux_tree_size60_1_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN620_mux_tree_size60_1_sram_0));
   BUFX2 FE_OFC191_mux_tree_size60_1_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN298_mux_tree_size60_1_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN620_mux_tree_size60_1_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN660_mux_tree_size60_1_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN298_mux_tree_size60_1_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN623_mux_tree_size60_2_sram_0;
   wire FE_OFN345_mux_tree_size60_2_sram_2;
   wire FE_OFN344_mux_tree_size60_2_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX4 FE_OFC338_mux_tree_size60_2_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN623_mux_tree_size60_2_sram_0));
   BUFX2 FE_OFC214_mux_tree_size60_2_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN345_mux_tree_size60_2_sram_2));
   CLKBUFX4 FE_OFC213_mux_tree_size60_2_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN344_mux_tree_size60_2_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN623_mux_tree_size60_2_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN344_mux_tree_size60_2_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN345_mux_tree_size60_2_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN662_mux_tree_size60_3_sram_1;
   wire FE_OFN628_mux_tree_size60_3_sram_0;
   wire FE_OFN363_mux_tree_size60_3_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC377_mux_tree_size60_3_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN662_mux_tree_size60_3_sram_1));
   BUFX4 FE_OFC343_mux_tree_size60_3_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN628_mux_tree_size60_3_sram_0));
   BUFX2 FE_OFC232_mux_tree_size60_3_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN363_mux_tree_size60_3_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN628_mux_tree_size60_3_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN662_mux_tree_size60_3_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN363_mux_tree_size60_3_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN632_mux_tree_size60_4_sram_1;
   wire FE_OFN605_mux_tree_size60_4_sram_0;
   wire FE_OFN389_mux_tree_size60_4_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC347_mux_tree_size60_4_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN632_mux_tree_size60_4_sram_1));
   BUFX8 FE_OFC320_mux_tree_size60_4_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN605_mux_tree_size60_4_sram_0));
   BUFX2 FE_OFC252_mux_tree_size60_4_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN389_mux_tree_size60_4_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN605_mux_tree_size60_4_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN632_mux_tree_size60_4_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN389_mux_tree_size60_4_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN661_mux_tree_size60_5_sram_1;
   wire FE_OFN616_mux_tree_size60_5_sram_0;
   wire FE_OFN427_mux_tree_size60_5_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC376_mux_tree_size60_5_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN661_mux_tree_size60_5_sram_1));
   BUFX4 FE_OFC331_mux_tree_size60_5_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN616_mux_tree_size60_5_sram_0));
   BUFX2 FE_OFC272_mux_tree_size60_5_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN427_mux_tree_size60_5_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN616_mux_tree_size60_5_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN661_mux_tree_size60_5_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN427_mux_tree_size60_5_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN607_mux_tree_size60_6_sram_0;
   wire FE_OFN436_mux_tree_size60_6_sram_2;
   wire FE_OFN435_mux_tree_size60_6_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC322_mux_tree_size60_6_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN607_mux_tree_size60_6_sram_0));
   BUFX2 FE_OFC275_mux_tree_size60_6_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN436_mux_tree_size60_6_sram_2));
   CLKBUFX4 FE_OFC274_mux_tree_size60_6_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN435_mux_tree_size60_6_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN607_mux_tree_size60_6_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN435_mux_tree_size60_6_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN436_mux_tree_size60_6_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN667_mux_tree_size60_7_sram_1;
   wire FE_OFN613_mux_tree_size60_7_sram_0;
   wire FE_OFN444_mux_tree_size60_7_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC382_mux_tree_size60_7_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN667_mux_tree_size60_7_sram_1));
   BUFX4 FE_OFC328_mux_tree_size60_7_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN613_mux_tree_size60_7_sram_0));
   BUFX2 FE_OFC277_mux_tree_size60_7_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN444_mux_tree_size60_7_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN613_mux_tree_size60_7_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN667_mux_tree_size60_7_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN444_mux_tree_size60_7_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN631_mux_tree_size60_8_sram_1;
   wire FE_OFN608_mux_tree_size60_8_sram_0;
   wire FE_OFN452_mux_tree_size60_8_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC346_mux_tree_size60_8_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN631_mux_tree_size60_8_sram_1));
   BUFX8 FE_OFC323_mux_tree_size60_8_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN608_mux_tree_size60_8_sram_0));
   BUFX2 FE_OFC279_mux_tree_size60_8_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN452_mux_tree_size60_8_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN608_mux_tree_size60_8_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN631_mux_tree_size60_8_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN452_mux_tree_size60_8_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN668_mux_tree_size60_9_sram_1;
   wire FE_OFN626_mux_tree_size60_9_sram_0;
   wire FE_OFN453_mux_tree_size60_9_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC383_mux_tree_size60_9_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN668_mux_tree_size60_9_sram_1));
   BUFX4 FE_OFC341_mux_tree_size60_9_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN626_mux_tree_size60_9_sram_0));
   BUFX2 FE_OFC280_mux_tree_size60_9_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN453_mux_tree_size60_9_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN626_mux_tree_size60_9_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN668_mux_tree_size60_9_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN453_mux_tree_size60_9_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_10 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN652_mux_tree_size60_10_sram_1;
   wire FE_OFN266_mux_tree_size60_10_sram_2;
   wire FE_OFN265_mux_tree_size60_10_sram_0;
   wire FE_OFN264_mux_tree_size60_10_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC367_mux_tree_size60_10_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN652_mux_tree_size60_10_sram_1));
   BUFX2 FE_OFC171_mux_tree_size60_10_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN266_mux_tree_size60_10_sram_2));
   BUFX2 FE_OFC170_mux_tree_size60_10_sram_0 (.Y(FE_OFN265_mux_tree_size60_10_sram_0),
	.A(mem_out[0]));
   BUFX8 FE_OFC169_mux_tree_size60_10_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN264_mux_tree_size60_10_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN264_mux_tree_size60_10_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN652_mux_tree_size60_10_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(FE_OFN265_mux_tree_size60_10_sram_0),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN266_mux_tree_size60_10_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_11 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN641_mux_tree_size60_11_sram_1;
   wire FE_OFN611_mux_tree_size60_11_sram_0;
   wire FE_OFN267_mux_tree_size60_11_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC356_mux_tree_size60_11_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN641_mux_tree_size60_11_sram_1));
   BUFX8 FE_OFC326_mux_tree_size60_11_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN611_mux_tree_size60_11_sram_0));
   BUFX2 FE_OFC172_mux_tree_size60_11_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN267_mux_tree_size60_11_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN611_mux_tree_size60_11_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN641_mux_tree_size60_11_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN267_mux_tree_size60_11_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_12 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN640_mux_tree_size60_12_sram_1;
   wire FE_OFN269_mux_tree_size60_12_sram_2;
   wire FE_OFN268_mux_tree_size60_12_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC355_mux_tree_size60_12_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN640_mux_tree_size60_12_sram_1));
   BUFX2 FE_OFC174_mux_tree_size60_12_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN269_mux_tree_size60_12_sram_2));
   BUFX8 FE_OFC173_mux_tree_size60_12_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN268_mux_tree_size60_12_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN268_mux_tree_size60_12_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN640_mux_tree_size60_12_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN269_mux_tree_size60_12_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_13 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN599_mux_tree_size60_13_sram_0;
   wire FE_OFN271_mux_tree_size60_13_sram_2;
   wire FE_OFN270_mux_tree_size60_13_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC314_mux_tree_size60_13_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN599_mux_tree_size60_13_sram_0));
   BUFX2 FE_OFC176_mux_tree_size60_13_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN271_mux_tree_size60_13_sram_2));
   CLKBUFX4 FE_OFC175_mux_tree_size60_13_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN270_mux_tree_size60_13_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN599_mux_tree_size60_13_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN270_mux_tree_size60_13_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN271_mux_tree_size60_13_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_14 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN610_mux_tree_size60_14_sram_0;
   wire FE_OFN273_mux_tree_size60_14_sram_2;
   wire FE_OFN272_mux_tree_size60_14_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX4 FE_OFC325_mux_tree_size60_14_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN610_mux_tree_size60_14_sram_0));
   BUFX2 FE_OFC178_mux_tree_size60_14_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN273_mux_tree_size60_14_sram_2));
   CLKBUFX4 FE_OFC177_mux_tree_size60_14_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN272_mux_tree_size60_14_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN610_mux_tree_size60_14_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN272_mux_tree_size60_14_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN273_mux_tree_size60_14_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_15 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN646_mux_tree_size60_15_sram_1;
   wire FE_OFN609_mux_tree_size60_15_sram_0;
   wire FE_OFN274_mux_tree_size60_15_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC361_mux_tree_size60_15_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN646_mux_tree_size60_15_sram_1));
   BUFX8 FE_OFC324_mux_tree_size60_15_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN609_mux_tree_size60_15_sram_0));
   BUFX2 FE_OFC179_mux_tree_size60_15_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN274_mux_tree_size60_15_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN609_mux_tree_size60_15_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN646_mux_tree_size60_15_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN274_mux_tree_size60_15_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_16 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN622_mux_tree_size60_16_sram_0;
   wire FE_OFN276_mux_tree_size60_16_sram_2;
   wire FE_OFN275_mux_tree_size60_16_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX4 FE_OFC337_mux_tree_size60_16_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN622_mux_tree_size60_16_sram_0));
   BUFX2 FE_OFC181_mux_tree_size60_16_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN276_mux_tree_size60_16_sram_2));
   CLKBUFX4 FE_OFC180_mux_tree_size60_16_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN275_mux_tree_size60_16_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN622_mux_tree_size60_16_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN275_mux_tree_size60_16_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN276_mux_tree_size60_16_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_17 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN279_mux_tree_size60_17_sram_2;
   wire FE_OFN278_mux_tree_size60_17_sram_1;
   wire FE_OFN277_mux_tree_size60_17_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX2 FE_OFC184_mux_tree_size60_17_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN279_mux_tree_size60_17_sram_2));
   BUFX4 FE_OFC183_mux_tree_size60_17_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN278_mux_tree_size60_17_sram_1));
   BUFX4 FE_OFC182_mux_tree_size60_17_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN277_mux_tree_size60_17_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN277_mux_tree_size60_17_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN278_mux_tree_size60_17_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN279_mux_tree_size60_17_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_18 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN289_mux_tree_size60_18_sram_2;
   wire FE_OFN288_mux_tree_size60_18_sram_1;
   wire FE_OFN287_mux_tree_size60_18_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX2 FE_OFC188_mux_tree_size60_18_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN289_mux_tree_size60_18_sram_2));
   BUFX4 FE_OFC187_mux_tree_size60_18_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN288_mux_tree_size60_18_sram_1));
   BUFX4 FE_OFC186_mux_tree_size60_18_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN287_mux_tree_size60_18_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN287_mux_tree_size60_18_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN288_mux_tree_size60_18_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN289_mux_tree_size60_18_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_19 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN665_mux_tree_size60_19_sram_1;
   wire FE_OFN598_mux_tree_size60_19_sram_0;
   wire FE_OFN290_mux_tree_size60_19_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC380_mux_tree_size60_19_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN665_mux_tree_size60_19_sram_1));
   BUFX4 FE_OFC313_mux_tree_size60_19_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN598_mux_tree_size60_19_sram_0));
   BUFX2 FE_OFC189_mux_tree_size60_19_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN290_mux_tree_size60_19_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN598_mux_tree_size60_19_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN665_mux_tree_size60_19_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN290_mux_tree_size60_19_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_20 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN308_mux_tree_size60_20_sram_2;
   wire FE_OFN307_mux_tree_size60_20_sram_1;
   wire FE_OFN306_mux_tree_size60_20_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX2 FE_OFC195_mux_tree_size60_20_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN308_mux_tree_size60_20_sram_2));
   CLKBUFX4 FE_OFC194_mux_tree_size60_20_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN307_mux_tree_size60_20_sram_1));
   BUFX8 FE_OFC193_mux_tree_size60_20_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN306_mux_tree_size60_20_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN306_mux_tree_size60_20_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN307_mux_tree_size60_20_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN308_mux_tree_size60_20_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_21 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN659_mux_tree_size60_21_sram_1;
   wire FE_OFN310_mux_tree_size60_21_sram_2;
   wire FE_OFN309_mux_tree_size60_21_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC374_mux_tree_size60_21_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN659_mux_tree_size60_21_sram_1));
   BUFX2 FE_OFC197_mux_tree_size60_21_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN310_mux_tree_size60_21_sram_2));
   BUFX4 FE_OFC196_mux_tree_size60_21_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN309_mux_tree_size60_21_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN309_mux_tree_size60_21_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN659_mux_tree_size60_21_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN310_mux_tree_size60_21_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_22 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN604_mux_tree_size60_22_sram_0;
   wire FE_OFN319_mux_tree_size60_22_sram_2;
   wire FE_OFN318_mux_tree_size60_22_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC319_mux_tree_size60_22_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN604_mux_tree_size60_22_sram_0));
   BUFX2 FE_OFC200_mux_tree_size60_22_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN319_mux_tree_size60_22_sram_2));
   CLKBUFX4 FE_OFC199_mux_tree_size60_22_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN318_mux_tree_size60_22_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN604_mux_tree_size60_22_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN318_mux_tree_size60_22_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN319_mux_tree_size60_22_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_23 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN636_mux_tree_size60_23_sram_1;
   wire FE_OFN321_mux_tree_size60_23_sram_2;
   wire FE_OFN320_mux_tree_size60_23_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC351_mux_tree_size60_23_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN636_mux_tree_size60_23_sram_1));
   BUFX2 FE_OFC202_mux_tree_size60_23_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN321_mux_tree_size60_23_sram_2));
   BUFX8 FE_OFC201_mux_tree_size60_23_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN320_mux_tree_size60_23_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN320_mux_tree_size60_23_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN636_mux_tree_size60_23_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN321_mux_tree_size60_23_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_24 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN634_mux_tree_size60_24_sram_1;
   wire FE_OFN591_mux_tree_size60_24_sram_0;
   wire FE_OFN322_mux_tree_size60_24_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC349_mux_tree_size60_24_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN634_mux_tree_size60_24_sram_1));
   BUFX8 FE_OFC306_mux_tree_size60_24_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN591_mux_tree_size60_24_sram_0));
   BUFX2 FE_OFC203_mux_tree_size60_24_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN322_mux_tree_size60_24_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN591_mux_tree_size60_24_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN634_mux_tree_size60_24_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN322_mux_tree_size60_24_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_25 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN657_mux_tree_size60_25_sram_1;
   wire FE_OFN590_mux_tree_size60_25_sram_0;
   wire FE_OFN323_mux_tree_size60_25_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC372_mux_tree_size60_25_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN657_mux_tree_size60_25_sram_1));
   BUFX8 FE_OFC305_mux_tree_size60_25_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN590_mux_tree_size60_25_sram_0));
   BUFX2 FE_OFC204_mux_tree_size60_25_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN323_mux_tree_size60_25_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN590_mux_tree_size60_25_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN657_mux_tree_size60_25_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN323_mux_tree_size60_25_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_26 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN596_mux_tree_size60_26_sram_0;
   wire FE_OFN325_mux_tree_size60_26_sram_2;
   wire FE_OFN324_mux_tree_size60_26_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC311_mux_tree_size60_26_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN596_mux_tree_size60_26_sram_0));
   BUFX2 FE_OFC206_mux_tree_size60_26_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN325_mux_tree_size60_26_sram_2));
   CLKBUFX4 FE_OFC205_mux_tree_size60_26_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN324_mux_tree_size60_26_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN596_mux_tree_size60_26_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN324_mux_tree_size60_26_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN325_mux_tree_size60_26_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_27 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN649_mux_tree_size60_27_sram_1;
   wire FE_OFN334_mux_tree_size60_27_sram_2;
   wire FE_OFN333_mux_tree_size60_27_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC364_mux_tree_size60_27_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN649_mux_tree_size60_27_sram_1));
   BUFX2 FE_OFC209_mux_tree_size60_27_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN334_mux_tree_size60_27_sram_2));
   BUFX8 FE_OFC208_mux_tree_size60_27_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN333_mux_tree_size60_27_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN333_mux_tree_size60_27_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN649_mux_tree_size60_27_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN334_mux_tree_size60_27_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_28 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN663_mux_tree_size60_28_sram_1;
   wire FE_OFN612_mux_tree_size60_28_sram_0;
   wire FE_OFN335_mux_tree_size60_28_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC378_mux_tree_size60_28_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN663_mux_tree_size60_28_sram_1));
   BUFX4 FE_OFC327_mux_tree_size60_28_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN612_mux_tree_size60_28_sram_0));
   BUFX2 FE_OFC210_mux_tree_size60_28_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN335_mux_tree_size60_28_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN612_mux_tree_size60_28_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN663_mux_tree_size60_28_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN335_mux_tree_size60_28_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_29 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN643_mux_tree_size60_29_sram_1;
   wire FE_OFN606_mux_tree_size60_29_sram_0;
   wire FE_OFN336_mux_tree_size60_29_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC358_mux_tree_size60_29_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN643_mux_tree_size60_29_sram_1));
   BUFX8 FE_OFC321_mux_tree_size60_29_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN606_mux_tree_size60_29_sram_0));
   BUFX2 FE_OFC211_mux_tree_size60_29_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN336_mux_tree_size60_29_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN606_mux_tree_size60_29_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN643_mux_tree_size60_29_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN336_mux_tree_size60_29_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_30 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN664_mux_tree_size60_30_sram_1;
   wire FE_OFN625_mux_tree_size60_30_sram_0;
   wire FE_OFN346_mux_tree_size60_30_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC379_mux_tree_size60_30_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN664_mux_tree_size60_30_sram_1));
   BUFX8 FE_OFC340_mux_tree_size60_30_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN625_mux_tree_size60_30_sram_0));
   BUFX2 FE_OFC215_mux_tree_size60_30_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN346_mux_tree_size60_30_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN625_mux_tree_size60_30_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN664_mux_tree_size60_30_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN346_mux_tree_size60_30_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_31 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN653_mux_tree_size60_31_sram_1;
   wire FE_OFN348_mux_tree_size60_31_sram_2;
   wire FE_OFN347_mux_tree_size60_31_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC368_mux_tree_size60_31_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN653_mux_tree_size60_31_sram_1));
   BUFX2 FE_OFC217_mux_tree_size60_31_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN348_mux_tree_size60_31_sram_2));
   BUFX8 FE_OFC216_mux_tree_size60_31_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN347_mux_tree_size60_31_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN347_mux_tree_size60_31_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN653_mux_tree_size60_31_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN348_mux_tree_size60_31_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_32 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN351_mux_tree_size60_32_sram_2;
   wire FE_OFN350_mux_tree_size60_32_sram_1;
   wire FE_OFN349_mux_tree_size60_32_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX2 FE_OFC220_mux_tree_size60_32_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN351_mux_tree_size60_32_sram_2));
   CLKBUFX4 FE_OFC219_mux_tree_size60_32_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN350_mux_tree_size60_32_sram_1));
   BUFX8 FE_OFC218_mux_tree_size60_32_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN349_mux_tree_size60_32_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN349_mux_tree_size60_32_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN350_mux_tree_size60_32_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN351_mux_tree_size60_32_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_33 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN592_mux_tree_size60_33_sram_0;
   wire FE_OFN353_mux_tree_size60_33_sram_2;
   wire FE_OFN352_mux_tree_size60_33_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC307_mux_tree_size60_33_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN592_mux_tree_size60_33_sram_0));
   BUFX2 FE_OFC222_mux_tree_size60_33_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN353_mux_tree_size60_33_sram_2));
   CLKBUFX4 FE_OFC221_mux_tree_size60_33_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN352_mux_tree_size60_33_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN592_mux_tree_size60_33_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN352_mux_tree_size60_33_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN353_mux_tree_size60_33_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_34 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN650_mux_tree_size60_34_sram_1;
   wire FE_OFN593_mux_tree_size60_34_sram_0;
   wire FE_OFN354_mux_tree_size60_34_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC365_mux_tree_size60_34_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN650_mux_tree_size60_34_sram_1));
   BUFX8 FE_OFC308_mux_tree_size60_34_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN593_mux_tree_size60_34_sram_0));
   BUFX2 FE_OFC223_mux_tree_size60_34_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN354_mux_tree_size60_34_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN593_mux_tree_size60_34_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN650_mux_tree_size60_34_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN354_mux_tree_size60_34_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_35 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_RN_1;
   wire FE_OFN635_mux_tree_size60_35_sram_1;
   wire FE_OFN595_mux_tree_size60_35_sram_0;
   wire FE_OFN355_mux_tree_size60_35_sram_2;

   assign ccff_tail[0] = FE_RN_1 ;

   CLKBUFX4 FE_OFC350_mux_tree_size60_35_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN635_mux_tree_size60_35_sram_1));
   BUFX8 FE_OFC310_mux_tree_size60_35_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN595_mux_tree_size60_35_sram_0));
   BUFX2 FE_OFC224_mux_tree_size60_35_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN355_mux_tree_size60_35_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN595_mux_tree_size60_35_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN635_mux_tree_size60_35_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN355_mux_tree_size60_35_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(FE_RN_1),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_36 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN637_mux_tree_size60_36_sram_1;
   wire FE_OFN588_mux_tree_size60_36_sram_0;
   wire FE_OFN356_mux_tree_size60_36_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC352_mux_tree_size60_36_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN637_mux_tree_size60_36_sram_1));
   BUFX4 FE_OFC303_mux_tree_size60_36_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN588_mux_tree_size60_36_sram_0));
   BUFX2 FE_OFC225_mux_tree_size60_36_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN356_mux_tree_size60_36_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN588_mux_tree_size60_36_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN637_mux_tree_size60_36_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN356_mux_tree_size60_36_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_37 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN656_mux_tree_size60_37_sram_1;
   wire FE_OFN617_mux_tree_size60_37_sram_0;
   wire FE_OFN357_mux_tree_size60_37_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC371_mux_tree_size60_37_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN656_mux_tree_size60_37_sram_1));
   BUFX8 FE_OFC332_mux_tree_size60_37_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN617_mux_tree_size60_37_sram_0));
   BUFX2 FE_OFC226_mux_tree_size60_37_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN357_mux_tree_size60_37_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN617_mux_tree_size60_37_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN656_mux_tree_size60_37_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN357_mux_tree_size60_37_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_38 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN666_mux_tree_size60_38_sram_1;
   wire FE_OFN615_mux_tree_size60_38_sram_0;
   wire FE_OFN358_mux_tree_size60_38_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC381_mux_tree_size60_38_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN666_mux_tree_size60_38_sram_1));
   BUFX4 FE_OFC330_mux_tree_size60_38_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN615_mux_tree_size60_38_sram_0));
   BUFX2 FE_OFC227_mux_tree_size60_38_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN358_mux_tree_size60_38_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN615_mux_tree_size60_38_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN666_mux_tree_size60_38_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN358_mux_tree_size60_38_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_39 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN362_mux_tree_size60_39_sram_2;
   wire FE_OFN361_mux_tree_size60_39_sram_1;
   wire FE_OFN360_mux_tree_size60_39_sram_1;
   wire FE_OFN359_mux_tree_size60_39_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX2 FE_OFC231_mux_tree_size60_39_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN362_mux_tree_size60_39_sram_2));
   BUFX2 FE_OFC230_mux_tree_size60_39_sram_1 (.Y(FE_OFN361_mux_tree_size60_39_sram_1),
	.A(mem_out[1]));
   CLKBUFX4 FE_OFC229_mux_tree_size60_39_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN360_mux_tree_size60_39_sram_1));
   BUFX8 FE_OFC228_mux_tree_size60_39_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN359_mux_tree_size60_39_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN359_mux_tree_size60_39_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN360_mux_tree_size60_39_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN362_mux_tree_size60_39_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(FE_OFN361_mux_tree_size60_39_sram_1),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_40 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN638_mux_tree_size60_40_sram_1;
   wire FE_OFN603_mux_tree_size60_40_sram_0;
   wire FE_OFN364_mux_tree_size60_40_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC353_mux_tree_size60_40_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN638_mux_tree_size60_40_sram_1));
   BUFX8 FE_OFC318_mux_tree_size60_40_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN603_mux_tree_size60_40_sram_0));
   BUFX2 FE_OFC233_mux_tree_size60_40_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN364_mux_tree_size60_40_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN603_mux_tree_size60_40_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN638_mux_tree_size60_40_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN364_mux_tree_size60_40_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_41 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN642_mux_tree_size60_41_sram_1;
   wire FE_OFN366_mux_tree_size60_41_sram_2;
   wire FE_OFN365_mux_tree_size60_41_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC357_mux_tree_size60_41_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN642_mux_tree_size60_41_sram_1));
   BUFX2 FE_OFC235_mux_tree_size60_41_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN366_mux_tree_size60_41_sram_2));
   BUFX4 FE_OFC234_mux_tree_size60_41_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN365_mux_tree_size60_41_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN365_mux_tree_size60_41_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN642_mux_tree_size60_41_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN366_mux_tree_size60_41_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_42 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN658_mux_tree_size60_42_sram_1;
   wire FE_OFN368_mux_tree_size60_42_sram_2;
   wire FE_OFN367_mux_tree_size60_42_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC373_mux_tree_size60_42_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN658_mux_tree_size60_42_sram_1));
   BUFX2 FE_OFC237_mux_tree_size60_42_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN368_mux_tree_size60_42_sram_2));
   BUFX8 FE_OFC236_mux_tree_size60_42_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN367_mux_tree_size60_42_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN367_mux_tree_size60_42_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN658_mux_tree_size60_42_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN368_mux_tree_size60_42_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_43 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN600_mux_tree_size60_43_sram_0;
   wire FE_OFN370_mux_tree_size60_43_sram_2;
   wire FE_OFN369_mux_tree_size60_43_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC315_mux_tree_size60_43_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN600_mux_tree_size60_43_sram_0));
   BUFX2 FE_OFC239_mux_tree_size60_43_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN370_mux_tree_size60_43_sram_2));
   CLKBUFX4 FE_OFC238_mux_tree_size60_43_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN369_mux_tree_size60_43_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN600_mux_tree_size60_43_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN369_mux_tree_size60_43_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN370_mux_tree_size60_43_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_44 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN633_mux_tree_size60_44_sram_1;
   wire FE_OFN379_mux_tree_size60_44_sram_2;
   wire FE_OFN378_mux_tree_size60_44_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC348_mux_tree_size60_44_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN633_mux_tree_size60_44_sram_1));
   BUFX2 FE_OFC242_mux_tree_size60_44_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN379_mux_tree_size60_44_sram_2));
   BUFX8 FE_OFC241_mux_tree_size60_44_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN378_mux_tree_size60_44_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN378_mux_tree_size60_44_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN633_mux_tree_size60_44_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN379_mux_tree_size60_44_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_45 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN644_mux_tree_size60_45_sram_1;
   wire FE_OFN381_mux_tree_size60_45_sram_2;
   wire FE_OFN380_mux_tree_size60_45_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC359_mux_tree_size60_45_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN644_mux_tree_size60_45_sram_1));
   BUFX2 FE_OFC244_mux_tree_size60_45_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN381_mux_tree_size60_45_sram_2));
   BUFX8 FE_OFC243_mux_tree_size60_45_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN380_mux_tree_size60_45_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN380_mux_tree_size60_45_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN644_mux_tree_size60_45_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN381_mux_tree_size60_45_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_46 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN589_mux_tree_size60_46_sram_0;
   wire FE_OFN383_mux_tree_size60_46_sram_2;
   wire FE_OFN382_mux_tree_size60_46_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC304_mux_tree_size60_46_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN589_mux_tree_size60_46_sram_0));
   BUFX2 FE_OFC246_mux_tree_size60_46_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN383_mux_tree_size60_46_sram_2));
   BUFX4 FE_OFC245_mux_tree_size60_46_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN382_mux_tree_size60_46_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN589_mux_tree_size60_46_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN382_mux_tree_size60_46_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN383_mux_tree_size60_46_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_47 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN651_mux_tree_size60_47_sram_1;
   wire FE_OFN385_mux_tree_size60_47_sram_2;
   wire FE_OFN384_mux_tree_size60_47_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC366_mux_tree_size60_47_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN651_mux_tree_size60_47_sram_1));
   BUFX2 FE_OFC248_mux_tree_size60_47_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN385_mux_tree_size60_47_sram_2));
   BUFX4 FE_OFC247_mux_tree_size60_47_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN384_mux_tree_size60_47_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN384_mux_tree_size60_47_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN651_mux_tree_size60_47_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN385_mux_tree_size60_47_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_48 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN645_mux_tree_size60_48_sram_1;
   wire FE_OFN597_mux_tree_size60_48_sram_0;
   wire FE_OFN386_mux_tree_size60_48_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC360_mux_tree_size60_48_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN645_mux_tree_size60_48_sram_1));
   BUFX8 FE_OFC312_mux_tree_size60_48_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN597_mux_tree_size60_48_sram_0));
   BUFX2 FE_OFC249_mux_tree_size60_48_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN386_mux_tree_size60_48_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN597_mux_tree_size60_48_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN645_mux_tree_size60_48_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN386_mux_tree_size60_48_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_49 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN601_mux_tree_size60_49_sram_0;
   wire FE_OFN388_mux_tree_size60_49_sram_2;
   wire FE_OFN387_mux_tree_size60_49_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX8 FE_OFC316_mux_tree_size60_49_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN601_mux_tree_size60_49_sram_0));
   BUFX2 FE_OFC251_mux_tree_size60_49_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN388_mux_tree_size60_49_sram_2));
   CLKBUFX4 FE_OFC250_mux_tree_size60_49_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN387_mux_tree_size60_49_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN601_mux_tree_size60_49_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN387_mux_tree_size60_49_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN388_mux_tree_size60_49_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_50 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN647_mux_tree_size60_50_sram_1;
   wire FE_OFN594_mux_tree_size60_50_sram_0;
   wire FE_OFN390_mux_tree_size60_50_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC362_mux_tree_size60_50_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN647_mux_tree_size60_50_sram_1));
   BUFX8 FE_OFC309_mux_tree_size60_50_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN594_mux_tree_size60_50_sram_0));
   BUFX2 FE_OFC253_mux_tree_size60_50_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN390_mux_tree_size60_50_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN594_mux_tree_size60_50_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN647_mux_tree_size60_50_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN390_mux_tree_size60_50_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_51 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN627_mux_tree_size60_51_sram_0;
   wire FE_OFN392_mux_tree_size60_51_sram_2;
   wire FE_OFN391_mux_tree_size60_51_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX4 FE_OFC342_mux_tree_size60_51_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN627_mux_tree_size60_51_sram_0));
   BUFX2 FE_OFC255_mux_tree_size60_51_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN392_mux_tree_size60_51_sram_2));
   CLKBUFX4 FE_OFC254_mux_tree_size60_51_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN391_mux_tree_size60_51_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN627_mux_tree_size60_51_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN391_mux_tree_size60_51_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN392_mux_tree_size60_51_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_52 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN648_mux_tree_size60_52_sram_1;
   wire FE_OFN614_mux_tree_size60_52_sram_0;
   wire FE_OFN393_mux_tree_size60_52_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC363_mux_tree_size60_52_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN648_mux_tree_size60_52_sram_1));
   BUFX4 FE_OFC329_mux_tree_size60_52_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN614_mux_tree_size60_52_sram_0));
   BUFX2 FE_OFC256_mux_tree_size60_52_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN393_mux_tree_size60_52_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN614_mux_tree_size60_52_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN648_mux_tree_size60_52_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN393_mux_tree_size60_52_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_53 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN619_mux_tree_size60_53_sram_0;
   wire FE_OFN395_mux_tree_size60_53_sram_2;
   wire FE_OFN394_mux_tree_size60_53_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX4 FE_OFC334_mux_tree_size60_53_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN619_mux_tree_size60_53_sram_0));
   BUFX2 FE_OFC258_mux_tree_size60_53_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN395_mux_tree_size60_53_sram_2));
   CLKBUFX4 FE_OFC257_mux_tree_size60_53_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN394_mux_tree_size60_53_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN619_mux_tree_size60_53_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN394_mux_tree_size60_53_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN395_mux_tree_size60_53_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_54 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN630_mux_tree_size60_54_sram_1;
   wire FE_OFN602_mux_tree_size60_54_sram_0;
   wire FE_OFN403_mux_tree_size60_54_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC345_mux_tree_size60_54_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN630_mux_tree_size60_54_sram_1));
   BUFX8 FE_OFC317_mux_tree_size60_54_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN602_mux_tree_size60_54_sram_0));
   BUFX2 FE_OFC260_mux_tree_size60_54_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN403_mux_tree_size60_54_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN602_mux_tree_size60_54_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN630_mux_tree_size60_54_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN403_mux_tree_size60_54_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_55 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN639_mux_tree_size60_55_sram_1;
   wire FE_OFN618_mux_tree_size60_55_sram_0;
   wire FE_OFN411_mux_tree_size60_55_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC354_mux_tree_size60_55_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN639_mux_tree_size60_55_sram_1));
   BUFX8 FE_OFC333_mux_tree_size60_55_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN618_mux_tree_size60_55_sram_0));
   BUFX2 FE_OFC262_mux_tree_size60_55_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN411_mux_tree_size60_55_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN618_mux_tree_size60_55_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN639_mux_tree_size60_55_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN411_mux_tree_size60_55_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_56 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN629_mux_tree_size60_56_sram_1;
   wire FE_OFN420_mux_tree_size60_56_sram_2;
   wire FE_OFN419_mux_tree_size60_56_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC344_mux_tree_size60_56_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN629_mux_tree_size60_56_sram_1));
   BUFX2 FE_OFC265_mux_tree_size60_56_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN420_mux_tree_size60_56_sram_2));
   BUFX8 FE_OFC264_mux_tree_size60_56_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN419_mux_tree_size60_56_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN419_mux_tree_size60_56_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN629_mux_tree_size60_56_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN420_mux_tree_size60_56_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_57 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN621_mux_tree_size60_57_sram_0;
   wire FE_OFN423_mux_tree_size60_57_sram_2;
   wire FE_OFN422_mux_tree_size60_57_sram_1;

   assign ccff_tail[0] = mem_out[5] ;

   BUFX4 FE_OFC336_mux_tree_size60_57_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN621_mux_tree_size60_57_sram_0));
   BUFX2 FE_OFC268_mux_tree_size60_57_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN423_mux_tree_size60_57_sram_2));
   CLKBUFX4 FE_OFC267_mux_tree_size60_57_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN422_mux_tree_size60_57_sram_1));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN621_mux_tree_size60_57_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN422_mux_tree_size60_57_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN423_mux_tree_size60_57_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_58 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN655_mux_tree_size60_58_sram_1;
   wire FE_OFN624_mux_tree_size60_58_sram_0;
   wire FE_OFN424_mux_tree_size60_58_sram_2;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC370_mux_tree_size60_58_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN655_mux_tree_size60_58_sram_1));
   BUFX8 FE_OFC339_mux_tree_size60_58_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN624_mux_tree_size60_58_sram_0));
   BUFX2 FE_OFC269_mux_tree_size60_58_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN424_mux_tree_size60_58_sram_2));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN624_mux_tree_size60_58_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN655_mux_tree_size60_58_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN424_mux_tree_size60_58_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

module mux_tree_size60_mem_SPC_59 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   // Internal wires
   wire FE_OFN654_mux_tree_size60_59_sram_1;
   wire FE_OFN426_mux_tree_size60_59_sram_2;
   wire FE_OFN425_mux_tree_size60_59_sram_0;

   assign ccff_tail[0] = mem_out[5] ;

   CLKBUFX4 FE_OFC369_mux_tree_size60_59_sram_1 (.Y(mem_out[1]),
	.A(FE_OFN654_mux_tree_size60_59_sram_1));
   BUFX2 FE_OFC271_mux_tree_size60_59_sram_2 (.Y(mem_out[2]),
	.A(FE_OFN426_mux_tree_size60_59_sram_2));
   BUFX4 FE_OFC270_mux_tree_size60_59_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN425_mux_tree_size60_59_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN425_mux_tree_size60_59_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(FE_OFN654_mux_tree_size60_59_sram_1),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(FE_OFN426_mux_tree_size60_59_sram_2),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size3 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size60 -----
module mux_tree_size60 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_30 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_31 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_32 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_33 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_34 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_35 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_36 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_37 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_38 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_39 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_10 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_40 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_11 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_41 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_12 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_42 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_13 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_43 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_14 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_44 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_15 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_45 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_16 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_46 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_17 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_47 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_18 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_48 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_19 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_49 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_20 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_50 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_21 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_51 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_22 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_52 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_23 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_53 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_24 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_54 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_25 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_55 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_26 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_56 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_27 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_57 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_28 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_58 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_29 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_59 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_30 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_60 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_31 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_61 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_32 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_62 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_33 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_63 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_34 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_64 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_35 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_65 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_36 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_66 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_37 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_67 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_38 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_68 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_39 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_69 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_40 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_70 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_41 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_71 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_42 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_72 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_43 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_73 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_44 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_74 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_45 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_75 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_46 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_76 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_47 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_77 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_48 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_78 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_49 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_79 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_50 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_80 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_51 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_81 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_52 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_82 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_53 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_83 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_54 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_84 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_55 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_85 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_56 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_86 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_57 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_87 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_58 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_88 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

module mux_tree_size60_SPC_59 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(out[0]),
	.A(MX2X1_59_Y[0]));
   const1_SPC_89 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_29_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_30_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_31_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_43_Y[0]),
	.A(INVX1_58_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_44_Y[0]),
	.A(const1_0_const1[0]),
	.B(INVX1_59_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_30_Y[0]),
	.B(MX2X1_29_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_32_Y[0]),
	.B(MX2X1_31_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_34_Y[0]),
	.B(MX2X1_33_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_48_Y[0]),
	.A(MX2X1_36_Y[0]),
	.B(MX2X1_35_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_49_Y[0]),
	.A(MX2X1_38_Y[0]),
	.B(MX2X1_37_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_50_Y[0]),
	.A(MX2X1_40_Y[0]),
	.B(MX2X1_39_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_51_Y[0]),
	.A(MX2X1_42_Y[0]),
	.B(MX2X1_41_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_52_Y[0]),
	.A(MX2X1_44_Y[0]),
	.B(MX2X1_43_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_53_Y[0]),
	.A(MX2X1_46_Y[0]),
	.B(MX2X1_45_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_54_Y[0]),
	.A(MX2X1_48_Y[0]),
	.B(MX2X1_47_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_55_Y[0]),
	.A(MX2X1_50_Y[0]),
	.B(MX2X1_49_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_52_Y[0]),
	.B(MX2X1_51_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_54_Y[0]),
	.B(MX2X1_53_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_56_Y[0]),
	.B(MX2X1_55_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_58_Y[0]),
	.B(MX2X1_57_Y[0]),
	.S0(sram[5]));
endmodule

// ----- END Verilog module for mux_tree_size60_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size2_mem -----
module mux_tree_size2_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_10 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_11 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_12 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_13 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_14 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_15 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_16 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_17 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_18 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_19 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_20 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_21 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_22 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_23 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_24 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_25 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_26 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_27 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_28 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

module mux_tree_size2_mem_SPC_29 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for mux_tree_size2_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for frac_lut6_DFFRX1_mem -----
module frac_lut6_DFFRX1_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   // Internal wires
   wire FE_OFN459_frac_lut6_0_sram_0;

   assign ccff_tail[0] = mem_out[64] ;

   BUFX2 FE_OFC282_frac_lut6_0_sram_0 (.Y(mem_out[0]),
	.A(FE_OFN459_frac_lut6_0_sram_0));
   DFFRX1 DFFRX1_0_ (.Q(FE_OFN459_frac_lut6_0_sram_0),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

module frac_lut6_DFFRX1_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_1_ (.Q(mem_out[1]),
	.QN(mem_outb[1]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_2_ (.Q(mem_out[2]),
	.QN(mem_outb[2]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_3_ (.Q(mem_out[3]),
	.QN(mem_outb[3]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_4_ (.Q(mem_out[4]),
	.QN(mem_outb[4]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_5_ (.Q(mem_out[5]),
	.QN(mem_outb[5]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_6_ (.Q(mem_out[6]),
	.QN(mem_outb[6]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_7_ (.Q(mem_out[7]),
	.QN(mem_outb[7]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_8_ (.Q(mem_out[8]),
	.QN(mem_outb[8]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_9_ (.Q(mem_out[9]),
	.QN(mem_outb[9]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_10_ (.Q(mem_out[10]),
	.QN(mem_outb[10]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_11_ (.Q(mem_out[11]),
	.QN(mem_outb[11]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_12_ (.Q(mem_out[12]),
	.QN(mem_outb[12]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_13_ (.Q(mem_out[13]),
	.QN(mem_outb[13]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_14_ (.Q(mem_out[14]),
	.QN(mem_outb[14]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_15_ (.Q(mem_out[15]),
	.QN(mem_outb[15]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_16_ (.Q(mem_out[16]),
	.QN(mem_outb[16]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_17_ (.Q(mem_out[17]),
	.QN(mem_outb[17]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_18_ (.Q(mem_out[18]),
	.QN(mem_outb[18]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_19_ (.Q(mem_out[19]),
	.QN(mem_outb[19]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_20_ (.Q(mem_out[20]),
	.QN(mem_outb[20]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_21_ (.Q(mem_out[21]),
	.QN(mem_outb[21]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_22_ (.Q(mem_out[22]),
	.QN(mem_outb[22]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_23_ (.Q(mem_out[23]),
	.QN(mem_outb[23]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_24_ (.Q(mem_out[24]),
	.QN(mem_outb[24]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_25_ (.Q(mem_out[25]),
	.QN(mem_outb[25]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_26_ (.Q(mem_out[26]),
	.QN(mem_outb[26]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_27_ (.Q(mem_out[27]),
	.QN(mem_outb[27]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_28_ (.Q(mem_out[28]),
	.QN(mem_outb[28]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_29_ (.Q(mem_out[29]),
	.QN(mem_outb[29]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_30_ (.Q(mem_out[30]),
	.QN(mem_outb[30]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_31_ (.Q(mem_out[31]),
	.QN(mem_outb[31]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_32_ (.Q(mem_out[32]),
	.QN(mem_outb[32]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_33_ (.Q(mem_out[33]),
	.QN(mem_outb[33]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_34_ (.Q(mem_out[34]),
	.QN(mem_outb[34]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_35_ (.Q(mem_out[35]),
	.QN(mem_outb[35]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_36_ (.Q(mem_out[36]),
	.QN(mem_outb[36]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_37_ (.Q(mem_out[37]),
	.QN(mem_outb[37]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_38_ (.Q(mem_out[38]),
	.QN(mem_outb[38]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_39_ (.Q(mem_out[39]),
	.QN(mem_outb[39]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_40_ (.Q(mem_out[40]),
	.QN(mem_outb[40]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_41_ (.Q(mem_out[41]),
	.QN(mem_outb[41]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_42_ (.Q(mem_out[42]),
	.QN(mem_outb[42]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_43_ (.Q(mem_out[43]),
	.QN(mem_outb[43]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_44_ (.Q(mem_out[44]),
	.QN(mem_outb[44]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_45_ (.Q(mem_out[45]),
	.QN(mem_outb[45]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_46_ (.Q(mem_out[46]),
	.QN(mem_outb[46]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_47_ (.Q(mem_out[47]),
	.QN(mem_outb[47]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_48_ (.Q(mem_out[48]),
	.QN(mem_outb[48]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_49_ (.Q(mem_out[49]),
	.QN(mem_outb[49]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_50_ (.Q(mem_out[50]),
	.QN(mem_outb[50]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_51_ (.Q(mem_out[51]),
	.QN(mem_outb[51]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_52_ (.Q(mem_out[52]),
	.QN(mem_outb[52]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_53_ (.Q(mem_out[53]),
	.QN(mem_outb[53]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_54_ (.Q(mem_out[54]),
	.QN(mem_outb[54]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_55_ (.Q(mem_out[55]),
	.QN(mem_outb[55]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_56_ (.Q(mem_out[56]),
	.QN(mem_outb[56]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_57_ (.Q(mem_out[57]),
	.QN(mem_outb[57]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_58_ (.Q(mem_out[58]),
	.QN(mem_outb[58]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_59_ (.Q(mem_out[59]),
	.QN(mem_outb[59]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_60_ (.Q(mem_out[60]),
	.QN(mem_outb[60]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_61_ (.Q(mem_out[61]),
	.QN(mem_outb[61]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_62_ (.Q(mem_out[62]),
	.QN(mem_outb[62]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_63_ (.Q(mem_out[63]),
	.QN(mem_outb[63]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.RN(pReset[0]));
   DFFRX1 DFFRX1_64_ (.Q(mem_out[64]),
	.QN(mem_outb[64]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for frac_lut6_DFFRX1_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for GPIO_DFFRX1_mem -----
module GPIO_DFFRX1_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_1 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_2 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_3 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_4 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_5 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_OFN670_logical_tile_io_mode_io__4_ccff_tail_0;
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   BUFX2 FE_OFC385_logical_tile_io_mode_io__4_ccff_tail_0 (.Y(FE_OFN670_logical_tile_io_mode_io__4_ccff_tail_0),
	.A(ccff_head[0]));
   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(FE_OFN670_logical_tile_io_mode_io__4_ccff_tail_0),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_6 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_7 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_8 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_9 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_10 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_11 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_12 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_13 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_14 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_15 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_16 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_17 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_18 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_19 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_20 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_21 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_22 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_23 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_24 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_25 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_26 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_27 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_28 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_29 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_30 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   DFFRX1 DFFRX1_0_ (.Q(mem_out[0]),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

module GPIO_DFFRX1_mem_SPC_31 (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   // Internal wires
   wire FE_RN_1;

   assign ccff_tail[0] = FE_RN_1 ;

   DFFRX1 DFFRX1_0_ (.Q(FE_RN_1),
	.QN(mem_outb[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.RN(pReset[0]));
endmodule

// ----- END Verilog module for mux_tree_size60 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size2 -----
module mux_tree_size2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_1 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_2 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_3 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_4 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_5 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_6 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_7 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_8 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_9 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_10 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_10 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_11 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_11 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_12 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_12 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_13 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_13 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_14 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_14 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_15 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_15 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_16 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_16 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_17 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_17 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_18 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_18 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_19 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_19 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_20 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_20 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_21 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_21 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_22 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_22 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_23 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_23 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_24 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_24 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_25 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_25 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_26 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_26 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_27 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_27 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_28 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_28 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

module mux_tree_size2_SPC_29 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] const1_0_const1;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(out[0]),
	.A(MX2X1_1_Y[0]));
   const1_SPC_29 const1_0_ (.const1(const1_0_const1));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_1_Y[0]),
	.A(const1_0_const1[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
endmodule

// ----- END Verilog module for mux_tree_size2 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for frac_lut6_mux -----
module frac_lut6_mux (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_1 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_2 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_3 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_4 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_5 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_6 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_7 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_8 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

module frac_lut6_mux_SPC_9 (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] BUFX4_0_Y;
   wire [0:0] BUFX4_10_Y;
   wire [0:0] BUFX4_11_Y;
   wire [0:0] BUFX4_12_Y;
   wire [0:0] BUFX4_13_Y;
   wire [0:0] BUFX4_14_Y;
   wire [0:0] BUFX4_15_Y;
   wire [0:0] BUFX4_16_Y;
   wire [0:0] BUFX4_17_Y;
   wire [0:0] BUFX4_18_Y;
   wire [0:0] BUFX4_19_Y;
   wire [0:0] BUFX4_1_Y;
   wire [0:0] BUFX4_2_Y;
   wire [0:0] BUFX4_3_Y;
   wire [0:0] BUFX4_4_Y;
   wire [0:0] BUFX4_5_Y;
   wire [0:0] BUFX4_6_Y;
   wire [0:0] BUFX4_7_Y;
   wire [0:0] BUFX4_8_Y;
   wire [0:0] BUFX4_9_Y;
   wire [0:0] INVX1_0_Y;
   wire [0:0] INVX1_10_Y;
   wire [0:0] INVX1_11_Y;
   wire [0:0] INVX1_12_Y;
   wire [0:0] INVX1_13_Y;
   wire [0:0] INVX1_14_Y;
   wire [0:0] INVX1_15_Y;
   wire [0:0] INVX1_16_Y;
   wire [0:0] INVX1_17_Y;
   wire [0:0] INVX1_18_Y;
   wire [0:0] INVX1_19_Y;
   wire [0:0] INVX1_1_Y;
   wire [0:0] INVX1_20_Y;
   wire [0:0] INVX1_21_Y;
   wire [0:0] INVX1_22_Y;
   wire [0:0] INVX1_23_Y;
   wire [0:0] INVX1_24_Y;
   wire [0:0] INVX1_25_Y;
   wire [0:0] INVX1_26_Y;
   wire [0:0] INVX1_27_Y;
   wire [0:0] INVX1_28_Y;
   wire [0:0] INVX1_29_Y;
   wire [0:0] INVX1_2_Y;
   wire [0:0] INVX1_30_Y;
   wire [0:0] INVX1_31_Y;
   wire [0:0] INVX1_32_Y;
   wire [0:0] INVX1_33_Y;
   wire [0:0] INVX1_34_Y;
   wire [0:0] INVX1_35_Y;
   wire [0:0] INVX1_36_Y;
   wire [0:0] INVX1_37_Y;
   wire [0:0] INVX1_38_Y;
   wire [0:0] INVX1_39_Y;
   wire [0:0] INVX1_3_Y;
   wire [0:0] INVX1_40_Y;
   wire [0:0] INVX1_41_Y;
   wire [0:0] INVX1_42_Y;
   wire [0:0] INVX1_43_Y;
   wire [0:0] INVX1_44_Y;
   wire [0:0] INVX1_45_Y;
   wire [0:0] INVX1_46_Y;
   wire [0:0] INVX1_47_Y;
   wire [0:0] INVX1_48_Y;
   wire [0:0] INVX1_49_Y;
   wire [0:0] INVX1_4_Y;
   wire [0:0] INVX1_50_Y;
   wire [0:0] INVX1_51_Y;
   wire [0:0] INVX1_52_Y;
   wire [0:0] INVX1_53_Y;
   wire [0:0] INVX1_54_Y;
   wire [0:0] INVX1_55_Y;
   wire [0:0] INVX1_56_Y;
   wire [0:0] INVX1_57_Y;
   wire [0:0] INVX1_58_Y;
   wire [0:0] INVX1_59_Y;
   wire [0:0] INVX1_5_Y;
   wire [0:0] INVX1_60_Y;
   wire [0:0] INVX1_61_Y;
   wire [0:0] INVX1_62_Y;
   wire [0:0] INVX1_63_Y;
   wire [0:0] INVX1_6_Y;
   wire [0:0] INVX1_7_Y;
   wire [0:0] INVX1_8_Y;
   wire [0:0] INVX1_9_Y;
   wire [0:0] MX2X1_0_Y;
   wire [0:0] MX2X1_10_Y;
   wire [0:0] MX2X1_11_Y;
   wire [0:0] MX2X1_12_Y;
   wire [0:0] MX2X1_13_Y;
   wire [0:0] MX2X1_14_Y;
   wire [0:0] MX2X1_15_Y;
   wire [0:0] MX2X1_16_Y;
   wire [0:0] MX2X1_17_Y;
   wire [0:0] MX2X1_18_Y;
   wire [0:0] MX2X1_19_Y;
   wire [0:0] MX2X1_1_Y;
   wire [0:0] MX2X1_20_Y;
   wire [0:0] MX2X1_21_Y;
   wire [0:0] MX2X1_22_Y;
   wire [0:0] MX2X1_23_Y;
   wire [0:0] MX2X1_24_Y;
   wire [0:0] MX2X1_25_Y;
   wire [0:0] MX2X1_26_Y;
   wire [0:0] MX2X1_27_Y;
   wire [0:0] MX2X1_28_Y;
   wire [0:0] MX2X1_29_Y;
   wire [0:0] MX2X1_2_Y;
   wire [0:0] MX2X1_30_Y;
   wire [0:0] MX2X1_31_Y;
   wire [0:0] MX2X1_32_Y;
   wire [0:0] MX2X1_33_Y;
   wire [0:0] MX2X1_34_Y;
   wire [0:0] MX2X1_35_Y;
   wire [0:0] MX2X1_36_Y;
   wire [0:0] MX2X1_37_Y;
   wire [0:0] MX2X1_38_Y;
   wire [0:0] MX2X1_39_Y;
   wire [0:0] MX2X1_3_Y;
   wire [0:0] MX2X1_40_Y;
   wire [0:0] MX2X1_41_Y;
   wire [0:0] MX2X1_42_Y;
   wire [0:0] MX2X1_43_Y;
   wire [0:0] MX2X1_44_Y;
   wire [0:0] MX2X1_45_Y;
   wire [0:0] MX2X1_46_Y;
   wire [0:0] MX2X1_47_Y;
   wire [0:0] MX2X1_48_Y;
   wire [0:0] MX2X1_49_Y;
   wire [0:0] MX2X1_4_Y;
   wire [0:0] MX2X1_50_Y;
   wire [0:0] MX2X1_51_Y;
   wire [0:0] MX2X1_52_Y;
   wire [0:0] MX2X1_53_Y;
   wire [0:0] MX2X1_54_Y;
   wire [0:0] MX2X1_55_Y;
   wire [0:0] MX2X1_56_Y;
   wire [0:0] MX2X1_57_Y;
   wire [0:0] MX2X1_58_Y;
   wire [0:0] MX2X1_59_Y;
   wire [0:0] MX2X1_5_Y;
   wire [0:0] MX2X1_60_Y;
   wire [0:0] MX2X1_61_Y;
   wire [0:0] MX2X1_62_Y;
   wire [0:0] MX2X1_6_Y;
   wire [0:0] MX2X1_7_Y;
   wire [0:0] MX2X1_8_Y;
   wire [0:0] MX2X1_9_Y;

   INVX1 INVX1_0_ (.Y(INVX1_0_Y[0]),
	.A(in[0]));
   INVX1 INVX1_1_ (.Y(INVX1_1_Y[0]),
	.A(in[1]));
   INVX1 INVX1_2_ (.Y(INVX1_2_Y[0]),
	.A(in[2]));
   INVX1 INVX1_3_ (.Y(INVX1_3_Y[0]),
	.A(in[3]));
   INVX1 INVX1_4_ (.Y(INVX1_4_Y[0]),
	.A(in[4]));
   INVX1 INVX1_5_ (.Y(INVX1_5_Y[0]),
	.A(in[5]));
   INVX1 INVX1_6_ (.Y(INVX1_6_Y[0]),
	.A(in[6]));
   INVX1 INVX1_7_ (.Y(INVX1_7_Y[0]),
	.A(in[7]));
   INVX1 INVX1_8_ (.Y(INVX1_8_Y[0]),
	.A(in[8]));
   INVX1 INVX1_9_ (.Y(INVX1_9_Y[0]),
	.A(in[9]));
   INVX1 INVX1_10_ (.Y(INVX1_10_Y[0]),
	.A(in[10]));
   INVX1 INVX1_11_ (.Y(INVX1_11_Y[0]),
	.A(in[11]));
   INVX1 INVX1_12_ (.Y(INVX1_12_Y[0]),
	.A(in[12]));
   INVX1 INVX1_13_ (.Y(INVX1_13_Y[0]),
	.A(in[13]));
   INVX1 INVX1_14_ (.Y(INVX1_14_Y[0]),
	.A(in[14]));
   INVX1 INVX1_15_ (.Y(INVX1_15_Y[0]),
	.A(in[15]));
   INVX1 INVX1_16_ (.Y(INVX1_16_Y[0]),
	.A(in[16]));
   INVX1 INVX1_17_ (.Y(INVX1_17_Y[0]),
	.A(in[17]));
   INVX1 INVX1_18_ (.Y(INVX1_18_Y[0]),
	.A(in[18]));
   INVX1 INVX1_19_ (.Y(INVX1_19_Y[0]),
	.A(in[19]));
   INVX1 INVX1_20_ (.Y(INVX1_20_Y[0]),
	.A(in[20]));
   INVX1 INVX1_21_ (.Y(INVX1_21_Y[0]),
	.A(in[21]));
   INVX1 INVX1_22_ (.Y(INVX1_22_Y[0]),
	.A(in[22]));
   INVX1 INVX1_23_ (.Y(INVX1_23_Y[0]),
	.A(in[23]));
   INVX1 INVX1_24_ (.Y(INVX1_24_Y[0]),
	.A(in[24]));
   INVX1 INVX1_25_ (.Y(INVX1_25_Y[0]),
	.A(in[25]));
   INVX1 INVX1_26_ (.Y(INVX1_26_Y[0]),
	.A(in[26]));
   INVX1 INVX1_27_ (.Y(INVX1_27_Y[0]),
	.A(in[27]));
   INVX1 INVX1_28_ (.Y(INVX1_28_Y[0]),
	.A(in[28]));
   INVX1 INVX1_29_ (.Y(INVX1_29_Y[0]),
	.A(in[29]));
   INVX1 INVX1_30_ (.Y(INVX1_30_Y[0]),
	.A(in[30]));
   INVX1 INVX1_31_ (.Y(INVX1_31_Y[0]),
	.A(in[31]));
   INVX1 INVX1_32_ (.Y(INVX1_32_Y[0]),
	.A(in[32]));
   INVX1 INVX1_33_ (.Y(INVX1_33_Y[0]),
	.A(in[33]));
   INVX1 INVX1_34_ (.Y(INVX1_34_Y[0]),
	.A(in[34]));
   INVX1 INVX1_35_ (.Y(INVX1_35_Y[0]),
	.A(in[35]));
   INVX1 INVX1_36_ (.Y(INVX1_36_Y[0]),
	.A(in[36]));
   INVX1 INVX1_37_ (.Y(INVX1_37_Y[0]),
	.A(in[37]));
   INVX1 INVX1_38_ (.Y(INVX1_38_Y[0]),
	.A(in[38]));
   INVX1 INVX1_39_ (.Y(INVX1_39_Y[0]),
	.A(in[39]));
   INVX1 INVX1_40_ (.Y(INVX1_40_Y[0]),
	.A(in[40]));
   INVX1 INVX1_41_ (.Y(INVX1_41_Y[0]),
	.A(in[41]));
   INVX1 INVX1_42_ (.Y(INVX1_42_Y[0]),
	.A(in[42]));
   INVX1 INVX1_43_ (.Y(INVX1_43_Y[0]),
	.A(in[43]));
   INVX1 INVX1_44_ (.Y(INVX1_44_Y[0]),
	.A(in[44]));
   INVX1 INVX1_45_ (.Y(INVX1_45_Y[0]),
	.A(in[45]));
   INVX1 INVX1_46_ (.Y(INVX1_46_Y[0]),
	.A(in[46]));
   INVX1 INVX1_47_ (.Y(INVX1_47_Y[0]),
	.A(in[47]));
   INVX1 INVX1_48_ (.Y(INVX1_48_Y[0]),
	.A(in[48]));
   INVX1 INVX1_49_ (.Y(INVX1_49_Y[0]),
	.A(in[49]));
   INVX1 INVX1_50_ (.Y(INVX1_50_Y[0]),
	.A(in[50]));
   INVX1 INVX1_51_ (.Y(INVX1_51_Y[0]),
	.A(in[51]));
   INVX1 INVX1_52_ (.Y(INVX1_52_Y[0]),
	.A(in[52]));
   INVX1 INVX1_53_ (.Y(INVX1_53_Y[0]),
	.A(in[53]));
   INVX1 INVX1_54_ (.Y(INVX1_54_Y[0]),
	.A(in[54]));
   INVX1 INVX1_55_ (.Y(INVX1_55_Y[0]),
	.A(in[55]));
   INVX1 INVX1_56_ (.Y(INVX1_56_Y[0]),
	.A(in[56]));
   INVX1 INVX1_57_ (.Y(INVX1_57_Y[0]),
	.A(in[57]));
   INVX1 INVX1_58_ (.Y(INVX1_58_Y[0]),
	.A(in[58]));
   INVX1 INVX1_59_ (.Y(INVX1_59_Y[0]),
	.A(in[59]));
   INVX1 INVX1_60_ (.Y(INVX1_60_Y[0]),
	.A(in[60]));
   INVX1 INVX1_61_ (.Y(INVX1_61_Y[0]),
	.A(in[61]));
   INVX1 INVX1_62_ (.Y(INVX1_62_Y[0]),
	.A(in[62]));
   INVX1 INVX1_63_ (.Y(INVX1_63_Y[0]),
	.A(in[63]));
   INVX1 INVX1_64_ (.Y(lut5_out[0]),
	.A(MX2X1_60_Y[0]));
   INVX1 INVX1_65_ (.Y(lut5_out[1]),
	.A(MX2X1_61_Y[0]));
   INVX1 INVX1_66_ (.Y(lut6_out[0]),
	.A(MX2X1_62_Y[0]));
   MX2X1 mux_l1_in_0_ (.Y(MX2X1_0_Y[0]),
	.A(INVX1_1_Y[0]),
	.B(INVX1_0_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_1_ (.Y(MX2X1_1_Y[0]),
	.A(INVX1_3_Y[0]),
	.B(INVX1_2_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_2_ (.Y(MX2X1_2_Y[0]),
	.A(INVX1_5_Y[0]),
	.B(INVX1_4_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_3_ (.Y(MX2X1_3_Y[0]),
	.A(INVX1_7_Y[0]),
	.B(INVX1_6_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_4_ (.Y(MX2X1_4_Y[0]),
	.A(INVX1_9_Y[0]),
	.B(INVX1_8_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_5_ (.Y(MX2X1_5_Y[0]),
	.A(INVX1_11_Y[0]),
	.B(INVX1_10_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_6_ (.Y(MX2X1_6_Y[0]),
	.A(INVX1_13_Y[0]),
	.B(INVX1_12_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_7_ (.Y(MX2X1_7_Y[0]),
	.A(INVX1_15_Y[0]),
	.B(INVX1_14_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_8_ (.Y(MX2X1_8_Y[0]),
	.A(INVX1_17_Y[0]),
	.B(INVX1_16_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_9_ (.Y(MX2X1_9_Y[0]),
	.A(INVX1_19_Y[0]),
	.B(INVX1_18_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_10_ (.Y(MX2X1_10_Y[0]),
	.A(INVX1_21_Y[0]),
	.B(INVX1_20_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_11_ (.Y(MX2X1_11_Y[0]),
	.A(INVX1_23_Y[0]),
	.B(INVX1_22_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_12_ (.Y(MX2X1_12_Y[0]),
	.A(INVX1_25_Y[0]),
	.B(INVX1_24_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_13_ (.Y(MX2X1_13_Y[0]),
	.A(INVX1_27_Y[0]),
	.B(INVX1_26_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_14_ (.Y(MX2X1_14_Y[0]),
	.A(INVX1_29_Y[0]),
	.B(INVX1_28_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_15_ (.Y(MX2X1_15_Y[0]),
	.A(INVX1_31_Y[0]),
	.B(INVX1_30_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_16_ (.Y(MX2X1_16_Y[0]),
	.A(INVX1_33_Y[0]),
	.B(INVX1_32_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_17_ (.Y(MX2X1_17_Y[0]),
	.A(INVX1_35_Y[0]),
	.B(INVX1_34_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_18_ (.Y(MX2X1_18_Y[0]),
	.A(INVX1_37_Y[0]),
	.B(INVX1_36_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_19_ (.Y(MX2X1_19_Y[0]),
	.A(INVX1_39_Y[0]),
	.B(INVX1_38_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_20_ (.Y(MX2X1_20_Y[0]),
	.A(INVX1_41_Y[0]),
	.B(INVX1_40_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_21_ (.Y(MX2X1_21_Y[0]),
	.A(INVX1_43_Y[0]),
	.B(INVX1_42_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_22_ (.Y(MX2X1_22_Y[0]),
	.A(INVX1_45_Y[0]),
	.B(INVX1_44_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_23_ (.Y(MX2X1_23_Y[0]),
	.A(INVX1_47_Y[0]),
	.B(INVX1_46_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_24_ (.Y(MX2X1_24_Y[0]),
	.A(INVX1_49_Y[0]),
	.B(INVX1_48_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_25_ (.Y(MX2X1_25_Y[0]),
	.A(INVX1_51_Y[0]),
	.B(INVX1_50_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_26_ (.Y(MX2X1_26_Y[0]),
	.A(INVX1_53_Y[0]),
	.B(INVX1_52_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_27_ (.Y(MX2X1_27_Y[0]),
	.A(INVX1_55_Y[0]),
	.B(INVX1_54_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_28_ (.Y(MX2X1_28_Y[0]),
	.A(INVX1_57_Y[0]),
	.B(INVX1_56_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_29_ (.Y(MX2X1_29_Y[0]),
	.A(INVX1_59_Y[0]),
	.B(INVX1_58_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_30_ (.Y(MX2X1_30_Y[0]),
	.A(INVX1_61_Y[0]),
	.B(INVX1_60_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l1_in_31_ (.Y(MX2X1_31_Y[0]),
	.A(INVX1_63_Y[0]),
	.B(INVX1_62_Y[0]),
	.S0(sram[0]));
   MX2X1 mux_l2_in_0_ (.Y(MX2X1_32_Y[0]),
	.A(MX2X1_1_Y[0]),
	.B(MX2X1_0_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_1_ (.Y(MX2X1_33_Y[0]),
	.A(MX2X1_3_Y[0]),
	.B(MX2X1_2_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_2_ (.Y(MX2X1_34_Y[0]),
	.A(MX2X1_5_Y[0]),
	.B(MX2X1_4_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_3_ (.Y(MX2X1_35_Y[0]),
	.A(MX2X1_7_Y[0]),
	.B(MX2X1_6_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_4_ (.Y(MX2X1_36_Y[0]),
	.A(MX2X1_9_Y[0]),
	.B(MX2X1_8_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_5_ (.Y(MX2X1_37_Y[0]),
	.A(MX2X1_11_Y[0]),
	.B(MX2X1_10_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_6_ (.Y(MX2X1_38_Y[0]),
	.A(MX2X1_13_Y[0]),
	.B(MX2X1_12_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_7_ (.Y(MX2X1_39_Y[0]),
	.A(MX2X1_15_Y[0]),
	.B(MX2X1_14_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_8_ (.Y(MX2X1_40_Y[0]),
	.A(MX2X1_17_Y[0]),
	.B(MX2X1_16_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_9_ (.Y(MX2X1_41_Y[0]),
	.A(MX2X1_19_Y[0]),
	.B(MX2X1_18_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_10_ (.Y(MX2X1_42_Y[0]),
	.A(MX2X1_21_Y[0]),
	.B(MX2X1_20_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_11_ (.Y(MX2X1_43_Y[0]),
	.A(MX2X1_23_Y[0]),
	.B(MX2X1_22_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_12_ (.Y(MX2X1_44_Y[0]),
	.A(MX2X1_25_Y[0]),
	.B(MX2X1_24_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_13_ (.Y(MX2X1_45_Y[0]),
	.A(MX2X1_27_Y[0]),
	.B(MX2X1_26_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_14_ (.Y(MX2X1_46_Y[0]),
	.A(MX2X1_29_Y[0]),
	.B(MX2X1_28_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l2_in_15_ (.Y(MX2X1_47_Y[0]),
	.A(MX2X1_31_Y[0]),
	.B(MX2X1_30_Y[0]),
	.S0(sram[1]));
   MX2X1 mux_l3_in_0_ (.Y(MX2X1_48_Y[0]),
	.A(BUFX4_1_Y[0]),
	.B(BUFX4_0_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_1_ (.Y(MX2X1_49_Y[0]),
	.A(BUFX4_3_Y[0]),
	.B(BUFX4_2_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_2_ (.Y(MX2X1_50_Y[0]),
	.A(BUFX4_5_Y[0]),
	.B(BUFX4_4_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_3_ (.Y(MX2X1_51_Y[0]),
	.A(BUFX4_7_Y[0]),
	.B(BUFX4_6_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_4_ (.Y(MX2X1_52_Y[0]),
	.A(BUFX4_9_Y[0]),
	.B(BUFX4_8_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_5_ (.Y(MX2X1_53_Y[0]),
	.A(BUFX4_11_Y[0]),
	.B(BUFX4_10_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_6_ (.Y(MX2X1_54_Y[0]),
	.A(BUFX4_13_Y[0]),
	.B(BUFX4_12_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l3_in_7_ (.Y(MX2X1_55_Y[0]),
	.A(BUFX4_15_Y[0]),
	.B(BUFX4_14_Y[0]),
	.S0(sram[2]));
   MX2X1 mux_l4_in_0_ (.Y(MX2X1_56_Y[0]),
	.A(MX2X1_49_Y[0]),
	.B(MX2X1_48_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_1_ (.Y(MX2X1_57_Y[0]),
	.A(MX2X1_51_Y[0]),
	.B(MX2X1_50_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_2_ (.Y(MX2X1_58_Y[0]),
	.A(MX2X1_53_Y[0]),
	.B(MX2X1_52_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l4_in_3_ (.Y(MX2X1_59_Y[0]),
	.A(MX2X1_55_Y[0]),
	.B(MX2X1_54_Y[0]),
	.S0(sram[3]));
   MX2X1 mux_l5_in_0_ (.Y(MX2X1_60_Y[0]),
	.A(BUFX4_17_Y[0]),
	.B(BUFX4_16_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l5_in_1_ (.Y(MX2X1_61_Y[0]),
	.A(BUFX4_19_Y[0]),
	.B(BUFX4_18_Y[0]),
	.S0(sram[4]));
   MX2X1 mux_l6_in_0_ (.Y(MX2X1_62_Y[0]),
	.A(MX2X1_61_Y[0]),
	.B(MX2X1_60_Y[0]),
	.S0(sram[5]));
   BUFX4 BUFX4_0_ (.Y(BUFX4_0_Y[0]),
	.A(MX2X1_32_Y[0]));
   BUFX4 BUFX4_1_ (.Y(BUFX4_1_Y[0]),
	.A(MX2X1_33_Y[0]));
   BUFX4 BUFX4_2_ (.Y(BUFX4_2_Y[0]),
	.A(MX2X1_34_Y[0]));
   BUFX4 BUFX4_3_ (.Y(BUFX4_3_Y[0]),
	.A(MX2X1_35_Y[0]));
   BUFX4 BUFX4_4_ (.Y(BUFX4_4_Y[0]),
	.A(MX2X1_36_Y[0]));
   BUFX4 BUFX4_5_ (.Y(BUFX4_5_Y[0]),
	.A(MX2X1_37_Y[0]));
   BUFX4 BUFX4_6_ (.Y(BUFX4_6_Y[0]),
	.A(MX2X1_38_Y[0]));
   BUFX4 BUFX4_7_ (.Y(BUFX4_7_Y[0]),
	.A(MX2X1_39_Y[0]));
   BUFX4 BUFX4_8_ (.Y(BUFX4_8_Y[0]),
	.A(MX2X1_40_Y[0]));
   BUFX4 BUFX4_9_ (.Y(BUFX4_9_Y[0]),
	.A(MX2X1_41_Y[0]));
   BUFX4 BUFX4_10_ (.Y(BUFX4_10_Y[0]),
	.A(MX2X1_42_Y[0]));
   BUFX4 BUFX4_11_ (.Y(BUFX4_11_Y[0]),
	.A(MX2X1_43_Y[0]));
   BUFX4 BUFX4_12_ (.Y(BUFX4_12_Y[0]),
	.A(MX2X1_44_Y[0]));
   BUFX4 BUFX4_13_ (.Y(BUFX4_13_Y[0]),
	.A(MX2X1_45_Y[0]));
   BUFX4 BUFX4_14_ (.Y(BUFX4_14_Y[0]),
	.A(MX2X1_46_Y[0]));
   BUFX4 BUFX4_15_ (.Y(BUFX4_15_Y[0]),
	.A(MX2X1_47_Y[0]));
   BUFX4 BUFX4_16_ (.Y(BUFX4_16_Y[0]),
	.A(MX2X1_56_Y[0]));
   BUFX4 BUFX4_17_ (.Y(BUFX4_17_Y[0]),
	.A(MX2X1_57_Y[0]));
   BUFX4 BUFX4_18_ (.Y(BUFX4_18_Y[0]),
	.A(MX2X1_58_Y[0]));
   BUFX4 BUFX4_19_ (.Y(BUFX4_19_Y[0]),
	.A(MX2X1_59_Y[0]));
endmodule

// ----- END Verilog module for cby_1__1_ -----
//----- Default net type -----
// `default_nettype wire
// ------ Include tile module netlists -----
// ------ Include fabric top-level netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Top-level Verilog module for FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Nov 21 16:42:28 2024
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for fpga_top -----
module fpga_top (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	gfpga_pad_GPIO_PAD, 
	ccff_head, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   inout [0:31] gfpga_pad_GPIO_PAD;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;

   // Internal wires
   wire FE_OFN95_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_ccff_tail;
   wire [0:9] cbx_1__0__0_chanx_left_out;
   wire [0:9] cbx_1__0__0_chanx_right_out;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   wire [0:0] cbx_1__1__0_ccff_tail;
   wire [0:9] cbx_1__1__0_chanx_left_out;
   wire [0:9] cbx_1__1__0_chanx_right_out;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cby_0__1__0_ccff_tail;
   wire [0:9] cby_0__1__0_chany_bottom_out;
   wire [0:9] cby_0__1__0_chany_top_out;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   wire [0:0] cby_1__1__0_ccff_tail;
   wire [0:9] cby_1__1__0_chany_bottom_out;
   wire [0:9] cby_1__1__0_chany_top_out;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_;
   wire [0:0] grid_clb_1__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_;
   wire [0:0] grid_io_bottom_0_ccff_tail;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_left_0_ccff_tail;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_right_0_ccff_tail;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_top_0_ccff_tail;
   wire [0:0] sb_0__0__0_ccff_tail;
   wire [0:9] sb_0__0__0_chanx_right_out;
   wire [0:9] sb_0__0__0_chany_top_out;
   wire [0:0] sb_0__1__0_ccff_tail;
   wire [0:9] sb_0__1__0_chanx_right_out;
   wire [0:9] sb_0__1__0_chany_bottom_out;
   wire [0:0] sb_1__0__0_ccff_tail;
   wire [0:9] sb_1__0__0_chanx_left_out;
   wire [0:9] sb_1__0__0_chany_top_out;
   wire [0:0] sb_1__1__0_ccff_tail;
   wire [0:9] sb_1__1__0_chanx_left_out;
   wire [0:9] sb_1__1__0_chany_bottom_out;
   wire padin_pReset;
   wire padin_prog_clk;
   wire padin_set;
   wire padin_reset;
   wire padin_clk;
   wire padin_ccff_head;
   wire padin_ccff_tail;
   wire padout_pReset;
   wire padout_prog_clk;
   wire padout_set;
   wire padout_reset;
   wire padout_clk;
   wire padout_ccff_head;
   wire padout_ccff_tail;

   assign padout_pReset = pReset[0] ;
   assign padout_prog_clk = prog_clk[0] ;
   assign padout_set = set[0] ;
   assign padout_reset = reset[0] ;
   assign padout_clk = clk[0] ;
   assign padout_ccff_head = ccff_head[0] ;
   assign padout_ccff_tail = ccff_tail[0] ;

   GPIO_IN pad_pReset (.Y(padout_pReset),
	.PAD(padin_pReset));
   GPIO_IN_SPC_1 pad_prog_clk (.Y(padout_prog_clk),
	.PAD(padin_prog_clk));
   GPIO_IN_SPC_2 pad_set (.Y(padout_set),
	.PAD(padin_set));
   GPIO_IN_SPC_3 pad_reset (.Y(padout_reset),
	.PAD(padin_reset));
   GPIO_IN_SPC_4 pad_clk (.Y(padout_clk),
	.PAD(padin_clk));
   GPIO_IN_SPC_5 pad_ccff_head (.Y(padout_ccff_head),
	.PAD(padin_ccff_head));
   GPIO_OUT pad_ccff_tail (.A(padout_ccff_tail),
	.PAD(padin_ccff_tail));
   grid_io_top grid_io_top_1__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[0],
		gfpga_pad_GPIO_PAD[1],
		gfpga_pad_GPIO_PAD[2],
		gfpga_pad_GPIO_PAD[3],
		gfpga_pad_GPIO_PAD[4],
		gfpga_pad_GPIO_PAD[5],
		gfpga_pad_GPIO_PAD[6],
		gfpga_pad_GPIO_PAD[7] }),
	.bottom_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(grid_io_right_0_ccff_tail),
	.bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_top_0_ccff_tail));
   grid_io_right grid_io_right_2__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[8],
		gfpga_pad_GPIO_PAD[9],
		gfpga_pad_GPIO_PAD[10],
		gfpga_pad_GPIO_PAD[11],
		gfpga_pad_GPIO_PAD[12],
		gfpga_pad_GPIO_PAD[13],
		gfpga_pad_GPIO_PAD[14],
		gfpga_pad_GPIO_PAD[15] }),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(grid_io_bottom_0_ccff_tail),
	.left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_right_0_ccff_tail));
   grid_io_bottom grid_io_bottom_1__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[16],
		gfpga_pad_GPIO_PAD[17],
		gfpga_pad_GPIO_PAD[18],
		gfpga_pad_GPIO_PAD[19],
		gfpga_pad_GPIO_PAD[20],
		gfpga_pad_GPIO_PAD[21],
		gfpga_pad_GPIO_PAD[22],
		gfpga_pad_GPIO_PAD[23] }),
	.top_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(cbx_1__0__0_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_bottom_0_ccff_tail));
   grid_io_left grid_io_left_0__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[24],
		gfpga_pad_GPIO_PAD[25],
		gfpga_pad_GPIO_PAD[26],
		gfpga_pad_GPIO_PAD[27],
		gfpga_pad_GPIO_PAD[28],
		gfpga_pad_GPIO_PAD[29],
		gfpga_pad_GPIO_PAD[30],
		gfpga_pad_GPIO_PAD[31] }),
	.right_width_0_height_0_subtile_0__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_width_0_height_0_subtile_1__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_width_0_height_0_subtile_2__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_width_0_height_0_subtile_3__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_width_0_height_0_subtile_4__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_width_0_height_0_subtile_5__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_width_0_height_0_subtile_6__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_width_0_height_0_subtile_7__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(cby_0__1__0_ccff_tail),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_left_0_ccff_tail));
   grid_clb grid_clb_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.top_width_0_height_0_subtile_0__pin_clk_0_(grid_clb_1__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_),
	.right_width_0_height_0_subtile_0__pin_I_1_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.right_width_0_height_0_subtile_0__pin_I_5_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.right_width_0_height_0_subtile_0__pin_I_9_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.right_width_0_height_0_subtile_0__pin_I_13_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.right_width_0_height_0_subtile_0__pin_I_17_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.right_width_0_height_0_subtile_0__pin_I_21_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.right_width_0_height_0_subtile_0__pin_I_25_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.right_width_0_height_0_subtile_0__pin_I_29_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.right_width_0_height_0_subtile_0__pin_I_33_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.right_width_0_height_0_subtile_0__pin_I_37_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.left_width_0_height_0_subtile_0__pin_I_3_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.left_width_0_height_0_subtile_0__pin_I_7_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.left_width_0_height_0_subtile_0__pin_I_11_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.left_width_0_height_0_subtile_0__pin_I_15_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.left_width_0_height_0_subtile_0__pin_I_19_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.left_width_0_height_0_subtile_0__pin_I_23_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.left_width_0_height_0_subtile_0__pin_I_27_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.left_width_0_height_0_subtile_0__pin_I_31_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.left_width_0_height_0_subtile_0__pin_I_35_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.left_width_0_height_0_subtile_0__pin_I_39_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_head(cby_1__1__0_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
	.top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
	.top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
	.top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
	.top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
	.right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
	.right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
	.right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
	.right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
	.right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
	.bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
	.left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
	.left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
	.left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
	.left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
	.ccff_tail(ccff_tail),
	.FE_OFN0_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0(FE_OFN95_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0));
   sb_0__0_ sb_0__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_0__1__0_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(FE_OFN95_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11__0),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
	.chanx_right_in(cbx_1__0__0_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(ccff_head),
	.chany_top_out(sb_0__0__0_chany_top_out),
	.chanx_right_out(sb_0__0__0_chanx_right_out),
	.ccff_tail(sb_0__0__0_ccff_tail));
   sb_0__1_ sb_0__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_right_in(cbx_1__1__0_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
	.chany_bottom_in(cby_0__1__0_chany_top_out),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(grid_io_top_0_ccff_tail),
	.chanx_right_out(sb_0__1__0_chanx_right_out),
	.chany_bottom_out(sb_0__1__0_chany_bottom_out),
	.ccff_tail(sb_0__1__0_ccff_tail));
   sb_1__0_ sb_1__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_1__1__0_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.chanx_left_in(cbx_1__0__0_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(sb_0__0__0_ccff_tail),
	.chany_top_out(sb_1__0__0_chany_top_out),
	.chanx_left_out(sb_1__0__0_chanx_left_out),
	.ccff_tail(sb_1__0__0_ccff_tail));
   sb_1__1_ sb_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(cby_1__1__0_chany_top_out),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
	.chanx_left_in(cbx_1__1__0_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
	.ccff_head(grid_io_left_0_ccff_tail),
	.chany_bottom_out(sb_1__1__0_chany_bottom_out),
	.chanx_left_out(sb_1__1__0_chanx_left_out),
	.ccff_tail(sb_1__1__0_ccff_tail));
   cbx_1__0_ cbx_1__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_0__0__0_chanx_right_out),
	.chanx_right_in(sb_1__0__0_chanx_left_out),
	.ccff_head(sb_1__0__0_ccff_tail),
	.chanx_left_out(cbx_1__0__0_chanx_left_out),
	.chanx_right_out(cbx_1__0__0_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_tail(cbx_1__0__0_ccff_tail));
   cbx_1__1_ cbx_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_0__1__0_chanx_right_out),
	.chanx_right_in(sb_1__1__0_chanx_left_out),
	.ccff_head(sb_1__1__0_ccff_tail),
	.chanx_left_out(cbx_1__1__0_chanx_left_out),
	.chanx_right_out(cbx_1__1__0_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.ccff_tail(cbx_1__1__0_ccff_tail));
   cby_0__1_ cby_0__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_0__0__0_chany_top_out),
	.chany_top_in(sb_0__1__0_chany_bottom_out),
	.ccff_head(sb_0__1__0_ccff_tail),
	.chany_bottom_out(cby_0__1__0_chany_bottom_out),
	.chany_top_out(cby_0__1__0_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_3_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_7_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_11_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_15_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_19_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_23_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_27_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_31_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_35_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_39_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_(cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_tail(cby_0__1__0_ccff_tail));
   cby_1__1_ cby_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_1__0__0_chany_top_out),
	.chany_top_in(sb_1__1__0_chany_bottom_out),
	.ccff_head(cbx_1__1__0_ccff_tail),
	.chany_bottom_out(cby_1__1__0_chany_bottom_out),
	.chany_top_out(cby_1__1__0_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_1_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_5_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_9_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_13_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_17_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_21_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_25_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_29_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_33_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_37_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.ccff_tail(cby_1__1__0_ccff_tail));
endmodule

