Information: Updating design information... (UID-85)
Warning: Design 'vga_enh_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : vga_enh_top
Version: R-2020.09-SP3
Date   : Mon Nov  6 10:34:09 2023
****************************************


  Timing Path Group 'MY_CLK'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          2.28
  Critical Path Slack:          -2.41
  Critical Path Clk Period:      0.00
  Total Negative Slack:     -43096.81
  No. of Violating Paths:    30333.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1369
  Hierarchical Port Count:       5748
  Leaf Cell Count:              38730
  Buf/Inv Cell Count:            5260
  Buf Cell Count:                2615
  Inv Cell Count:                2645
  CT Buf/Inv Cell Count:         1359
  Combinational Cell Count:     20314
  Sequential Cell Count:        18416
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48699.073517
  Noncombinational Area:
                        126051.868529
  Buf/Inv Area:          10353.064370
  Total Buffer Area:          6380.29
  Total Inverter Area:        3972.78
  Macro/Black Box Area:      0.000000
  Net Area:              18810.713582
  -----------------------------------
  Cell Area:            174750.942047
  Design Area:          193561.655629


  Design Rules
  -----------------------------------
  Total Number of Nets:         39211
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wappinger

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.22
  Logic Optimization:                 93.87
  Mapping Optimization:              287.38
  -----------------------------------------
  Overall Compile Time:              413.27
  Overall Compile Wall Clock Time:   347.80

  --------------------------------------------------------------------

  Design  WNS: 2.41  TNS: 43096.81  Number of Violating Paths: 30333


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
