#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000010d00f0 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -12;
v000000000112c450_0 .net "LED1", 6 0, v0000000001129610_0;  1 drivers
v000000000112cc70_0 .net "LED2", 6 0, v0000000001129a70_0;  1 drivers
v000000000112c130_0 .var "clk", 0 0;
v000000000112c1d0_0 .net "outPut", 7 0, v000000000112a970_0;  1 drivers
S_00000000010954a0 .scope module, "cpu" "CPU" 2 17, 3 13 0, S_00000000010d00f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkin";
    .port_info 1 /OUTPUT 8 "OutPut";
    .port_info 2 /OUTPUT 7 "LED1";
    .port_info 3 /OUTPUT 7 "LED2";
L_00000000010b7db0 .functor NOT 1, L_0000000001131f50, C4<0>, C4<0>, C4<0>;
L_00000000010b7800 .functor AND 1, v000000000112c130_0, L_00000000010b7db0, C4<1>, C4<1>;
L_00000000010b7b10 .functor NOT 1, L_00000000010b7800, C4<0>, C4<0>, C4<0>;
v000000000112ddf0_0 .net "AI", 0 0, L_0000000001130ab0;  1 drivers
v000000000112d0d0_0 .net "AO", 0 0, L_0000000001131870;  1 drivers
v000000000112cdb0_0 .net "Addr_in", 3 0, v0000000001082540_0;  1 drivers
v000000000112c310_0 .net "Aout", 7 0, v00000000010bee60_0;  1 drivers
v000000000112c810_0 .net "BI", 0 0, L_0000000001130bf0;  1 drivers
v000000000112cbd0_0 .net "Bout", 7 0, v00000000010bda60_0;  1 drivers
v000000000112d670_0 .net "CE", 0 0, L_0000000001130330;  1 drivers
v000000000112c090_0 .net "CO", 0 0, L_00000000011312d0;  1 drivers
v000000000112d850_0 .net "HLT", 0 0, L_0000000001131f50;  1 drivers
v000000000112c8b0_0 .net "II", 0 0, L_0000000001130f10;  1 drivers
v000000000112d490_0 .net "IO", 0 0, L_0000000001131eb0;  1 drivers
v000000000112ce50_0 .net "Instout", 7 0, v00000000010be0a0_0;  1 drivers
v000000000112ca90_0 .net "J", 0 0, L_0000000001130c90;  1 drivers
v000000000112cf90_0 .net "LED1", 6 0, v0000000001129610_0;  alias, 1 drivers
v000000000112d170_0 .net "LED2", 6 0, v0000000001129a70_0;  alias, 1 drivers
v000000000112d7b0_0 .net "MI", 0 0, L_0000000001131af0;  1 drivers
v000000000112dcb0_0 .net "OI", 0 0, L_00000000011315f0;  1 drivers
v000000000112c590_0 .net "OutPut", 7 0, v000000000112a970_0;  alias, 1 drivers
v000000000112cb30_0 .net "Pcount", 3 0, v000000000112ab50_0;  1 drivers
v000000000112d8f0_0 .net "RI", 0 0, L_0000000001131190;  1 drivers
v000000000112c770_0 .net "RO", 0 0, L_00000000011305b0;  1 drivers
v000000000112d710_0 .net "SO", 0 0, L_00000000011319b0;  1 drivers
v000000000112d210_0 .net "SU", 0 0, L_0000000001131910;  1 drivers
v000000000112d350_0 .net *"_ivl_0", 0 0, L_00000000010b7db0;  1 drivers
v000000000112d3f0_0 .net "aluOut", 7 0, L_0000000001131730;  1 drivers
RS_00000000010d0588 .resolv tri, L_000000000112c630, L_000000000112c9f0, L_0000000001130290, L_00000000011317d0, L_0000000001130150;
v000000000112dd50_0 .net8 "bus", 7 0, RS_00000000010d0588;  5 drivers
v000000000112de90_0 .net "clk", 0 0, L_00000000010b7800;  1 drivers
v000000000112c3b0_0 .net "clkin", 0 0, v000000000112c130_0;  1 drivers
v000000000112df30_0 .net "flag", 0 0, L_00000000011310f0;  1 drivers
L_000000000112c950 .part v00000000010be0a0_0, 0, 4;
L_000000000112c9f0 .part/pv L_000000000112c6d0, 0, 4, 8;
L_00000000011310f0 .part L_0000000001131690, 8, 1;
L_0000000001131730 .part L_0000000001131690, 0, 8;
L_00000000011301f0 .part RS_00000000010d0588, 0, 4;
L_00000000011317d0 .part/pv L_0000000001130d30, 0, 4, 8;
L_0000000001130970 .part RS_00000000010d0588, 0, 4;
L_0000000001131370 .part v00000000010be0a0_0, 4, 4;
L_0000000001131f50 .part v000000000112add0_0, 14, 1;
L_0000000001131af0 .part v000000000112add0_0, 13, 1;
L_0000000001131190 .part v000000000112add0_0, 12, 1;
L_00000000011305b0 .part v000000000112add0_0, 11, 1;
L_0000000001131eb0 .part v000000000112add0_0, 10, 1;
L_0000000001130f10 .part v000000000112add0_0, 9, 1;
L_0000000001130ab0 .part v000000000112add0_0, 8, 1;
L_0000000001131870 .part v000000000112add0_0, 7, 1;
L_00000000011319b0 .part v000000000112add0_0, 6, 1;
L_0000000001131910 .part v000000000112add0_0, 5, 1;
L_0000000001130bf0 .part v000000000112add0_0, 4, 1;
L_00000000011315f0 .part v000000000112add0_0, 3, 1;
L_0000000001130330 .part v000000000112add0_0, 2, 1;
L_00000000011312d0 .part v000000000112add0_0, 1, 1;
L_0000000001130c90 .part v000000000112add0_0, 0, 1;
L_0000000001131410 .part v000000000112a970_0, 0, 4;
L_0000000001130dd0 .part v000000000112a970_0, 4, 4;
S_0000000001095630 .scope module, "A" "register8" 3 30, 4 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000010b7870 .functor AND 1, L_00000000010b7800, L_0000000001130ab0, C4<1>, C4<1>;
v00000000010be5a0_0 .net "CLK", 0 0, L_00000000010b7870;  1 drivers
v00000000010bed20_0 .net8 "D", 7 0, RS_00000000010d0588;  alias, 5 drivers
v00000000010be140_0 .net "EI", 0 0, L_0000000001130ab0;  alias, 1 drivers
v00000000010bee60_0 .var "Q", 7 0;
v00000000010bf2c0_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
E_00000000010cb500 .event posedge, v00000000010be5a0_0;
S_00000000010957c0 .scope module, "B" "register8" 3 33, 4 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000010b7090 .functor AND 1, L_00000000010b7800, L_0000000001130bf0, C4<1>, C4<1>;
v00000000010bdba0_0 .net "CLK", 0 0, L_00000000010b7090;  1 drivers
v00000000010bf680_0 .net8 "D", 7 0, RS_00000000010d0588;  alias, 5 drivers
v00000000010bd920_0 .net "EI", 0 0, L_0000000001130bf0;  alias, 1 drivers
v00000000010bda60_0 .var "Q", 7 0;
v00000000010bdce0_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
E_00000000010cba40 .event posedge, v00000000010bdba0_0;
S_0000000001091280 .scope module, "InstReg" "register8" 3 35, 4 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000010b7950 .functor AND 1, L_00000000010b7800, L_0000000001130f10, C4<1>, C4<1>;
v00000000010bdd80_0 .net "CLK", 0 0, L_00000000010b7950;  1 drivers
v00000000010be320_0 .net8 "D", 7 0, RS_00000000010d0588;  alias, 5 drivers
v00000000010bde20_0 .net "EI", 0 0, L_0000000001130f10;  alias, 1 drivers
v00000000010be0a0_0 .var "Q", 7 0;
v00000000010be1e0_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
E_00000000010cb640 .event posedge, v00000000010bdd80_0;
S_0000000001091410 .scope module, "MemAdd" "register4" 3 46, 5 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 4 "Q";
L_00000000010b78e0 .functor AND 1, L_00000000010b7800, L_0000000001131af0, C4<1>, C4<1>;
v00000000010be280_0 .net "CLK", 0 0, L_00000000010b78e0;  1 drivers
v00000000010be3c0_0 .net "D", 3 0, L_0000000001130970;  1 drivers
v00000000010be460_0 .net "EI", 0 0, L_0000000001131af0;  alias, 1 drivers
v0000000001082540_0 .var "Q", 3 0;
v0000000001082a40_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
E_00000000010cbb00 .event posedge, v00000000010be280_0;
S_00000000010915a0 .scope module, "O" "register8" 3 54, 4 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000010b7480 .functor AND 1, L_00000000010b7800, L_00000000011315f0, C4<1>, C4<1>;
v00000000010833a0_0 .net "CLK", 0 0, L_00000000010b7480;  1 drivers
v000000000112a790_0 .net8 "D", 7 0, RS_00000000010d0588;  alias, 5 drivers
v000000000112a6f0_0 .net "EI", 0 0, L_00000000011315f0;  alias, 1 drivers
v000000000112a970_0 .var "Q", 7 0;
v000000000112aa10_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
E_00000000010cb680 .event posedge, v00000000010833a0_0;
S_0000000001094bb0 .scope module, "alu" "ALU" 3 38, 6 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 9 "res";
v00000000011297f0_0 .net "A", 7 0, v00000000010bee60_0;  alias, 1 drivers
v0000000001129070_0 .net "B", 7 0, v00000000010bda60_0;  alias, 1 drivers
v000000000112a1f0_0 .net *"_ivl_0", 8 0, L_0000000001130e70;  1 drivers
v000000000112ae70_0 .net *"_ivl_10", 8 0, L_00000000011300b0;  1 drivers
L_0000000001140118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011296b0_0 .net *"_ivl_13", 0 0, L_0000000001140118;  1 drivers
v000000000112a150_0 .net *"_ivl_14", 8 0, L_00000000011308d0;  1 drivers
L_0000000001140160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001129d90_0 .net *"_ivl_17", 0 0, L_0000000001140160;  1 drivers
v0000000001129cf0_0 .net *"_ivl_18", 8 0, L_0000000001131a50;  1 drivers
L_0000000001140088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001129890_0 .net *"_ivl_3", 0 0, L_0000000001140088;  1 drivers
v0000000001129430_0 .net *"_ivl_4", 8 0, L_0000000001131550;  1 drivers
L_00000000011400d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000112a830_0 .net *"_ivl_7", 0 0, L_00000000011400d0;  1 drivers
v0000000001129250_0 .net *"_ivl_8", 8 0, L_0000000001131050;  1 drivers
v00000000011299d0_0 .net "op", 0 0, L_0000000001131910;  alias, 1 drivers
v000000000112a8d0_0 .net "res", 8 0, L_0000000001131690;  1 drivers
L_0000000001130e70 .concat [ 8 1 0 0], v00000000010bee60_0, L_0000000001140088;
L_0000000001131550 .concat [ 8 1 0 0], v00000000010bda60_0, L_00000000011400d0;
L_0000000001131050 .arith/sub 9, L_0000000001130e70, L_0000000001131550;
L_00000000011300b0 .concat [ 8 1 0 0], v00000000010bee60_0, L_0000000001140118;
L_00000000011308d0 .concat [ 8 1 0 0], v00000000010bda60_0, L_0000000001140160;
L_0000000001131a50 .arith/sum 9, L_00000000011300b0, L_00000000011308d0;
L_0000000001131690 .functor MUXZ 9, L_0000000001131a50, L_0000000001131050, L_0000000001131910, C4<>;
S_0000000001094d40 .scope module, "ic" "IC" 3 51, 7 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "Instruction";
    .port_info 3 /OUTPUT 15 "ctrl_wrd";
L_00000000010b7e90 .functor NOT 1, L_00000000010b7800, C4<0>, C4<0>, C4<0>;
L_00000000011401f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000010b7f00 .functor AND 1, L_00000000010b7e90, L_00000000011401f0, C4<1>, C4<1>;
v000000000112aab0_0 .net "CLK", 0 0, L_00000000010b7f00;  1 drivers
v00000000011291b0_0 .var "Inst_count", 2 0;
v000000000112ad30_0 .net "Instruction", 3 0, L_0000000001131370;  1 drivers
v0000000001129bb0_0 .net *"_ivl_0", 0 0, L_00000000010b7e90;  1 drivers
v000000000112a290_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
v000000000112add0_0 .var "ctrl_wrd", 14 0;
v000000000112a470_0 .net "enable", 0 0, L_00000000011401f0;  1 drivers
v000000000112a5b0_0 .var "reset_in", 0 0;
E_00000000010cbfc0 .event posedge, v000000000112aab0_0;
S_0000000001094ed0 .scope module, "pc" "PC" 3 42, 8 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "jmploc";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /OUTPUT 4 "count";
L_00000000010b7aa0 .functor AND 1, L_00000000010b7800, L_0000000001130330, C4<1>, C4<1>;
v0000000001129e30_0 .net "CLK", 0 0, L_00000000010b7aa0;  1 drivers
v000000000112a0b0_0 .net "clk", 0 0, L_00000000010b7800;  alias, 1 drivers
v000000000112ab50_0 .var "count", 3 0;
v0000000001129110_0 .net "enable", 0 0, L_0000000001130330;  alias, 1 drivers
v000000000112abf0_0 .net "jmp", 0 0, L_0000000001130c90;  alias, 1 drivers
v00000000011294d0_0 .net "jmploc", 3 0, L_00000000011301f0;  1 drivers
L_00000000011401a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001129930_0 .net "rst", 0 0, L_00000000011401a8;  1 drivers
E_00000000010cb700 .event posedge, v00000000010bf2c0_0;
E_00000000010cb140 .event posedge, v0000000001129e30_0;
S_00000000010a1220 .scope module, "ram" "RAM" 3 48, 9 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INOUT 8 "data";
L_00000000010b7410 .functor NOT 1, L_0000000001131190, C4<0>, C4<0>, C4<0>;
L_00000000010b7e20 .functor AND 1, L_00000000011305b0, L_00000000010b7410, C4<1>, C4<1>;
v0000000001129c50 .array "Memory", 0 15, 7 0;
v000000000112a650_0 .net *"_ivl_0", 0 0, L_00000000010b7410;  1 drivers
v000000000112a510_0 .net *"_ivl_2", 0 0, L_00000000010b7e20;  1 drivers
o00000000010d1428 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001129b10_0 name=_ivl_4
v000000000112ac90_0 .net "address", 3 0, v0000000001082540_0;  alias, 1 drivers
v0000000001129ed0_0 .var "buffer", 7 0;
v000000000112af10_0 .net "clk", 0 0, L_00000000010b7b10;  1 drivers
v000000000112a330_0 .net8 "data", 7 0, RS_00000000010d0588;  alias, 5 drivers
v00000000011292f0_0 .net "read_enable", 0 0, L_00000000011305b0;  alias, 1 drivers
v0000000001129390_0 .net "write_enable", 0 0, L_0000000001131190;  alias, 1 drivers
E_00000000010cb6c0 .event posedge, v000000000112af10_0;
L_0000000001130150 .functor MUXZ 8, o00000000010d1428, v0000000001129ed0_0, L_00000000010b7e20, C4<>;
S_00000000010a13b0 .scope module, "seg0" "bcd2sevenseg" 3 57, 10 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v0000000001129570_0 .net "bcd", 3 0, L_0000000001131410;  1 drivers
v0000000001129610_0 .var "seg", 6 0;
E_00000000010cbc40 .event edge, v0000000001129570_0;
S_00000000010a1540 .scope module, "seg1" "bcd2sevenseg" 3 58, 10 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v0000000001129750_0 .net "bcd", 3 0, L_0000000001130dd0;  1 drivers
v0000000001129a70_0 .var "seg", 6 0;
E_00000000010cb7c0 .event edge, v0000000001129750_0;
S_0000000001098790 .scope module, "triA" "tristateBuff" 3 31, 11 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000010d1788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001129f70_0 name=_ivl_0
v000000000112a3d0_0 .net "data", 7 0, v00000000010bee60_0;  alias, 1 drivers
v000000000112a010_0 .net8 "dataOut", 7 0, RS_00000000010d0588;  alias, 5 drivers
v000000000112cef0_0 .net "enable", 0 0, L_0000000001131870;  alias, 1 drivers
L_000000000112c630 .functor MUXZ 8, o00000000010d1788, v00000000010bee60_0, L_0000000001131870, C4<>;
S_0000000001098920 .scope module, "triInstReg" "triBuff4" 3 36, 12 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o00000000010d1878 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000112dad0_0 name=_ivl_0
v000000000112c4f0_0 .net "data", 3 0, L_000000000112c950;  1 drivers
v000000000112c270_0 .net "dataOut", 3 0, L_000000000112c6d0;  1 drivers
v000000000112db70_0 .net "enable", 0 0, L_0000000001131eb0;  alias, 1 drivers
L_000000000112c6d0 .functor MUXZ 4, o00000000010d1878, L_000000000112c950, L_0000000001131eb0, C4<>;
S_0000000001098ab0 .scope module, "tri_alu" "tristateBuff" 3 39, 11 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000010d19c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000112d530_0 name=_ivl_0
v000000000112d5d0_0 .net "data", 7 0, L_0000000001131730;  alias, 1 drivers
v000000000112d990_0 .net8 "dataOut", 7 0, RS_00000000010d0588;  alias, 5 drivers
v000000000112da30_0 .net "enable", 0 0, L_00000000011319b0;  alias, 1 drivers
L_0000000001130290 .functor MUXZ 8, o00000000010d19c8, L_0000000001131730, L_00000000011319b0, C4<>;
S_00000000010860e0 .scope module, "tripc" "triBuff4" 3 43, 12 2 0, S_00000000010954a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o00000000010d1ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000112d030_0 name=_ivl_0
v000000000112dc10_0 .net "data", 3 0, v000000000112ab50_0;  alias, 1 drivers
v000000000112d2b0_0 .net "dataOut", 3 0, L_0000000001130d30;  1 drivers
v000000000112cd10_0 .net "enable", 0 0, L_00000000011312d0;  alias, 1 drivers
L_0000000001130d30 .functor MUXZ 4, o00000000010d1ae8, v000000000112ab50_0, L_00000000011312d0, C4<>;
    .scope S_0000000001095630;
T_0 ;
    %wait E_00000000010cb500;
    %load/vec4 v00000000010bed20_0;
    %assign/vec4 v00000000010bee60_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010957c0;
T_1 ;
    %wait E_00000000010cba40;
    %load/vec4 v00000000010bf680_0;
    %assign/vec4 v00000000010bda60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001091280;
T_2 ;
    %wait E_00000000010cb640;
    %load/vec4 v00000000010be320_0;
    %assign/vec4 v00000000010be0a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001094ed0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000112ab50_0, 0;
    %end;
    .thread T_3;
    .scope S_0000000001094ed0;
T_4 ;
    %wait E_00000000010cb140;
    %load/vec4 v0000000001129930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000112ab50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000112ab50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000112ab50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001094ed0;
T_5 ;
    %wait E_00000000010cb700;
    %load/vec4 v000000000112abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000011294d0_0;
    %assign/vec4 v000000000112ab50_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001091410;
T_6 ;
    %wait E_00000000010cbb00;
    %load/vec4 v00000000010be3c0_0;
    %assign/vec4 v0000000001082540_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000010a1220;
T_7 ;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 240, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %end;
    .thread T_7;
    .scope S_00000000010a1220;
T_8 ;
    %wait E_00000000010cb6c0;
    %load/vec4 v0000000001129390_0;
    %load/vec4 v00000000011292f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000112a330_0;
    %load/vec4 v000000000112ac90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001129c50, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000112ac90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000001129c50, 4;
    %assign/vec4 v0000000001129ed0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001094d40;
T_9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000011291b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112a5b0_0, 0;
    %end;
    .thread T_9;
    .scope S_0000000001094d40;
T_10 ;
    %wait E_00000000010cbfc0;
    %load/vec4 v000000000112a5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v00000000011291b0_0;
    %addi 1, 0, 3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v00000000011291b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000112a5b0_0, 0, 1;
    %load/vec4 v00000000011291b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 8194, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2564, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v000000000112ad30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 136, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 1025, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 16384, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v000000000112ad30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.17 ;
    %pushi/vec4 2304, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.20 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v000000000112ad30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.25 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.26 ;
    %pushi/vec4 320, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.27 ;
    %pushi/vec4 352, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.28 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.29 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.30 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000112add0_0, 0, 15;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000112a5b0_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000010915a0;
T_11 ;
    %wait E_00000000010cb680;
    %load/vec4 v000000000112a790_0;
    %assign/vec4 v000000000112a970_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000010a13b0;
T_12 ;
    %wait E_00000000010cbc40;
    %load/vec4 v0000000001129570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0000000001129610_0, 0, 7;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000010a1540;
T_13 ;
    %wait E_00000000010cb7c0;
    %load/vec4 v0000000001129750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0000000001129a70_0, 0, 7;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000010d00f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112c130_0, 0;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v000000000112c130_0;
    %inv;
    %assign/vec4 v000000000112c130_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_00000000010d00f0;
T_15 ;
    %vpi_call 2 20 "$dumpfile", "output/output.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010d00f0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./register8.v";
    "./register4.v";
    "./ALU.v";
    "./IC.v";
    "./PC.v";
    "./RAM.v";
    "./bcd2disp.v";
    "./tristateBuff.v";
    "./triBuff4.v";
