// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [14:0] p_read;
input  [14:0] p_read1;
input  [14:0] p_read2;
input  [14:0] p_read3;
input  [14:0] p_read4;
input  [14:0] p_read5;
input  [14:0] p_read6;
input  [14:0] p_read7;
input  [14:0] p_read8;
input  [14:0] p_read9;
input  [14:0] p_read10;
input  [14:0] p_read11;
input  [14:0] p_read12;
input  [14:0] p_read13;
input  [14:0] p_read14;
input  [14:0] p_read15;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [24:0] r_V_fu_158_p3;
wire  signed [25:0] sext_ln1270_fu_166_p1;
wire   [25:0] add_ln1347_fu_170_p2;
wire   [24:0] r_V_1_fu_186_p3;
wire  signed [25:0] sext_ln1270_1_fu_194_p1;
wire   [25:0] add_ln1347_1_fu_198_p2;
wire   [24:0] r_V_2_fu_214_p3;
wire  signed [25:0] sext_ln1270_2_fu_222_p1;
wire   [25:0] add_ln1347_2_fu_226_p2;
wire   [24:0] r_V_3_fu_242_p3;
wire  signed [25:0] sext_ln1270_3_fu_250_p1;
wire   [25:0] add_ln1347_3_fu_254_p2;
wire   [24:0] r_V_4_fu_270_p3;
wire  signed [25:0] sext_ln1270_4_fu_278_p1;
wire   [25:0] add_ln1347_4_fu_282_p2;
wire   [24:0] r_V_5_fu_298_p3;
wire  signed [25:0] sext_ln1270_5_fu_306_p1;
wire   [25:0] add_ln1347_5_fu_310_p2;
wire   [24:0] r_V_6_fu_326_p3;
wire  signed [25:0] sext_ln1270_6_fu_334_p1;
wire   [25:0] add_ln1347_6_fu_338_p2;
wire   [24:0] r_V_7_fu_354_p3;
wire  signed [25:0] sext_ln1270_7_fu_362_p1;
wire   [25:0] add_ln1347_7_fu_366_p2;
wire   [24:0] r_V_8_fu_382_p3;
wire  signed [25:0] sext_ln1270_8_fu_390_p1;
wire   [25:0] add_ln1347_8_fu_394_p2;
wire   [24:0] r_V_9_fu_410_p3;
wire  signed [25:0] sext_ln1270_9_fu_418_p1;
wire   [25:0] add_ln1347_9_fu_422_p2;
wire   [24:0] r_V_10_fu_438_p3;
wire  signed [25:0] sext_ln1270_10_fu_446_p1;
wire   [25:0] add_ln1347_10_fu_450_p2;
wire   [24:0] r_V_11_fu_466_p3;
wire  signed [25:0] sext_ln1270_11_fu_474_p1;
wire   [25:0] add_ln1347_11_fu_478_p2;
wire   [24:0] r_V_12_fu_494_p3;
wire  signed [25:0] sext_ln1270_12_fu_502_p1;
wire   [25:0] add_ln1347_12_fu_506_p2;
wire   [24:0] r_V_13_fu_522_p3;
wire  signed [25:0] sext_ln1270_13_fu_530_p1;
wire   [25:0] add_ln1347_13_fu_534_p2;
wire   [24:0] r_V_14_fu_550_p3;
wire  signed [25:0] sext_ln1270_14_fu_558_p1;
wire   [25:0] add_ln1347_14_fu_562_p2;
wire   [24:0] r_V_15_fu_578_p3;
wire  signed [25:0] sext_ln1270_15_fu_586_p1;
wire   [25:0] add_ln1347_15_fu_590_p2;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [15:0] ap_return_15_preg;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_0_preg <= {{add_ln1347_fu_170_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_10_preg <= {{add_ln1347_10_fu_450_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_11_preg <= {{add_ln1347_11_fu_478_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_12_preg <= {{add_ln1347_12_fu_506_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_13_preg <= {{add_ln1347_13_fu_534_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_14_preg <= {{add_ln1347_14_fu_562_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_15_preg <= {{add_ln1347_15_fu_590_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_1_preg <= {{add_ln1347_1_fu_198_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_2_preg <= {{add_ln1347_2_fu_226_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_3_preg <= {{add_ln1347_3_fu_254_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_4_preg <= {{add_ln1347_4_fu_282_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_5_preg <= {{add_ln1347_5_fu_310_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_6_preg <= {{add_ln1347_6_fu_338_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_7_preg <= {{add_ln1347_7_fu_366_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_8_preg <= {{add_ln1347_8_fu_394_p2[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_9_preg <= {{add_ln1347_9_fu_422_p2[25:10]}};
        end
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_0 = {{add_ln1347_fu_170_p2[25:10]}};
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_1 = {{add_ln1347_1_fu_198_p2[25:10]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_10 = {{add_ln1347_10_fu_450_p2[25:10]}};
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_11 = {{add_ln1347_11_fu_478_p2[25:10]}};
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_12 = {{add_ln1347_12_fu_506_p2[25:10]}};
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_13 = {{add_ln1347_13_fu_534_p2[25:10]}};
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_14 = {{add_ln1347_14_fu_562_p2[25:10]}};
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_15 = {{add_ln1347_15_fu_590_p2[25:10]}};
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_2 = {{add_ln1347_2_fu_226_p2[25:10]}};
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_3 = {{add_ln1347_3_fu_254_p2[25:10]}};
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_4 = {{add_ln1347_4_fu_282_p2[25:10]}};
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_5 = {{add_ln1347_5_fu_310_p2[25:10]}};
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_6 = {{add_ln1347_6_fu_338_p2[25:10]}};
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_7 = {{add_ln1347_7_fu_366_p2[25:10]}};
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_8 = {{add_ln1347_8_fu_394_p2[25:10]}};
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_9 = {{add_ln1347_9_fu_422_p2[25:10]}};
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1347_10_fu_450_p2 = ($signed(sext_ln1270_10_fu_446_p1) + $signed(26'd1048576));

assign add_ln1347_11_fu_478_p2 = ($signed(sext_ln1270_11_fu_474_p1) + $signed(26'd1048576));

assign add_ln1347_12_fu_506_p2 = ($signed(sext_ln1270_12_fu_502_p1) + $signed(26'd1048576));

assign add_ln1347_13_fu_534_p2 = ($signed(sext_ln1270_13_fu_530_p1) + $signed(26'd1048576));

assign add_ln1347_14_fu_562_p2 = ($signed(sext_ln1270_14_fu_558_p1) + $signed(26'd1048576));

assign add_ln1347_15_fu_590_p2 = ($signed(sext_ln1270_15_fu_586_p1) + $signed(26'd1048576));

assign add_ln1347_1_fu_198_p2 = ($signed(sext_ln1270_1_fu_194_p1) + $signed(26'd1048576));

assign add_ln1347_2_fu_226_p2 = ($signed(sext_ln1270_2_fu_222_p1) + $signed(26'd1048576));

assign add_ln1347_3_fu_254_p2 = ($signed(sext_ln1270_3_fu_250_p1) + $signed(26'd1048576));

assign add_ln1347_4_fu_282_p2 = ($signed(sext_ln1270_4_fu_278_p1) + $signed(26'd1048576));

assign add_ln1347_5_fu_310_p2 = ($signed(sext_ln1270_5_fu_306_p1) + $signed(26'd1048576));

assign add_ln1347_6_fu_338_p2 = ($signed(sext_ln1270_6_fu_334_p1) + $signed(26'd1048576));

assign add_ln1347_7_fu_366_p2 = ($signed(sext_ln1270_7_fu_362_p1) + $signed(26'd1048576));

assign add_ln1347_8_fu_394_p2 = ($signed(sext_ln1270_8_fu_390_p1) + $signed(26'd1048576));

assign add_ln1347_9_fu_422_p2 = ($signed(sext_ln1270_9_fu_418_p1) + $signed(26'd1048576));

assign add_ln1347_fu_170_p2 = ($signed(sext_ln1270_fu_166_p1) + $signed(26'd1048576));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign r_V_10_fu_438_p3 = {{p_read10}, {10'd0}};

assign r_V_11_fu_466_p3 = {{p_read11}, {10'd0}};

assign r_V_12_fu_494_p3 = {{p_read12}, {10'd0}};

assign r_V_13_fu_522_p3 = {{p_read13}, {10'd0}};

assign r_V_14_fu_550_p3 = {{p_read14}, {10'd0}};

assign r_V_15_fu_578_p3 = {{p_read15}, {10'd0}};

assign r_V_1_fu_186_p3 = {{p_read1}, {10'd0}};

assign r_V_2_fu_214_p3 = {{p_read2}, {10'd0}};

assign r_V_3_fu_242_p3 = {{p_read3}, {10'd0}};

assign r_V_4_fu_270_p3 = {{p_read4}, {10'd0}};

assign r_V_5_fu_298_p3 = {{p_read5}, {10'd0}};

assign r_V_6_fu_326_p3 = {{p_read6}, {10'd0}};

assign r_V_7_fu_354_p3 = {{p_read7}, {10'd0}};

assign r_V_8_fu_382_p3 = {{p_read8}, {10'd0}};

assign r_V_9_fu_410_p3 = {{p_read9}, {10'd0}};

assign r_V_fu_158_p3 = {{p_read}, {10'd0}};

assign sext_ln1270_10_fu_446_p1 = $signed(r_V_10_fu_438_p3);

assign sext_ln1270_11_fu_474_p1 = $signed(r_V_11_fu_466_p3);

assign sext_ln1270_12_fu_502_p1 = $signed(r_V_12_fu_494_p3);

assign sext_ln1270_13_fu_530_p1 = $signed(r_V_13_fu_522_p3);

assign sext_ln1270_14_fu_558_p1 = $signed(r_V_14_fu_550_p3);

assign sext_ln1270_15_fu_586_p1 = $signed(r_V_15_fu_578_p3);

assign sext_ln1270_1_fu_194_p1 = $signed(r_V_1_fu_186_p3);

assign sext_ln1270_2_fu_222_p1 = $signed(r_V_2_fu_214_p3);

assign sext_ln1270_3_fu_250_p1 = $signed(r_V_3_fu_242_p3);

assign sext_ln1270_4_fu_278_p1 = $signed(r_V_4_fu_270_p3);

assign sext_ln1270_5_fu_306_p1 = $signed(r_V_5_fu_298_p3);

assign sext_ln1270_6_fu_334_p1 = $signed(r_V_6_fu_326_p3);

assign sext_ln1270_7_fu_362_p1 = $signed(r_V_7_fu_354_p3);

assign sext_ln1270_8_fu_390_p1 = $signed(r_V_8_fu_382_p3);

assign sext_ln1270_9_fu_418_p1 = $signed(r_V_9_fu_410_p3);

assign sext_ln1270_fu_166_p1 = $signed(r_V_fu_158_p3);

endmodule //alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_s
