{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "test_reg": {
      "attributes": {
        "top": 1,
        "src": "verilog_files/test_reg.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        }
      },
      "cells": {
        "$auto$simplemap.cc:420:simplemap_dff$47": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3 ],
            "Q": [ 11 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$48": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4 ],
            "Q": [ 12 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$49": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "Q": [ 13 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$50": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "Q": [ 14 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$51": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 7 ],
            "Q": [ 15 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$52": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "Q": [ 16 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$53": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 9 ],
            "Q": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$54": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/test_reg.v:6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "Q": [ 18 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog_files/test_reg.v:2"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "verilog_files/test_reg.v:3"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "verilog_files/test_reg.v:4"
          }
        }
      }
    }
  }
}
