
                                  TetraMAX(R) 


                 Version M-2016.12 for linux64 - Nov 21, 2016  

                    Copyright (c) 1996 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


 Tcl mode is on by default. Use -notcl to run in native mode.
 Executing startup file "/eda/synopsys/2016-17/RHELx86/TMAX_2016.12/admin/setup/tmaxtcl.rc".
#=============================================================================#
#                              Configuration                                  #
#=============================================================================#
set DESIGN_NAME      "riscv_core"
riscv_core
set NETLIST_FILES    [list "../gate/$DESIGN_NAME.gate.v"]
../gate/riscv_core.gate.v
set LIBRARY_FILES    [list "../gate/NangateOpenCellLibrary.tlib"]
../gate/NangateOpenCellLibrary.tlib
#=============================================================================#
#                           Read Design & Technology files                    #
#=============================================================================#
# Rules to be ignored
set_rules B7  ignore    ;# undriven module output pin
set_rules B8  ignore    ;# unconnected module input pin
set_rules B9  ignore    ;# undriven module internal net
set_rules B10 ignore    ;# unconnected module internal net
set_rules N20 ignore    ;# underspecified UDP
set_rules N21 ignore    ;# unsupported UDP entry
set_rules N23 ignore    ;# inconsistent UDP
# Reset TMAX
reset_all
 Warning: All netlist and library module data are now deleted. (M41)
build -force
read_netlist -delete
 Warning: All netlist and library module data are now deleted. (M41)
set_netlist -sequential_modeling
# Read library files
foreach lib_file $LIBRARY_FILES {
    read_netlist $lib_file
}
 Begin reading netlist ( ../gate/NangateOpenCellLibrary.tlib )...
 End parsing Verilog file ../gate/NangateOpenCellLibrary.tlib with 0 errors.
 End reading netlist: #modules=181, top=AND2_X1, #lines=2744, CPU_time=0.01 sec, Memory=0MB
# Read gate level netlist
foreach design_file $NETLIST_FILES {
    read_netlist $design_file
}
 Begin reading netlist ( ../gate/riscv_core.gate.v )...
 End parsing Verilog file ../gate/riscv_core.gate.v with 0 errors.
 End reading netlist: #modules=51, top=riscv_core, #lines=33644, CPU_time=0.14 sec, Memory=10MB
# Remove unused net connections
remove_net_connection -all
# Build the model
run_build_model $DESIGN_NAME
 ------------------------------------------------------------------------------
 Begin build model for topcut = riscv_core ...
 ------------------------------------------------------------------------------
 There were 66201 primitives and 534 faultable pins removed during model optimizations
 Warning: Rule B7 (undriven module output pin) was violated 139 times.
 Warning: Rule B8 (unconnected module input pin) was violated 107 times.
 Warning: Rule B9 (undriven module internal net) was violated 17 times.
 Warning: Rule B10 (unconnected module internal net) was violated 133 times.
 Warning: Rule N20 (underspecified UDP) was violated 5 times.
 End build model: #primitives=44364, CPU_time=0.23 sec, Memory=18MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.62 sec.
 ------------------------------------------------------------------------------
#=============================================================================#
#                                    Run DRC                                  #
#=============================================================================#
add_po_masks -all
remove_po_masks instr_req_o
remove_po_masks instr_addr_o[31]
remove_po_masks instr_addr_o[30]
remove_po_masks instr_addr_o[29]
remove_po_masks instr_addr_o[28]
remove_po_masks instr_addr_o[27]
remove_po_masks instr_addr_o[26]
remove_po_masks instr_addr_o[25]
remove_po_masks instr_addr_o[24]
remove_po_masks instr_addr_o[23]
remove_po_masks instr_addr_o[22]
remove_po_masks instr_addr_o[21]
remove_po_masks instr_addr_o[20]
remove_po_masks instr_addr_o[19]
remove_po_masks instr_addr_o[18]
remove_po_masks instr_addr_o[17]
remove_po_masks instr_addr_o[16]
remove_po_masks instr_addr_o[15]
remove_po_masks instr_addr_o[14]
remove_po_masks instr_addr_o[13]
remove_po_masks instr_addr_o[12]
remove_po_masks instr_addr_o[11]
remove_po_masks instr_addr_o[10]
remove_po_masks instr_addr_o[9]
remove_po_masks instr_addr_o[8]
remove_po_masks instr_addr_o[7]
remove_po_masks instr_addr_o[6]
remove_po_masks instr_addr_o[5]
remove_po_masks instr_addr_o[4]
remove_po_masks instr_addr_o[3]
remove_po_masks instr_addr_o[2]
remove_po_masks instr_addr_o[1]
remove_po_masks instr_addr_o[0]
remove_po_masks data_req_o
remove_po_masks data_we_o
remove_po_masks data_be_o[3]
remove_po_masks data_be_o[2]
remove_po_masks data_be_o[1]
remove_po_masks data_be_o[0]
remove_po_masks data_addr_o[31]
remove_po_masks data_addr_o[30]
remove_po_masks data_addr_o[29]
remove_po_masks data_addr_o[28]
remove_po_masks data_addr_o[27]
remove_po_masks data_addr_o[26]
remove_po_masks data_addr_o[25]
remove_po_masks data_addr_o[24]
remove_po_masks data_addr_o[23]
remove_po_masks data_addr_o[22]
remove_po_masks data_addr_o[21]
remove_po_masks data_addr_o[20]
remove_po_masks data_addr_o[19]
remove_po_masks data_addr_o[18]
remove_po_masks data_addr_o[17]
remove_po_masks data_addr_o[16]
remove_po_masks data_addr_o[15]
remove_po_masks data_addr_o[14]
remove_po_masks data_addr_o[13]
remove_po_masks data_addr_o[12]
remove_po_masks data_addr_o[11]
remove_po_masks data_addr_o[10]
remove_po_masks data_addr_o[9]
remove_po_masks data_addr_o[8]
remove_po_masks data_addr_o[7]
remove_po_masks data_addr_o[6]
remove_po_masks data_addr_o[5]
remove_po_masks data_addr_o[4]
remove_po_masks data_addr_o[3]
remove_po_masks data_addr_o[2]
remove_po_masks data_addr_o[1]
remove_po_masks data_addr_o[0]
remove_po_masks data_wdata_o[31]
remove_po_masks data_wdata_o[30]
remove_po_masks data_wdata_o[29]
remove_po_masks data_wdata_o[28]
remove_po_masks data_wdata_o[27]
remove_po_masks data_wdata_o[26]
remove_po_masks data_wdata_o[25]
remove_po_masks data_wdata_o[24]
remove_po_masks data_wdata_o[23]
remove_po_masks data_wdata_o[22]
remove_po_masks data_wdata_o[21]
remove_po_masks data_wdata_o[20]
remove_po_masks data_wdata_o[19]
remove_po_masks data_wdata_o[18]
remove_po_masks data_wdata_o[17]
remove_po_masks data_wdata_o[16]
remove_po_masks data_wdata_o[15]
remove_po_masks data_wdata_o[14]
remove_po_masks data_wdata_o[13]
remove_po_masks data_wdata_o[12]
remove_po_masks data_wdata_o[11]
remove_po_masks data_wdata_o[10]
remove_po_masks data_wdata_o[9]
remove_po_masks data_wdata_o[8]
remove_po_masks data_wdata_o[7]
remove_po_masks data_wdata_o[6]
remove_po_masks data_wdata_o[5]
remove_po_masks data_wdata_o[4]
remove_po_masks data_wdata_o[3]
remove_po_masks data_wdata_o[2]
remove_po_masks data_wdata_o[1]
remove_po_masks data_wdata_o[0]
# Allow ATPG to use nonscan cell values loaded by the last shift.
#set_drc -load_nonscan_cells
# Report settings
report_settings drc
 drc =             test_proc_file=none,
                   allow_unstable_set_resets=no, bidi_control_pin=no, clock=any,
                   controller_clock=no, disturb_clock_grouping=yes, disturb_limits=1000 20,
                   initialize_dff_dlat=X, multi_captures_per_load=yes, oscillation=500,
                   remove_false_clocks=no, chain_trace=none, extract_cascaded_clock_gating=no, spc_chain =none,
                   shadows=on, limit_shadow=none,
                   skew=1, TLAs=yes, trace=off,
                   store_setup=no, store_stability_patterns=no, store_unload_mode_data=no,
                   store_setup_cycles=no,
                   unstable_lsrams=no, compressor_debug_data=no,
                   dslave_remodel=yes, reclassify_invalid_dslaves=yes,
                   constraints=yes, z_check_with_all_constraints=no,
                   use_cell_constraints=yes, clockdrc_use_cell_constraints=no,
                   clock_constraints=none, internal_clock_timing=default,
                   seq_comp_accumulator_mode=no,
                   seq_comp_extend_test_setup=no,
                   set_unload_mode_ports_to_x=yes,
                   seq_comp_jtag_lbist_mode=off,
                   multiple_pipes_per_port=no,
                   dftmax_shift_cycles=0,
                   load_nonscan_cells=no,
                   store_full_cycles=NO_PROC,
                   analyze_drc_violation=off
                   blockage_aware_clock_grouping=no,
                   regular_scan_shift_cycles=0,
                   seq_comp_power_mode=no -all,
                   dynamic_clock_equivalencing=off, scan_shift_clocks=none,
                   fast_multifrequency_capture=spf, multiframe_paths=yes,
                   observe_procedure=any, clock_gating_init_cycles_integer=0,
                   pll_launch_on_shift=no, num_pll_cycles=0,
                   check_multiple_shift_clocks=no,
                   max_pll_simulation_passes=100, pll_simulate_test_setup=no,
                   pipeline=no, pipeline_in_compressor=yes,
                   report_x_sink=no, xchain_threshold_probability=0,
                   freerunning_expansion=yes,
                   allow_clocks_as_scan=no;
                   check_user_serializer_bits=yes;
                   lockup_after_compressor=no;
                   independent_sync_clocks=no;
# Run DRC
#run_drc $SPF_FILE
run_drc
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Warning: Rule C2 (unstable nonscan DFF when clocks off) was violated 1300 times.
 Warning: Rule C25 (unstable cell clock input connected from multiple sources) was violated 2257 times.
 Clock rules checking completed, CPU time=0.25 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=1300  #DLAT=1025  #RAM_outs=0  tla_usage_type=no_clock_tla
 Nonscan behavior:  #CU=1300  #TLA=1025
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.01 sec
 DRC dependent learning completed, CPU time=0.12 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 Warning: Rule C2 (unstable nonscan DFF when clocks off) was violated 1300 times.
 Warning: Rule C25 (unstable cell clock input connected from multiple sources) was violated 2257 times.
 There were 3557 violations that occurred during DRC process.
 Design rules checking was successful, total CPU time=0.38 sec.
 ------------------------------------------------------------------------------
#=============================================================================#
#                               Fault Simulation                              #
#=============================================================================#
set_patterns -external dumpports_rtl.$DESIGN_NAME.vcde -sensitive -strobe_period { 40 ns } -strobe_offset { 698 ns }
 End reading 43583 patterns, CPU_time = 0.68 sec, Memory = 13MB
run_simulation -sequential -sequential_update
 Begin sequential simulation of 43583 external patterns.
 Warning: Expected values will be updated for all simulated patterns.
 Simulation completed: #patterns=43583/87193, #fail_pats=0(0), #failing_meas=0(0), #rejected_pats=0, CPU time=55.47
set_faults -model stuck
#add_faults -all
read_faults initial_fault_list.txt -add -force_retain_code
 Warning: 61437 invalid fault codes were ignored (first occ. at line 2). (M107)
 161036 faults were read in and 161036 new faults were added to fault list.
set_simulation -num_processes 2
run_fault_sim -sequential
 Starting parallel fault simulation with 2 processes. (M733)
 -----------------------------------------------------------
 #faults    pass #faults   cum. #faults     test    process
 simulated  detect/total   detect/active  coverage  CPU time
 ---------  -------------  -------------  --------  --------
 3611         3255   3611    3255 157781     1.82%    254.59
 5449          606   1838    3861 157175     2.20%    296.31
 6906         1890   1457    5751 155285     3.38%    608.60
 8658         1293   1752    7044 153992     4.19%    838.60
 10262         880   1604    7924 153112     4.76%   1023.27
 11861        1603   1599    9527 151509     5.77%   1472.56
 13593         945   1732   10472 150564     6.43%   1569.22
 15054        1561   1461   12033 149003     7.46%   2120.32
 16743         362   1689   12395 148641     7.69%   2146.41
 18253        1895   1510   14290 146746     8.88%   2748.36
 19875         197   1622   14487 146549     9.04%   2753.02
 21754        1984   1879   16471 144565    10.26%   3084.85
 23606        2375   1852   18846 142190    11.73%   3368.25
 25089         416   1483   19262 141774    12.00%   3420.54
 26843        1965   1754   21227 139809    13.22%   3818.02
 28577        1390   1734   22617 138419    14.11%   3921.58
 30191        1195   1614   23812 137224    14.85%   4283.41
 31723        1422   1532   25234 135802    15.75%   4514.76
 33193         987   1470   26221 134815    16.37%   4807.22
 34665        1486   1472   27707 133329    17.32%   5092.85
 36249        1020   1584   28727 132309    17.97%   5357.11
 37797         761   1548   29488 131548    18.44%   5712.08
 39382        1820   1585   31308 129728    19.59%   5833.94
 40916        1590   1534   32898 128138    20.58%   6073.88
 42696        1802   1780   34700 126336    21.71%   6361.21
 44254         700   1558   35400 125636    22.16%   6501.91
 45962        2270   1708   37670 123366    23.56%   6925.68
 47730         850   1768   38520 122516    24.09%   6949.25
 49221        1290   1491   39810 121226    24.91%   7188.35
 50829        1789   1608   41599 119437    26.03%   7528.30
 52337         523   1508   42122 118914    26.36%   7631.64
 54177        1755   1840   43877 117159    27.47%   7993.21
 55674        1163   1497   45040 115996    28.20%   8132.04
 57161        1159   1487   46199 114837    28.93%   8476.48
 58759        1311   1598   47510 113526    29.76%   8661.76
 60247        1022   1488   48532 112504    30.41%   8956.98
 61666        1349   1419   49881 111155    31.26%   9246.21
 63122         955   1456   50836 110200    31.87%   9466.49
 64933        1607   1811   52443 108593    32.89%   9885.21
 66542         988   1609   53431 107605    33.53%  10036.32
 68243        2340   1701   55771 105265    34.97%  10468.89
 69776         398   1533   56169 104867    35.23%  10488.59
 71329        1841   1553   58010 103026    36.39%  10958.39
 72740         729   1411   58739 102297    36.86%  11049.77
 74309        1660   1569   60399 100637    37.92%  11499.31
 76057        1151   1748   61550  99486    38.67%  11652.18
 77613        1464   1556   63014  98022    39.59%  12038.46
 79195         907   1582   63921  97115    40.15%  12201.83
 80646        1503   1451   65424  95612    41.08%  12527.18
 82163         700   1517   66124  94912    41.52%  12793.05
 83672        1914   1509   68038  92998    42.71%  12980.12
 85242        1829   1570   69867  91169    43.85%  13403.02
 86754         152   1512   70019  91017    43.94%  13417.79
 88190        2325   1436   72344  88692    45.39%  13882.48
 89845         240   1655   72584  88452    45.55%  13909.61
 91410        1683   1565   74267  86769    46.59%  14328.35
 93009        1323   1599   75590  85446    47.43%  14525.11
 94459        1448   1450   77038  83998    48.32%  14862.48
 96020        1430   1561   78468  82568    49.24%  15140.26
 97424        1443   1404   79911  81125    50.13%  15452.14
 98922         959   1498   80870  80166    50.75%  15642.81
 100464        955   1542   81825  79211    51.34%  15940.60
 102056       1524   1592   83349  77687    52.30%  16183.51
 103591       1357   1535   84706  76330    53.17%  16481.73
 105152       1250   1561   85956  75080    53.96%  16805.28
 106702       1149   1550   87105  73931    54.69%  17070.27
 108218       1665   1516   88770  72266    55.75%  17436.56
 109729        691   1511   89461  71575    56.20%  17555.82
 111278       1997   1549   91458  69578    57.46%  18004.91
 113018       1064   1740   92522  68514    58.12%  18022.70
 114449        957   1431   93479  67557    58.73%  18400.85
 116021       1922   1572   95401  65635    59.93%  18617.66
 117696        505   1675   95906  65130    60.30%  18671.50
 119374       1528   1678   97434  63602    61.25%  19054.46
 121132       1517   1758   98951  62085    62.19%  19220.96
 122548       1096   1416  100047  60989    62.89%  19450.49
 124179       1436   1631  101483  59553    63.78%  19775.51
 125826        761   1647  102244  58792    64.28%  19997.56
 127408       1950   1582  104194  56842    65.50%  20360.41
 129142        394   1734  104588  56448    65.75%  20517.04
 130454       2011   1312  106599  54437    67.01%  20803.05
 132026        920   1572  107519  53517    67.60%  21200.33
 133450       1227   1424  108746  52290    68.38%  21462.05
 135182       1852   1732  110598  50438    69.54%  21794.74
 136903         28   1721  110626  50410    69.55%  21816.03
 138336       2345   1433  112971  48065    71.04%  22221.51
 140029        273   1693  113244  47792    71.21%  22453.09
 141582       1995   1553  115239  45797    72.48%  22509.07
 142762        862   1180  116101  44935    73.02%  23083.31
 144103        740   1341  116841  44195    73.49%  23244.96
 145887       1965   1784  118806  42230    74.71%  23650.17
 147430         70   1543  118876  42160    74.75%  23728.97
 148577       1465   1147  120341  40695    75.67%  24135.32
 150185        356   1608  120697  40339    75.89%  24445.17
 151534       1739   1349  122436  38600    76.98%  24543.12
 152409        892    875  123328  37708    77.54%  25040.09
 153686        882   1277  124210  36826    78.09%  25223.54
 154695        784   1009  124994  36042    78.58%  25739.50
 155923       1221   1228  126215  34821    79.34%  25802.55
 156485        549    562  126764  34272    79.68%  26074.51
 157716        542   1231  127306  33730    80.03%  26392.86
 158069        148    353  127454  33582    80.12%  26659.76
 158069        200      0  127654  33382    80.18%  26690.47
 158069        792      0  128446  32590    80.43%  26690.48
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     128113
 Possibly detected                PT       2272
 Undetectable                     UD        333
 ATPG untestable                  AU          0
 Not detected                     ND      30318
 -----------------------------------------------
 total faults                            161036
 test coverage                            80.43%
 -----------------------------------------------
 Fault simulation completed: #faults_simulated=158069, CPU time=26700.37
 Memory usage summary: total=245.10MB
 End parallel fault simulation: Elapsed time=26700.36 sec, Memory=245.10MB.
# # Create reports
report_summaries
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     128113
 Possibly detected                PT       2272
 Undetectable                     UD        333
 ATPG untestable                  AU          0
 Not detected                     ND      30318
 -----------------------------------------------
 total faults                            161036
 test coverage                            80.43%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 #external patterns (dumpports_rtl.riscv_core.vcde)  43583
     #full_sequential patterns            43583
 -----------------------------------------------
write_faults output_fault_list.txt -all -replace
 Write faults completed: 161036 faults were written into file "output_fault_list.txt".
report_faults -level {100 1} -verbose > report_faults_verbose.txt
report_faults -level {5 100} > report_faults.txt
# 
quit
