INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_subdirectory/Lab1/task2/Lab1_Task2/Lab1_Task2.srcs/sources_1/new/Half_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module xorgate
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_subdirectory/Lab1/task2/Lab1_Task2/Lab1_Task2.srcs/sim_1/new/bt_Half_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bt_Half_Adder
