Building and running PROG = 3
riscv64-unknown-elf-gcc boot.o main.o setup.o isr.o -static -nostdlib -nostartfiles -march=rv32imf -mabi=ilp32 -Tlink.ld -lgcc -o main
make[2]: Warning: File `main' has modification time 833 s in the future
riscv64-unknown-elf-objdump -xsd main > main.log
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 0 -j .text0 --change-addresses 0 rom0.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 1 -j .text0 --change-addresses 0 rom1.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 2 -j .text0 --change-addresses 0 rom2.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 3 -j .text0 --change-addresses 0 rom3.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 0 -R .text0 --change-addresses -0x20000000 dram0.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 1 -R .text0 --change-addresses -0x20000000 dram1.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 2 -R .text0 --change-addresses -0x20000000 dram2.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 3 -R .text0 --change-addresses -0x20000000 dram3.hex
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
                         Chronologic VCS (TM)
         Version V-2023.12_Full64 -- Mon Oct 20 14:45:11 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/CYCLE_MAX.sv'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/ROM/ROM.v'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/DRAM/DRAM.sv'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/CHIP.v'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/SRAM/SRAM_rtl.sv'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/data_array/data_array_rtl.sv'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing included file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/tag_array/tag_array_rtl.sv'.
Back to file '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv'.
Parsing design file '../include/AXI_define.svh'
Parsing design file '../include/def.svh'
Parsing design file '../src/top.sv'
Parsing included file '../include/def.svh'.
Back to file '../src/top.sv'.
Parsing included file '../include/AXI_define.svh'.
Back to file '../src/top.sv'.
Parsing design file '../src/AXI/AXI_decoder.sv'
Parsing design file '../src/AXI/AXI.sv'
Parsing design file '../src/Cache/data_array_wrapper.sv'
Parsing design file '../src/Cache/tag_array_wrapper.sv'
Parsing design file '../src/Cache/L1C_data.sv'
Parsing design file '../src/Cache/L1C_inst.sv'
Parsing design file '../src/CPU/CPU.sv'
Parsing design file '../src/CPU/if_stage.sv'
Parsing design file '../src/CPU/id_stage.sv'
Parsing design file '../src/CPU/exe_stage.sv'
Parsing design file '../src/CPU/mem_stage.sv'
Parsing design file '../src/CPU/wb_stage.sv'
Parsing design file '../src/CPU/controller.sv'
Parsing design file '../src/CPU/rv_decoder.sv'
Parsing design file '../src/CPU/regfiles.sv'
Parsing design file '../src/CPU/fp_regfiles.sv'
Parsing design file '../src/CPU/alu.sv'
Parsing design file '../src/CPU/csr.sv'
Parsing design file '../src/CPU/multiplier.sv'
Parsing design file '../src/CPU/bht.sv'
Parsing design file '../src/CPU/btb.sv'
Parsing design file '../src/CPU/ras.sv'
Parsing design file '../src/FPU/FPU.sv'
Parsing design file '../src/FPU/fpu_mul_alu.sv'
Parsing design file '../src/DMA/DMA.sv'
Parsing design file '../src/WDT/WDT.sv'
Parsing design file '../src/WDT/Async_FIFO_1bit.sv'
Parsing design file '../src/WDT/Async_FIFO_32bit.sv'
Parsing design file '../src/WDT/Two_Flip_Flop.sv'
Parsing design file '../src/VPU/VPU.sv'
Parsing design file '../src/VPU/VPU_id_stage.sv'
Parsing design file '../src/VPU/VPU_issue_stage.sv'
Parsing design file '../src/VPU/VPU_execute_stage.sv'
Parsing design file '../src/VPU/VPU_commit_stage.sv'
Parsing design file '../src/VPU/VPU_decoder.sv'
Parsing design file '../src/VPU/VPU_instruction_queue.sv'
Parsing design file '../src/VPU/VPU_cfg.sv'
Parsing design file '../src/VPU/VPU_alu.sv'
Parsing design file '../src/VPU/VPU_mul.sv'
Parsing design file '../src/VPU/VPU_sld.sv'
Parsing design file '../src/VPU/VPU_elem.sv'
Parsing design file '../src/VPU/VPU_mask.sv'
Parsing design file '../src/VPU/VPU_lsu.sv'
Parsing design file '../src/VPU/VPU_regfile.sv'
Parsing design file '../src/VPU/VPU_lane.sv'
Parsing design file '../src/VPU/VPU_lane_wrapper.sv'
Parsing design file '../src/Wrapper/CPU_wrapper.sv'
Parsing design file '../src/Wrapper/DMA_wrapper.sv'
Parsing design file '../src/Wrapper/DRAM_wrapper.sv'
Parsing design file '../src/Wrapper/ROM_wrapper.sv'
Parsing design file '../src/Wrapper/IM_wrapper.sv'
Parsing design file '../src/Wrapper/DM_wrapper.sv'
Parsing included file '../include/AXI_define.svh'.
Back to file '../src/Wrapper/DM_wrapper.sv'.
Parsing design file '../src/Wrapper/WDT_wrapper.sv'
Parsing design file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/VERILOG/N16ADFP_StdIO.v'
Top Level Modules:
       top_tb
       PCORNER
       PFILLER00001
       PFILLER00048
       PFILLER01008
       PFILLER10080
       PRCUT_H
       PRCUT_V
       PVDD1CDGM_H
       PVDD1CDGM_V
       PVDD2CDGM_H
       PVDD2CDGM_V
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

43 modules and 0 UDP read.
recompiling module DRAM
recompiling module TS1N16ADFPCLLLVTA512X45M4SWSHOD
recompiling module top_tb
3 of 43 modules done
	However, due to incremental compilation, only 3 modules need to be compiled. 
make[2]: Warning: File `filelist.hsopt.llvm2_0.objs' has modification time 833 s in the future
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
make[2]: Warning: File `filelist.cu' has modification time 832 s in the future
make[3]: Warning: File `filelist.cu' has modification time 832 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[3]: warning:  Clock skew detected.  Your build may be incomplete.
make[3]: Warning: File `filelist.cu' has modification time 832 s in the future
make[3]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/cad/synopsys/vcs/cur/linux64/lib -L/usr/cad/synopsys/vcs/cur/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _188460_archive_1.so _prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12_Full64; Runtime version V-2023.12_Full64;  Oct 20 14:45 2025
CPU_CYCLE = 1.000000, WDT_CYCLE = 50.100000
`dram_word(`TEST_START) = ffffffff, cycle_number =       16400
`ismem_word(`FOR_LOOP_ADDR) = 0000006f
               16401

Done

DRAM[262144] = ffffffff, pass
DRAM[262145] = 00078d98, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


$finish called from file "/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv", line 197.
Cache hit rate information:
L1CI:
L1CI Hit  Count = 133120
L1CI Miss Count = 87
L1CI Hit  Rate  = 99.93%
L1CD:
READ:
READ  L1CD Hit  Count = 40617
READ  L1CD Miss Count = 15
READ  L1CD Hit  Rate  = 99.96%
WRITE:
WRITE L1CD Hit  Count = 20277
WRITE L1CD Miss Count = 2308
WRITE L1CD Hit  Rate  = 89.78%
TOTAL:
TOTAL L1CD Hit  Count = 60894
TOTAL L1CD Miss Count = 2323
TOTAL L1CD Hit  Rate  = 96.33%
Total Instruction Count = 110697
Total Cycle       Count = 159350
IPC                     = 0.69
$finish at simulation time             15940110
           V C S   S i m u l a t i o n   R e p o r t 
Time: 159401100 ps
CPU Time:      7.580 seconds;       Data structure size:   0.3Mb
Mon Oct 20 14:45:22 2025
CPU time: 1.341 seconds to compile + .350 seconds to elab + .205 seconds to link + 7.602 seconds in simulation
